
HARD_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008040  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  08008210  08008210  00018210  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800869c  0800869c  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800869c  0800869c  0001869c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080086a4  080086a4  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080086a4  080086a4  000186a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080086a8  080086a8  000186a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  080086ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  200001ec  08008898  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004d4  08008898  000204d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d269  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d8d  00000000  00000000  0002d485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf8  00000000  00000000  0002f218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c40  00000000  00000000  0002ff10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000028ff  00000000  00000000  00030b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e301  00000000  00000000  0003344f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1ba9  00000000  00000000  00041750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001132f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048e8  00000000  00000000  0011334c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080081f8 	.word	0x080081f8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f0 	.word	0x200001f0
 800020c:	080081f8 	.word	0x080081f8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b974 	b.w	8000f28 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	4604      	mov	r4, r0
 8000c60:	468e      	mov	lr, r1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d14d      	bne.n	8000d02 <__udivmoddi4+0xaa>
 8000c66:	428a      	cmp	r2, r1
 8000c68:	4694      	mov	ip, r2
 8000c6a:	d969      	bls.n	8000d40 <__udivmoddi4+0xe8>
 8000c6c:	fab2 f282 	clz	r2, r2
 8000c70:	b152      	cbz	r2, 8000c88 <__udivmoddi4+0x30>
 8000c72:	fa01 f302 	lsl.w	r3, r1, r2
 8000c76:	f1c2 0120 	rsb	r1, r2, #32
 8000c7a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c7e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c82:	ea41 0e03 	orr.w	lr, r1, r3
 8000c86:	4094      	lsls	r4, r2
 8000c88:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c8c:	0c21      	lsrs	r1, r4, #16
 8000c8e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c92:	fa1f f78c 	uxth.w	r7, ip
 8000c96:	fb08 e316 	mls	r3, r8, r6, lr
 8000c9a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c9e:	fb06 f107 	mul.w	r1, r6, r7
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x64>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cae:	f080 811f 	bcs.w	8000ef0 <__udivmoddi4+0x298>
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	f240 811c 	bls.w	8000ef0 <__udivmoddi4+0x298>
 8000cb8:	3e02      	subs	r6, #2
 8000cba:	4463      	add	r3, ip
 8000cbc:	1a5b      	subs	r3, r3, r1
 8000cbe:	b2a4      	uxth	r4, r4
 8000cc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cc8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ccc:	fb00 f707 	mul.w	r7, r0, r7
 8000cd0:	42a7      	cmp	r7, r4
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x92>
 8000cd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cdc:	f080 810a 	bcs.w	8000ef4 <__udivmoddi4+0x29c>
 8000ce0:	42a7      	cmp	r7, r4
 8000ce2:	f240 8107 	bls.w	8000ef4 <__udivmoddi4+0x29c>
 8000ce6:	4464      	add	r4, ip
 8000ce8:	3802      	subs	r0, #2
 8000cea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cee:	1be4      	subs	r4, r4, r7
 8000cf0:	2600      	movs	r6, #0
 8000cf2:	b11d      	cbz	r5, 8000cfc <__udivmoddi4+0xa4>
 8000cf4:	40d4      	lsrs	r4, r2
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cfc:	4631      	mov	r1, r6
 8000cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d02:	428b      	cmp	r3, r1
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0xc2>
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	f000 80ef 	beq.w	8000eea <__udivmoddi4+0x292>
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d12:	4630      	mov	r0, r6
 8000d14:	4631      	mov	r1, r6
 8000d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1a:	fab3 f683 	clz	r6, r3
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	d14a      	bne.n	8000db8 <__udivmoddi4+0x160>
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d302      	bcc.n	8000d2c <__udivmoddi4+0xd4>
 8000d26:	4282      	cmp	r2, r0
 8000d28:	f200 80f9 	bhi.w	8000f1e <__udivmoddi4+0x2c6>
 8000d2c:	1a84      	subs	r4, r0, r2
 8000d2e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d32:	2001      	movs	r0, #1
 8000d34:	469e      	mov	lr, r3
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	d0e0      	beq.n	8000cfc <__udivmoddi4+0xa4>
 8000d3a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d3e:	e7dd      	b.n	8000cfc <__udivmoddi4+0xa4>
 8000d40:	b902      	cbnz	r2, 8000d44 <__udivmoddi4+0xec>
 8000d42:	deff      	udf	#255	; 0xff
 8000d44:	fab2 f282 	clz	r2, r2
 8000d48:	2a00      	cmp	r2, #0
 8000d4a:	f040 8092 	bne.w	8000e72 <__udivmoddi4+0x21a>
 8000d4e:	eba1 010c 	sub.w	r1, r1, ip
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f fe8c 	uxth.w	lr, ip
 8000d5a:	2601      	movs	r6, #1
 8000d5c:	0c20      	lsrs	r0, r4, #16
 8000d5e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d62:	fb07 1113 	mls	r1, r7, r3, r1
 8000d66:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6a:	fb0e f003 	mul.w	r0, lr, r3
 8000d6e:	4288      	cmp	r0, r1
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0x12c>
 8000d72:	eb1c 0101 	adds.w	r1, ip, r1
 8000d76:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x12a>
 8000d7c:	4288      	cmp	r0, r1
 8000d7e:	f200 80cb 	bhi.w	8000f18 <__udivmoddi4+0x2c0>
 8000d82:	4643      	mov	r3, r8
 8000d84:	1a09      	subs	r1, r1, r0
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d8c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d90:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d94:	fb0e fe00 	mul.w	lr, lr, r0
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d908      	bls.n	8000dae <__udivmoddi4+0x156>
 8000d9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000da0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000da4:	d202      	bcs.n	8000dac <__udivmoddi4+0x154>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f200 80bb 	bhi.w	8000f22 <__udivmoddi4+0x2ca>
 8000dac:	4608      	mov	r0, r1
 8000dae:	eba4 040e 	sub.w	r4, r4, lr
 8000db2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000db6:	e79c      	b.n	8000cf2 <__udivmoddi4+0x9a>
 8000db8:	f1c6 0720 	rsb	r7, r6, #32
 8000dbc:	40b3      	lsls	r3, r6
 8000dbe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dc2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dc6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dca:	fa01 f306 	lsl.w	r3, r1, r6
 8000dce:	431c      	orrs	r4, r3
 8000dd0:	40f9      	lsrs	r1, r7
 8000dd2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dd6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dda:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dde:	0c20      	lsrs	r0, r4, #16
 8000de0:	fa1f fe8c 	uxth.w	lr, ip
 8000de4:	fb09 1118 	mls	r1, r9, r8, r1
 8000de8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dec:	fb08 f00e 	mul.w	r0, r8, lr
 8000df0:	4288      	cmp	r0, r1
 8000df2:	fa02 f206 	lsl.w	r2, r2, r6
 8000df6:	d90b      	bls.n	8000e10 <__udivmoddi4+0x1b8>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e00:	f080 8088 	bcs.w	8000f14 <__udivmoddi4+0x2bc>
 8000e04:	4288      	cmp	r0, r1
 8000e06:	f240 8085 	bls.w	8000f14 <__udivmoddi4+0x2bc>
 8000e0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e0e:	4461      	add	r1, ip
 8000e10:	1a09      	subs	r1, r1, r0
 8000e12:	b2a4      	uxth	r4, r4
 8000e14:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e18:	fb09 1110 	mls	r1, r9, r0, r1
 8000e1c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e20:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e24:	458e      	cmp	lr, r1
 8000e26:	d908      	bls.n	8000e3a <__udivmoddi4+0x1e2>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e30:	d26c      	bcs.n	8000f0c <__udivmoddi4+0x2b4>
 8000e32:	458e      	cmp	lr, r1
 8000e34:	d96a      	bls.n	8000f0c <__udivmoddi4+0x2b4>
 8000e36:	3802      	subs	r0, #2
 8000e38:	4461      	add	r1, ip
 8000e3a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e3e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e42:	eba1 010e 	sub.w	r1, r1, lr
 8000e46:	42a1      	cmp	r1, r4
 8000e48:	46c8      	mov	r8, r9
 8000e4a:	46a6      	mov	lr, r4
 8000e4c:	d356      	bcc.n	8000efc <__udivmoddi4+0x2a4>
 8000e4e:	d053      	beq.n	8000ef8 <__udivmoddi4+0x2a0>
 8000e50:	b15d      	cbz	r5, 8000e6a <__udivmoddi4+0x212>
 8000e52:	ebb3 0208 	subs.w	r2, r3, r8
 8000e56:	eb61 010e 	sbc.w	r1, r1, lr
 8000e5a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e5e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e62:	40f1      	lsrs	r1, r6
 8000e64:	431f      	orrs	r7, r3
 8000e66:	e9c5 7100 	strd	r7, r1, [r5]
 8000e6a:	2600      	movs	r6, #0
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	f1c2 0320 	rsb	r3, r2, #32
 8000e76:	40d8      	lsrs	r0, r3
 8000e78:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e7c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e80:	4091      	lsls	r1, r2
 8000e82:	4301      	orrs	r1, r0
 8000e84:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e88:	fa1f fe8c 	uxth.w	lr, ip
 8000e8c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e90:	fb07 3610 	mls	r6, r7, r0, r3
 8000e94:	0c0b      	lsrs	r3, r1, #16
 8000e96:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e9a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e9e:	429e      	cmp	r6, r3
 8000ea0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ea4:	d908      	bls.n	8000eb8 <__udivmoddi4+0x260>
 8000ea6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eaa:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eae:	d22f      	bcs.n	8000f10 <__udivmoddi4+0x2b8>
 8000eb0:	429e      	cmp	r6, r3
 8000eb2:	d92d      	bls.n	8000f10 <__udivmoddi4+0x2b8>
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	4463      	add	r3, ip
 8000eb8:	1b9b      	subs	r3, r3, r6
 8000eba:	b289      	uxth	r1, r1
 8000ebc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ec0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ec4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec8:	fb06 f30e 	mul.w	r3, r6, lr
 8000ecc:	428b      	cmp	r3, r1
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x28a>
 8000ed0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ed8:	d216      	bcs.n	8000f08 <__udivmoddi4+0x2b0>
 8000eda:	428b      	cmp	r3, r1
 8000edc:	d914      	bls.n	8000f08 <__udivmoddi4+0x2b0>
 8000ede:	3e02      	subs	r6, #2
 8000ee0:	4461      	add	r1, ip
 8000ee2:	1ac9      	subs	r1, r1, r3
 8000ee4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ee8:	e738      	b.n	8000d5c <__udivmoddi4+0x104>
 8000eea:	462e      	mov	r6, r5
 8000eec:	4628      	mov	r0, r5
 8000eee:	e705      	b.n	8000cfc <__udivmoddi4+0xa4>
 8000ef0:	4606      	mov	r6, r0
 8000ef2:	e6e3      	b.n	8000cbc <__udivmoddi4+0x64>
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	e6f8      	b.n	8000cea <__udivmoddi4+0x92>
 8000ef8:	454b      	cmp	r3, r9
 8000efa:	d2a9      	bcs.n	8000e50 <__udivmoddi4+0x1f8>
 8000efc:	ebb9 0802 	subs.w	r8, r9, r2
 8000f00:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f04:	3801      	subs	r0, #1
 8000f06:	e7a3      	b.n	8000e50 <__udivmoddi4+0x1f8>
 8000f08:	4646      	mov	r6, r8
 8000f0a:	e7ea      	b.n	8000ee2 <__udivmoddi4+0x28a>
 8000f0c:	4620      	mov	r0, r4
 8000f0e:	e794      	b.n	8000e3a <__udivmoddi4+0x1e2>
 8000f10:	4640      	mov	r0, r8
 8000f12:	e7d1      	b.n	8000eb8 <__udivmoddi4+0x260>
 8000f14:	46d0      	mov	r8, sl
 8000f16:	e77b      	b.n	8000e10 <__udivmoddi4+0x1b8>
 8000f18:	3b02      	subs	r3, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	e732      	b.n	8000d84 <__udivmoddi4+0x12c>
 8000f1e:	4630      	mov	r0, r6
 8000f20:	e709      	b.n	8000d36 <__udivmoddi4+0xde>
 8000f22:	4464      	add	r4, ip
 8000f24:	3802      	subs	r0, #2
 8000f26:	e742      	b.n	8000dae <__udivmoddi4+0x156>

08000f28 <__aeabi_idiv0>:
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop

08000f2c <SysTick_Handler>:
extern bool poop_back;
extern bool spring_trig;
//Core Tick Interrupt

void SysTick_Handler(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000f30:	f001 f9c0 	bl	80022b4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000f34:	f001 fb30 	bl	8002598 <HAL_SYSTICK_IRQHandler>
}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <TIM2_IRQHandler>:


//Timer Interrupt

void TIM2_IRQHandler(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0

	//tim2.Instance->CNT
	Clicks = __HAL_TIM_GET_COUNTER(&tim2);
 8000f40:	4b11      	ldr	r3, [pc, #68]	; (8000f88 <TIM2_IRQHandler+0x4c>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f46:	4a11      	ldr	r2, [pc, #68]	; (8000f8c <TIM2_IRQHandler+0x50>)
 8000f48:	6013      	str	r3, [r2, #0]
	click = (int16_t)Clicks;
 8000f4a:	4b10      	ldr	r3, [pc, #64]	; (8000f8c <TIM2_IRQHandler+0x50>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	b21a      	sxth	r2, r3
 8000f50:	4b0f      	ldr	r3, [pc, #60]	; (8000f90 <TIM2_IRQHandler+0x54>)
 8000f52:	801a      	strh	r2, [r3, #0]
	Pulse = click * 0.25;
 8000f54:	4b0e      	ldr	r3, [pc, #56]	; (8000f90 <TIM2_IRQHandler+0x54>)
 8000f56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff fb02 	bl	8000564 <__aeabi_i2d>
 8000f60:	f04f 0200 	mov.w	r2, #0
 8000f64:	4b0b      	ldr	r3, [pc, #44]	; (8000f94 <TIM2_IRQHandler+0x58>)
 8000f66:	f7ff fb67 	bl	8000638 <__aeabi_dmul>
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	4610      	mov	r0, r2
 8000f70:	4619      	mov	r1, r3
 8000f72:	f7ff fe11 	bl	8000b98 <__aeabi_d2iz>
 8000f76:	4603      	mov	r3, r0
 8000f78:	b21a      	sxth	r2, r3
 8000f7a:	4b07      	ldr	r3, [pc, #28]	; (8000f98 <TIM2_IRQHandler+0x5c>)
 8000f7c:	801a      	strh	r2, [r3, #0]

	HAL_TIM_IRQHandler(&tim2);
 8000f7e:	4802      	ldr	r0, [pc, #8]	; (8000f88 <TIM2_IRQHandler+0x4c>)
 8000f80:	f002 fe5d 	bl	8003c3e <HAL_TIM_IRQHandler>
}
 8000f84:	bf00      	nop
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	20000268 	.word	0x20000268
 8000f8c:	20000488 	.word	0x20000488
 8000f90:	2000048c 	.word	0x2000048c
 8000f94:	3fd00000 	.word	0x3fd00000
 8000f98:	2000048e 	.word	0x2000048e

08000f9c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&tim4);
 8000fa0:	4802      	ldr	r0, [pc, #8]	; (8000fac <TIM4_IRQHandler+0x10>)
 8000fa2:	f002 fe4c 	bl	8003c3e <HAL_TIM_IRQHandler>
}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	200002b0 	.word	0x200002b0

08000fb0 <USART2_IRQHandler>:


//UART Interrupt

void USART2_IRQHandler(void)
{
 8000fb0:	b5b0      	push	{r4, r5, r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
	HAL_UART_Receive(&huart2, &receivedData, 1, HAL_MAX_DELAY);
 8000fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb8:	2201      	movs	r2, #1
 8000fba:	497b      	ldr	r1, [pc, #492]	; (80011a8 <USART2_IRQHandler+0x1f8>)
 8000fbc:	487b      	ldr	r0, [pc, #492]	; (80011ac <USART2_IRQHandler+0x1fc>)
 8000fbe:	f003 fe14 	bl	8004bea <HAL_UART_Receive>
		if (receivedData == '\r')
 8000fc2:	4b79      	ldr	r3, [pc, #484]	; (80011a8 <USART2_IRQHandler+0x1f8>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	2b0d      	cmp	r3, #13
 8000fc8:	f040 8099 	bne.w	80010fe <USART2_IRQHandler+0x14e>
			{
				recepCmplt = true;
 8000fcc:	4b78      	ldr	r3, [pc, #480]	; (80011b0 <USART2_IRQHandler+0x200>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	701a      	strb	r2, [r3, #0]
				Data = atoi((char*)data_buffer);
 8000fd2:	4878      	ldr	r0, [pc, #480]	; (80011b4 <USART2_IRQHandler+0x204>)
 8000fd4:	f004 f96a 	bl	80052ac <atoi>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	4a77      	ldr	r2, [pc, #476]	; (80011b8 <USART2_IRQHandler+0x208>)
 8000fdc:	6013      	str	r3, [r2, #0]

				data_buffer[count++] = '\r';
 8000fde:	4b77      	ldr	r3, [pc, #476]	; (80011bc <USART2_IRQHandler+0x20c>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	1c5a      	adds	r2, r3, #1
 8000fe4:	4975      	ldr	r1, [pc, #468]	; (80011bc <USART2_IRQHandler+0x20c>)
 8000fe6:	600a      	str	r2, [r1, #0]
 8000fe8:	4a72      	ldr	r2, [pc, #456]	; (80011b4 <USART2_IRQHandler+0x204>)
 8000fea:	210d      	movs	r1, #13
 8000fec:	54d1      	strb	r1, [r2, r3]

				Data1 = -Data;
 8000fee:	4b72      	ldr	r3, [pc, #456]	; (80011b8 <USART2_IRQHandler+0x208>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	425b      	negs	r3, r3
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4b72      	ldr	r3, [pc, #456]	; (80011c0 <USART2_IRQHandler+0x210>)
 8000ff8:	601a      	str	r2, [r3, #0]

				if(Data >= 0)
 8000ffa:	4b6f      	ldr	r3, [pc, #444]	; (80011b8 <USART2_IRQHandler+0x208>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	db35      	blt.n	800106e <USART2_IRQHandler+0xbe>
				{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //GPIOC and PIN_0 changed
 8001002:	2200      	movs	r2, #0
 8001004:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001008:	486e      	ldr	r0, [pc, #440]	; (80011c4 <USART2_IRQHandler+0x214>)
 800100a:	f001 fc5f 	bl	80028cc <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800100e:	2200      	movs	r2, #0
 8001010:	2101      	movs	r1, #1
 8001012:	486d      	ldr	r0, [pc, #436]	; (80011c8 <USART2_IRQHandler+0x218>)
 8001014:	f001 fc5a 	bl	80028cc <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(Data)/100);
 8001018:	4b6c      	ldr	r3, [pc, #432]	; (80011cc <USART2_IRQHandler+0x21c>)
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff fa91 	bl	8000544 <__aeabi_ui2d>
 8001022:	4604      	mov	r4, r0
 8001024:	460d      	mov	r5, r1
 8001026:	4b64      	ldr	r3, [pc, #400]	; (80011b8 <USART2_IRQHandler+0x208>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff fa9a 	bl	8000564 <__aeabi_i2d>
 8001030:	a35b      	add	r3, pc, #364	; (adr r3, 80011a0 <USART2_IRQHandler+0x1f0>)
 8001032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001036:	f7ff faff 	bl	8000638 <__aeabi_dmul>
 800103a:	4602      	mov	r2, r0
 800103c:	460b      	mov	r3, r1
 800103e:	4620      	mov	r0, r4
 8001040:	4629      	mov	r1, r5
 8001042:	f7ff faf9 	bl	8000638 <__aeabi_dmul>
 8001046:	4602      	mov	r2, r0
 8001048:	460b      	mov	r3, r1
 800104a:	4610      	mov	r0, r2
 800104c:	4619      	mov	r1, r3
 800104e:	f04f 0200 	mov.w	r2, #0
 8001052:	4b5f      	ldr	r3, [pc, #380]	; (80011d0 <USART2_IRQHandler+0x220>)
 8001054:	f7ff fc1a 	bl	800088c <__aeabi_ddiv>
 8001058:	4602      	mov	r2, r0
 800105a:	460b      	mov	r3, r1
 800105c:	495b      	ldr	r1, [pc, #364]	; (80011cc <USART2_IRQHandler+0x21c>)
 800105e:	680c      	ldr	r4, [r1, #0]
 8001060:	4610      	mov	r0, r2
 8001062:	4619      	mov	r1, r3
 8001064:	f7ff fdc0 	bl	8000be8 <__aeabi_d2uiz>
 8001068:	4603      	mov	r3, r0
 800106a:	6363      	str	r3, [r4, #52]	; 0x34
 800106c:	e035      	b.n	80010da <USART2_IRQHandler+0x12a>

				}

				else
				{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); //GPIOC and PIN_0 changed
 800106e:	2201      	movs	r2, #1
 8001070:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001074:	4853      	ldr	r0, [pc, #332]	; (80011c4 <USART2_IRQHandler+0x214>)
 8001076:	f001 fc29 	bl	80028cc <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800107a:	2201      	movs	r2, #1
 800107c:	2101      	movs	r1, #1
 800107e:	4852      	ldr	r0, [pc, #328]	; (80011c8 <USART2_IRQHandler+0x218>)
 8001080:	f001 fc24 	bl	80028cc <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(-Data)/100);
 8001084:	4b51      	ldr	r3, [pc, #324]	; (80011cc <USART2_IRQHandler+0x21c>)
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fa5b 	bl	8000544 <__aeabi_ui2d>
 800108e:	4604      	mov	r4, r0
 8001090:	460d      	mov	r5, r1
 8001092:	4b49      	ldr	r3, [pc, #292]	; (80011b8 <USART2_IRQHandler+0x208>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	425b      	negs	r3, r3
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff fa63 	bl	8000564 <__aeabi_i2d>
 800109e:	a340      	add	r3, pc, #256	; (adr r3, 80011a0 <USART2_IRQHandler+0x1f0>)
 80010a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a4:	f7ff fac8 	bl	8000638 <__aeabi_dmul>
 80010a8:	4602      	mov	r2, r0
 80010aa:	460b      	mov	r3, r1
 80010ac:	4620      	mov	r0, r4
 80010ae:	4629      	mov	r1, r5
 80010b0:	f7ff fac2 	bl	8000638 <__aeabi_dmul>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	4610      	mov	r0, r2
 80010ba:	4619      	mov	r1, r3
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	4b43      	ldr	r3, [pc, #268]	; (80011d0 <USART2_IRQHandler+0x220>)
 80010c2:	f7ff fbe3 	bl	800088c <__aeabi_ddiv>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	4940      	ldr	r1, [pc, #256]	; (80011cc <USART2_IRQHandler+0x21c>)
 80010cc:	680c      	ldr	r4, [r1, #0]
 80010ce:	4610      	mov	r0, r2
 80010d0:	4619      	mov	r1, r3
 80010d2:	f7ff fd89 	bl	8000be8 <__aeabi_d2uiz>
 80010d6:	4603      	mov	r3, r0
 80010d8:	6363      	str	r3, [r4, #52]	; 0x34

				}


				HAL_UART_Transmit(&huart2, data_buffer, count, HAL_MAX_DELAY);  //send to terminal
 80010da:	4b38      	ldr	r3, [pc, #224]	; (80011bc <USART2_IRQHandler+0x20c>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	b29a      	uxth	r2, r3
 80010e0:	f04f 33ff 	mov.w	r3, #4294967295
 80010e4:	4933      	ldr	r1, [pc, #204]	; (80011b4 <USART2_IRQHandler+0x204>)
 80010e6:	4831      	ldr	r0, [pc, #196]	; (80011ac <USART2_IRQHandler+0x1fc>)
 80010e8:	f003 fced 	bl	8004ac6 <HAL_UART_Transmit>
				memset(data_buffer, 0, sizeof(data_buffer));
 80010ec:	2205      	movs	r2, #5
 80010ee:	2100      	movs	r1, #0
 80010f0:	4830      	ldr	r0, [pc, #192]	; (80011b4 <USART2_IRQHandler+0x204>)
 80010f2:	f004 f909 	bl	8005308 <memset>
				count = 0;
 80010f6:	4b31      	ldr	r3, [pc, #196]	; (80011bc <USART2_IRQHandler+0x20c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
		else
		{
			data_buffer[count++] = receivedData;
		}

	return;
 80010fc:	e04c      	b.n	8001198 <USART2_IRQHandler+0x1e8>
		else if(receivedData == ' ')
 80010fe:	4b2a      	ldr	r3, [pc, #168]	; (80011a8 <USART2_IRQHandler+0x1f8>)
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	2b20      	cmp	r3, #32
 8001104:	d136      	bne.n	8001174 <USART2_IRQHandler+0x1c4>
			HAL_UART_Transmit(&huart2, (uint8_t *)E_Stop, strlen(E_Stop), HAL_MAX_DELAY);  //send to terminal
 8001106:	4b33      	ldr	r3, [pc, #204]	; (80011d4 <USART2_IRQHandler+0x224>)
 8001108:	681c      	ldr	r4, [r3, #0]
 800110a:	4b32      	ldr	r3, [pc, #200]	; (80011d4 <USART2_IRQHandler+0x224>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff f87e 	bl	8000210 <strlen>
 8001114:	4603      	mov	r3, r0
 8001116:	b29a      	uxth	r2, r3
 8001118:	f04f 33ff 	mov.w	r3, #4294967295
 800111c:	4621      	mov	r1, r4
 800111e:	4823      	ldr	r0, [pc, #140]	; (80011ac <USART2_IRQHandler+0x1fc>)
 8001120:	f003 fcd1 	bl	8004ac6 <HAL_UART_Transmit>
			memset(data_buffer, 0, sizeof(data_buffer));
 8001124:	2205      	movs	r2, #5
 8001126:	2100      	movs	r1, #0
 8001128:	4822      	ldr	r0, [pc, #136]	; (80011b4 <USART2_IRQHandler+0x204>)
 800112a:	f004 f8ed 	bl	8005308 <memset>
			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 800112e:	4b27      	ldr	r3, [pc, #156]	; (80011cc <USART2_IRQHandler+0x21c>)
 8001130:	68db      	ldr	r3, [r3, #12]
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff fa06 	bl	8000544 <__aeabi_ui2d>
 8001138:	f04f 0200 	mov.w	r2, #0
 800113c:	f04f 0300 	mov.w	r3, #0
 8001140:	f7ff fa7a 	bl	8000638 <__aeabi_dmul>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	4610      	mov	r0, r2
 800114a:	4619      	mov	r1, r3
 800114c:	f04f 0200 	mov.w	r2, #0
 8001150:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <USART2_IRQHandler+0x220>)
 8001152:	f7ff fb9b 	bl	800088c <__aeabi_ddiv>
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	491c      	ldr	r1, [pc, #112]	; (80011cc <USART2_IRQHandler+0x21c>)
 800115c:	680c      	ldr	r4, [r1, #0]
 800115e:	4610      	mov	r0, r2
 8001160:	4619      	mov	r1, r3
 8001162:	f7ff fd41 	bl	8000be8 <__aeabi_d2uiz>
 8001166:	4603      	mov	r3, r0
 8001168:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_TIM_PWM_Stop(&tim3, TIM_CHANNEL_1);
 800116a:	2100      	movs	r1, #0
 800116c:	4817      	ldr	r0, [pc, #92]	; (80011cc <USART2_IRQHandler+0x21c>)
 800116e:	f002 fb53 	bl	8003818 <HAL_TIM_PWM_Stop>
	return;
 8001172:	e011      	b.n	8001198 <USART2_IRQHandler+0x1e8>
		else if(receivedData == 'r')
 8001174:	4b0c      	ldr	r3, [pc, #48]	; (80011a8 <USART2_IRQHandler+0x1f8>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b72      	cmp	r3, #114	; 0x72
 800117a:	d104      	bne.n	8001186 <USART2_IRQHandler+0x1d6>
			HAL_GPIO_Init(GPIOA, &tim3ch1gpio);
 800117c:	4916      	ldr	r1, [pc, #88]	; (80011d8 <USART2_IRQHandler+0x228>)
 800117e:	4811      	ldr	r0, [pc, #68]	; (80011c4 <USART2_IRQHandler+0x214>)
 8001180:	f001 fa10 	bl	80025a4 <HAL_GPIO_Init>
	return;
 8001184:	e008      	b.n	8001198 <USART2_IRQHandler+0x1e8>
			data_buffer[count++] = receivedData;
 8001186:	4b0d      	ldr	r3, [pc, #52]	; (80011bc <USART2_IRQHandler+0x20c>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	1c5a      	adds	r2, r3, #1
 800118c:	490b      	ldr	r1, [pc, #44]	; (80011bc <USART2_IRQHandler+0x20c>)
 800118e:	600a      	str	r2, [r1, #0]
 8001190:	4a05      	ldr	r2, [pc, #20]	; (80011a8 <USART2_IRQHandler+0x1f8>)
 8001192:	7811      	ldrb	r1, [r2, #0]
 8001194:	4a07      	ldr	r2, [pc, #28]	; (80011b4 <USART2_IRQHandler+0x204>)
 8001196:	54d1      	strb	r1, [r2, r3]
	return;
 8001198:	bf00      	nop

	HAL_UART_IRQHandler(&huart2);
}
 800119a:	bdb0      	pop	{r4, r5, r7, pc}
 800119c:	f3af 8000 	nop.w
 80011a0:	190cb39b 	.word	0x190cb39b
 80011a4:	3fd91919 	.word	0x3fd91919
 80011a8:	2000042c 	.word	0x2000042c
 80011ac:	200003a0 	.word	0x200003a0
 80011b0:	2000043c 	.word	0x2000043c
 80011b4:	20000430 	.word	0x20000430
 80011b8:	2000043e 	.word	0x2000043e
 80011bc:	20000438 	.word	0x20000438
 80011c0:	20000484 	.word	0x20000484
 80011c4:	40020000 	.word	0x40020000
 80011c8:	40020800 	.word	0x40020800
 80011cc:	20000220 	.word	0x20000220
 80011d0:	40590000 	.word	0x40590000
 80011d4:	20000004 	.word	0x20000004
 80011d8:	200004a8 	.word	0x200004a8

080011dc <EXTI1_IRQHandler>:


///All the external interrupts

void EXTI1_IRQHandler()
{
 80011dc:	b598      	push	{r3, r4, r7, lr}
 80011de:	af00      	add	r7, sp, #0
	 *  This subroutine handles the Spring thing interrupt
	 *
	 *  PC1
	 */

	if(poop_back)
 80011e0:	4b12      	ldr	r3, [pc, #72]	; (800122c <EXTI1_IRQHandler+0x50>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d01c      	beq.n	8001222 <EXTI1_IRQHandler+0x46>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)data_btn, strlen(data_btn), HAL_MAX_DELAY);
 80011e8:	4b11      	ldr	r3, [pc, #68]	; (8001230 <EXTI1_IRQHandler+0x54>)
 80011ea:	681c      	ldr	r4, [r3, #0]
 80011ec:	4b10      	ldr	r3, [pc, #64]	; (8001230 <EXTI1_IRQHandler+0x54>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff f80d 	bl	8000210 <strlen>
 80011f6:	4603      	mov	r3, r0
 80011f8:	b29a      	uxth	r2, r3
 80011fa:	f04f 33ff 	mov.w	r3, #4294967295
 80011fe:	4621      	mov	r1, r4
 8001200:	480c      	ldr	r0, [pc, #48]	; (8001234 <EXTI1_IRQHandler+0x58>)
 8001202:	f003 fc60 	bl	8004ac6 <HAL_UART_Transmit>

		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * 0/100);
 8001206:	4b0c      	ldr	r3, [pc, #48]	; (8001238 <EXTI1_IRQHandler+0x5c>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2200      	movs	r2, #0
 800120c:	635a      	str	r2, [r3, #52]	; 0x34

		HAL_TIM_PWM_Stop(&tim3, TIM_CHANNEL_1);
 800120e:	2100      	movs	r1, #0
 8001210:	4809      	ldr	r0, [pc, #36]	; (8001238 <EXTI1_IRQHandler+0x5c>)
 8001212:	f002 fb01 	bl	8003818 <HAL_TIM_PWM_Stop>


		poop_back = false;
 8001216:	4b05      	ldr	r3, [pc, #20]	; (800122c <EXTI1_IRQHandler+0x50>)
 8001218:	2200      	movs	r2, #0
 800121a:	701a      	strb	r2, [r3, #0]
		spring_trig = true;
 800121c:	4b07      	ldr	r3, [pc, #28]	; (800123c <EXTI1_IRQHandler+0x60>)
 800121e:	2201      	movs	r2, #1
 8001220:	701a      	strb	r2, [r3, #0]

	}


	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001222:	2002      	movs	r0, #2
 8001224:	f001 fb6c 	bl	8002900 <HAL_GPIO_EXTI_IRQHandler>
}
 8001228:	bf00      	nop
 800122a:	bd98      	pop	{r3, r4, r7, pc}
 800122c:	20000492 	.word	0x20000492
 8001230:	20000000 	.word	0x20000000
 8001234:	200003a0 	.word	0x200003a0
 8001238:	20000220 	.word	0x20000220
 800123c:	20000493 	.word	0x20000493

08001240 <EXTI2_IRQHandler>:


void EXTI2_IRQHandler()
{
 8001240:	b590      	push	{r4, r7, lr}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
	 * 2.Initiate the bay close door seq.
	 *
	 * PC2
	 */

	HAL_UART_Transmit(&huart2, (uint8_t *)parked, strlen(parked), HAL_MAX_DELAY);
 8001246:	4b44      	ldr	r3, [pc, #272]	; (8001358 <EXTI2_IRQHandler+0x118>)
 8001248:	681c      	ldr	r4, [r3, #0]
 800124a:	4b43      	ldr	r3, [pc, #268]	; (8001358 <EXTI2_IRQHandler+0x118>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f7fe ffde 	bl	8000210 <strlen>
 8001254:	4603      	mov	r3, r0
 8001256:	b29a      	uxth	r2, r3
 8001258:	f04f 33ff 	mov.w	r3, #4294967295
 800125c:	4621      	mov	r1, r4
 800125e:	483f      	ldr	r0, [pc, #252]	; (800135c <EXTI2_IRQHandler+0x11c>)
 8001260:	f003 fc31 	bl	8004ac6 <HAL_UART_Transmit>

	__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 8001264:	4b3e      	ldr	r3, [pc, #248]	; (8001360 <EXTI2_IRQHandler+0x120>)
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f96b 	bl	8000544 <__aeabi_ui2d>
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	f04f 0300 	mov.w	r3, #0
 8001276:	f7ff f9df 	bl	8000638 <__aeabi_dmul>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4610      	mov	r0, r2
 8001280:	4619      	mov	r1, r3
 8001282:	f04f 0200 	mov.w	r2, #0
 8001286:	4b37      	ldr	r3, [pc, #220]	; (8001364 <EXTI2_IRQHandler+0x124>)
 8001288:	f7ff fb00 	bl	800088c <__aeabi_ddiv>
 800128c:	4602      	mov	r2, r0
 800128e:	460b      	mov	r3, r1
 8001290:	4933      	ldr	r1, [pc, #204]	; (8001360 <EXTI2_IRQHandler+0x120>)
 8001292:	680c      	ldr	r4, [r1, #0]
 8001294:	4610      	mov	r0, r2
 8001296:	4619      	mov	r1, r3
 8001298:	f7ff fca6 	bl	8000be8 <__aeabi_d2uiz>
 800129c:	4603      	mov	r3, r0
 800129e:	6363      	str	r3, [r4, #52]	; 0x34


	//Flip the bay_door flag to initiate bayclose door seq
	bay_door_close = true;
 80012a0:	4b31      	ldr	r3, [pc, #196]	; (8001368 <EXTI2_IRQHandler+0x128>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	701a      	strb	r2, [r3, #0]


	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2101      	movs	r1, #1
 80012aa:	4830      	ldr	r0, [pc, #192]	; (800136c <EXTI2_IRQHandler+0x12c>)
 80012ac:	f001 fb0e 	bl	80028cc <HAL_GPIO_WritePin>

	for(int i =0; i<6000; i++){
 80012b0:	2300      	movs	r3, #0
 80012b2:	607b      	str	r3, [r7, #4]
 80012b4:	e01f      	b.n	80012f6 <EXTI2_IRQHandler+0xb6>

		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(PAYLOAD_2)/100);
 80012b6:	4b2a      	ldr	r3, [pc, #168]	; (8001360 <EXTI2_IRQHandler+0x120>)
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff f942 	bl	8000544 <__aeabi_ui2d>
 80012c0:	a323      	add	r3, pc, #140	; (adr r3, 8001350 <EXTI2_IRQHandler+0x110>)
 80012c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c6:	f7ff f9b7 	bl	8000638 <__aeabi_dmul>
 80012ca:	4602      	mov	r2, r0
 80012cc:	460b      	mov	r3, r1
 80012ce:	4610      	mov	r0, r2
 80012d0:	4619      	mov	r1, r3
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	4b23      	ldr	r3, [pc, #140]	; (8001364 <EXTI2_IRQHandler+0x124>)
 80012d8:	f7ff fad8 	bl	800088c <__aeabi_ddiv>
 80012dc:	4602      	mov	r2, r0
 80012de:	460b      	mov	r3, r1
 80012e0:	491f      	ldr	r1, [pc, #124]	; (8001360 <EXTI2_IRQHandler+0x120>)
 80012e2:	680c      	ldr	r4, [r1, #0]
 80012e4:	4610      	mov	r0, r2
 80012e6:	4619      	mov	r1, r3
 80012e8:	f7ff fc7e 	bl	8000be8 <__aeabi_d2uiz>
 80012ec:	4603      	mov	r3, r0
 80012ee:	6363      	str	r3, [r4, #52]	; 0x34
	for(int i =0; i<6000; i++){
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3301      	adds	r3, #1
 80012f4:	607b      	str	r3, [r7, #4]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f241 726f 	movw	r2, #5999	; 0x176f
 80012fc:	4293      	cmp	r3, r2
 80012fe:	ddda      	ble.n	80012b6 <EXTI2_IRQHandler+0x76>
	}

	__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 8001300:	4b17      	ldr	r3, [pc, #92]	; (8001360 <EXTI2_IRQHandler+0x120>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff f91d 	bl	8000544 <__aeabi_ui2d>
 800130a:	f04f 0200 	mov.w	r2, #0
 800130e:	f04f 0300 	mov.w	r3, #0
 8001312:	f7ff f991 	bl	8000638 <__aeabi_dmul>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4610      	mov	r0, r2
 800131c:	4619      	mov	r1, r3
 800131e:	f04f 0200 	mov.w	r2, #0
 8001322:	4b10      	ldr	r3, [pc, #64]	; (8001364 <EXTI2_IRQHandler+0x124>)
 8001324:	f7ff fab2 	bl	800088c <__aeabi_ddiv>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	490c      	ldr	r1, [pc, #48]	; (8001360 <EXTI2_IRQHandler+0x120>)
 800132e:	680c      	ldr	r4, [r1, #0]
 8001330:	4610      	mov	r0, r2
 8001332:	4619      	mov	r1, r3
 8001334:	f7ff fc58 	bl	8000be8 <__aeabi_d2uiz>
 8001338:	4603      	mov	r3, r0
 800133a:	6363      	str	r3, [r4, #52]	; 0x34

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800133c:	2004      	movs	r0, #4
 800133e:	f001 fadf 	bl	8002900 <HAL_GPIO_EXTI_IRQHandler>
}
 8001342:	bf00      	nop
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	bd90      	pop	{r4, r7, pc}
 800134a:	bf00      	nop
 800134c:	f3af 8000 	nop.w
 8001350:	5f4fe082 	.word	0x5f4fe082
 8001354:	401f5f5f 	.word	0x401f5f5f
 8001358:	20000008 	.word	0x20000008
 800135c:	200003a0 	.word	0x200003a0
 8001360:	20000220 	.word	0x20000220
 8001364:	40590000 	.word	0x40590000
 8001368:	20000491 	.word	0x20000491
 800136c:	40020800 	.word	0x40020800

08001370 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler()
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
	 * This is for the Bay Door
	 *
	 * PC3
	 */

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001374:	2008      	movs	r0, #8
 8001376:	f001 fac3 	bl	8002900 <HAL_GPIO_EXTI_IRQHandler>
}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)

//PC13
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
	//HAL_Delay(10);
	if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_13)){
 8001384:	4b08      	ldr	r3, [pc, #32]	; (80013a8 <EXTI15_10_IRQHandler+0x28>)
 8001386:	695b      	ldr	r3, [r3, #20]
 8001388:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800138c:	2b00      	cmp	r3, #0
 800138e:	d005      	beq.n	800139c <EXTI15_10_IRQHandler+0x1c>
		GPIOA -> ODR ^= GPIO_PIN_5; // toggle LD2 LED
 8001390:	4b06      	ldr	r3, [pc, #24]	; (80013ac <EXTI15_10_IRQHandler+0x2c>)
 8001392:	695b      	ldr	r3, [r3, #20]
 8001394:	4a05      	ldr	r2, [pc, #20]	; (80013ac <EXTI15_10_IRQHandler+0x2c>)
 8001396:	f083 0320 	eor.w	r3, r3, #32
 800139a:	6153      	str	r3, [r2, #20]

//	__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * 0/100);
//
//	while(1);

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800139c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80013a0:	f001 faae 	bl	8002900 <HAL_GPIO_EXTI_IRQHandler>
}
 80013a4:	bf00      	nop
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40013c00 	.word	0x40013c00
 80013ac:	40020000 	.word	0x40020000

080013b0 <Universal_Inits>:
bool poop_back = false;

//Variable for the PWM Enable protection
bool spring_trig = false;

void Universal_Inits() {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0

	HAL_Init();
 80013b4:	f000 ff2c 	bl	8002210 <HAL_Init>
	SystemClockConfig(SYS_CLOCK_FREQ_50MHz);
 80013b8:	2032      	movs	r0, #50	; 0x32
 80013ba:	f000 fb13 	bl	80019e4 <SystemClockConfig>
	LSE_Config();
 80013be:	f000 fbf3 	bl	8001ba8 <LSE_Config>
	Timer3_Init();
 80013c2:	f000 fa23 	bl	800180c <Timer3_Init>
	Timer2_Init();
 80013c6:	f000 fa65 	bl	8001894 <Timer2_Init>
	Timer4_Init();
 80013ca:	f000 fab7 	bl	800193c <Timer4_Init>
	UART2_Init();
 80013ce:	f000 fbf5 	bl	8001bbc <UART2_Init>
	UART1_Init();
 80013d2:	f000 fc19 	bl	8001c08 <UART1_Init>
	GPIO_Init();
 80013d6:	f000 f95b 	bl	8001690 <GPIO_Init>
}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
	...

080013e0 <main>:


int main()
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
	//Inits

	Universal_Inits();
 80013e6:	f7ff ffe3 	bl	80013b0 <Universal_Inits>

	memset(buf, 0, sizeof(buf));
 80013ea:	2240      	movs	r2, #64	; 0x40
 80013ec:	2100      	movs	r1, #0
 80013ee:	482e      	ldr	r0, [pc, #184]	; (80014a8 <main+0xc8>)
 80013f0:	f003 ff8a 	bl	8005308 <memset>

	//Transmit to the terminal at start
	char* user_data = "REDWING LABS\r\n";
 80013f4:	4b2d      	ldr	r3, [pc, #180]	; (80014ac <main+0xcc>)
 80013f6:	607b      	str	r3, [r7, #4]
	uint16_t data_len = strlen(user_data);
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f7fe ff09 	bl	8000210 <strlen>
 80013fe:	4603      	mov	r3, r0
 8001400:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)user_data, data_len, HAL_MAX_DELAY);
 8001402:	887a      	ldrh	r2, [r7, #2]
 8001404:	f04f 33ff 	mov.w	r3, #4294967295
 8001408:	6879      	ldr	r1, [r7, #4]
 800140a:	4829      	ldr	r0, [pc, #164]	; (80014b0 <main+0xd0>)
 800140c:	f003 fb5b 	bl	8004ac6 <HAL_UART_Transmit>

	if(HAL_TIM_Encoder_Start_IT(&tim2, TIM_CHANNEL_ALL) != HAL_OK)  Error_handler();
 8001410:	213c      	movs	r1, #60	; 0x3c
 8001412:	4828      	ldr	r0, [pc, #160]	; (80014b4 <main+0xd4>)
 8001414:	f002 fb65 	bl	8003ae2 <HAL_TIM_Encoder_Start_IT>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <main+0x42>
 800141e:	f000 fc19 	bl	8001c54 <Error_handler>

	if (HAL_TIM_PWM_Start(&tim3, TIM_CHANNEL_1) != HAL_OK) Error_handler();
 8001422:	2100      	movs	r1, #0
 8001424:	4824      	ldr	r0, [pc, #144]	; (80014b8 <main+0xd8>)
 8001426:	f002 f92f 	bl	8003688 <HAL_TIM_PWM_Start>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <main+0x54>
 8001430:	f000 fc10 	bl	8001c54 <Error_handler>
	if (HAL_TIM_PWM_Start(&tim3, TIM_CHANNEL_2) != HAL_OK) Error_handler();
 8001434:	2104      	movs	r1, #4
 8001436:	4820      	ldr	r0, [pc, #128]	; (80014b8 <main+0xd8>)
 8001438:	f002 f926 	bl	8003688 <HAL_TIM_PWM_Start>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <main+0x66>
 8001442:	f000 fc07 	bl	8001c54 <Error_handler>


	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001446:	2200      	movs	r2, #0
 8001448:	2101      	movs	r1, #1
 800144a:	481c      	ldr	r0, [pc, #112]	; (80014bc <main+0xdc>)
 800144c:	f001 fa3e 	bl	80028cc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001450:	2200      	movs	r2, #0
 8001452:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001456:	481a      	ldr	r0, [pc, #104]	; (80014c0 <main+0xe0>)
 8001458:	f001 fa38 	bl	80028cc <HAL_GPIO_WritePin>



	__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * 50/100);
 800145c:	4b16      	ldr	r3, [pc, #88]	; (80014b8 <main+0xd8>)
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	2232      	movs	r2, #50	; 0x32
 8001462:	fb03 f202 	mul.w	r2, r3, r2
 8001466:	4b14      	ldr	r3, [pc, #80]	; (80014b8 <main+0xd8>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4916      	ldr	r1, [pc, #88]	; (80014c4 <main+0xe4>)
 800146c:	fba1 1202 	umull	r1, r2, r1, r2
 8001470:	0952      	lsrs	r2, r2, #5
 8001472:	635a      	str	r2, [r3, #52]	; 0x34
	 * Spring triggering is the end of Winch Down Sequence.
	 */

	//MX_BomBay_Door_Open();

	HAL_Delay(1000); //Delay for the door to settle and prep for winch down.
 8001474:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001478:	f000 ff3c 	bl	80022f4 <HAL_Delay>

	//MX_WINCH_DOWN_GP_RAMP_UP();
	//MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN();


	if(spring_trig)
 800147c:	4b12      	ldr	r3, [pc, #72]	; (80014c8 <main+0xe8>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d008      	beq.n	8001496 <main+0xb6>
	{
		if (HAL_TIM_PWM_Start(&tim3, TIM_CHANNEL_1) != HAL_OK) Error_handler();
 8001484:	2100      	movs	r1, #0
 8001486:	480c      	ldr	r0, [pc, #48]	; (80014b8 <main+0xd8>)
 8001488:	f002 f8fe 	bl	8003688 <HAL_TIM_PWM_Start>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <main+0xb6>
 8001492:	f000 fbdf 	bl	8001c54 <Error_handler>

	//MX_WINCH_UP_MOTO_RAMP_UP_DOWN();


	//Until the flag for door open is not set do nothing
	while(!(bay_door_close));
 8001496:	bf00      	nop
 8001498:	4b0c      	ldr	r3, [pc, #48]	; (80014cc <main+0xec>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	f083 0301 	eor.w	r3, r3, #1
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d1f8      	bne.n	8001498 <main+0xb8>
	//If it breaks the loop, it means hook has reached the bay roof
	//Start the Door Close sequence
	//MX_BomBay_Door_Close();


	while(1){};
 80014a6:	e7fe      	b.n	80014a6 <main+0xc6>
 80014a8:	20000444 	.word	0x20000444
 80014ac:	0800823c 	.word	0x0800823c
 80014b0:	200003a0 	.word	0x200003a0
 80014b4:	20000268 	.word	0x20000268
 80014b8:	20000220 	.word	0x20000220
 80014bc:	40020800 	.word	0x40020800
 80014c0:	40020000 	.word	0x40020000
 80014c4:	51eb851f 	.word	0x51eb851f
 80014c8:	20000493 	.word	0x20000493
 80014cc:	20000491 	.word	0x20000491

080014d0 <HAL_TIM_IC_CaptureCallback>:
 * Based on the pre-defined signal type, routine scans for the particular DC signal
 * If obtained initiates the Winch Start Sequence.
 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	7f1b      	ldrb	r3, [r3, #28]
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d174      	bne.n	80015ca <HAL_TIM_IC_CaptureCallback+0xfa>
	{
		if (Is_First_Captured==0) // if the first rising edge is not captured
 80014e0:	4b3c      	ldr	r3, [pc, #240]	; (80015d4 <HAL_TIM_IC_CaptureCallback+0x104>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d10a      	bne.n	80014fe <HAL_TIM_IC_CaptureCallback+0x2e>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80014e8:	2100      	movs	r1, #0
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f002 fe02 	bl	80040f4 <HAL_TIM_ReadCapturedValue>
 80014f0:	4603      	mov	r3, r0
 80014f2:	4a39      	ldr	r2, [pc, #228]	; (80015d8 <HAL_TIM_IC_CaptureCallback+0x108>)
 80014f4:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 80014f6:	4b37      	ldr	r3, [pc, #220]	; (80015d4 <HAL_TIM_IC_CaptureCallback+0x104>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	601a      	str	r2, [r3, #0]
			}
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
			Is_First_Captured = 0; // set it back to false
		}
	}
}
 80014fc:	e065      	b.n	80015ca <HAL_TIM_IC_CaptureCallback+0xfa>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 80014fe:	2100      	movs	r1, #0
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f002 fdf7 	bl	80040f4 <HAL_TIM_ReadCapturedValue>
 8001506:	4603      	mov	r3, r0
 8001508:	4a34      	ldr	r2, [pc, #208]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x10c>)
 800150a:	6013      	str	r3, [r2, #0]
			if (IC_Val2 > IC_Val1)
 800150c:	4b33      	ldr	r3, [pc, #204]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x10c>)
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4b31      	ldr	r3, [pc, #196]	; (80015d8 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	429a      	cmp	r2, r3
 8001516:	d907      	bls.n	8001528 <HAL_TIM_IC_CaptureCallback+0x58>
				Difference = IC_Val2-IC_Val1;
 8001518:	4b30      	ldr	r3, [pc, #192]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x10c>)
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	4b2e      	ldr	r3, [pc, #184]	; (80015d8 <HAL_TIM_IC_CaptureCallback+0x108>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	4a2f      	ldr	r2, [pc, #188]	; (80015e0 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001524:	6013      	str	r3, [r2, #0]
 8001526:	e00f      	b.n	8001548 <HAL_TIM_IC_CaptureCallback+0x78>
			else if (IC_Val1 > IC_Val2)
 8001528:	4b2b      	ldr	r3, [pc, #172]	; (80015d8 <HAL_TIM_IC_CaptureCallback+0x108>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	4b2b      	ldr	r3, [pc, #172]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x10c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	429a      	cmp	r2, r3
 8001532:	d909      	bls.n	8001548 <HAL_TIM_IC_CaptureCallback+0x78>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8001534:	4b29      	ldr	r3, [pc, #164]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	4b27      	ldr	r3, [pc, #156]	; (80015d8 <HAL_TIM_IC_CaptureCallback+0x108>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001542:	33ff      	adds	r3, #255	; 0xff
 8001544:	4a26      	ldr	r2, [pc, #152]	; (80015e0 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001546:	6013      	str	r3, [r2, #0]
			float refClock = TIMCLOCK/(PRESCALAR);
 8001548:	4b26      	ldr	r3, [pc, #152]	; (80015e4 <HAL_TIM_IC_CaptureCallback+0x114>)
 800154a:	60fb      	str	r3, [r7, #12]
			frequency = refClock/Difference;
 800154c:	4b24      	ldr	r3, [pc, #144]	; (80015e0 <HAL_TIM_IC_CaptureCallback+0x110>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	ee07 3a90 	vmov	s15, r3
 8001554:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001558:	edd7 6a03 	vldr	s13, [r7, #12]
 800155c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001560:	4b21      	ldr	r3, [pc, #132]	; (80015e8 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001562:	edc3 7a00 	vstr	s15, [r3]
			float mFactor = 1000000/refClock;
 8001566:	eddf 6a21 	vldr	s13, [pc, #132]	; 80015ec <HAL_TIM_IC_CaptureCallback+0x11c>
 800156a:	ed97 7a03 	vldr	s14, [r7, #12]
 800156e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001572:	edc7 7a02 	vstr	s15, [r7, #8]
			usWidth = Difference*mFactor;
 8001576:	4b1a      	ldr	r3, [pc, #104]	; (80015e0 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	ee07 3a90 	vmov	s15, r3
 800157e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001582:	edd7 7a02 	vldr	s15, [r7, #8]
 8001586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800158a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800158e:	ee17 2a90 	vmov	r2, s15
 8001592:	4b17      	ldr	r3, [pc, #92]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001594:	601a      	str	r2, [r3, #0]
			if(usWidth >= THROTTLE_FULL)
 8001596:	4b16      	ldr	r3, [pc, #88]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800159e:	d303      	bcc.n	80015a8 <HAL_TIM_IC_CaptureCallback+0xd8>
				Start_Flag = true;
 80015a0:	4b14      	ldr	r3, [pc, #80]	; (80015f4 <HAL_TIM_IC_CaptureCallback+0x124>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	701a      	strb	r2, [r3, #0]
 80015a6:	e009      	b.n	80015bc <HAL_TIM_IC_CaptureCallback+0xec>
			else if(usWidth >= THROTTLE_HALF && usWidth < THROTTLE_FULL)
 80015a8:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x120>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f240 52db 	movw	r2, #1499	; 0x5db
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d903      	bls.n	80015bc <HAL_TIM_IC_CaptureCallback+0xec>
 80015b4:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x120>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2200      	movs	r2, #0
 80015c2:	625a      	str	r2, [r3, #36]	; 0x24
			Is_First_Captured = 0; // set it back to false
 80015c4:	4b03      	ldr	r3, [pc, #12]	; (80015d4 <HAL_TIM_IC_CaptureCallback+0x104>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
}
 80015ca:	bf00      	nop
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000214 	.word	0x20000214
 80015d8:	20000208 	.word	0x20000208
 80015dc:	2000020c 	.word	0x2000020c
 80015e0:	20000210 	.word	0x20000210
 80015e4:	49742400 	.word	0x49742400
 80015e8:	2000021c 	.word	0x2000021c
 80015ec:	49742400 	.word	0x49742400
 80015f0:	20000218 	.word	0x20000218
 80015f4:	20000490 	.word	0x20000490

080015f8 <HAL_SYSTICK_Callback>:
 *  2. Time is based on the Ramp_Up PWM
 *  3. Second time after the Ramp_Down PWM.
 */

void HAL_SYSTICK_Callback()
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0

	indx++;  //Monitors the time
 80015fc:	4b1e      	ldr	r3, [pc, #120]	; (8001678 <HAL_SYSTICK_Callback+0x80>)
 80015fe:	881b      	ldrh	r3, [r3, #0]
 8001600:	3301      	adds	r3, #1
 8001602:	b29a      	uxth	r2, r3
 8001604:	4b1c      	ldr	r3, [pc, #112]	; (8001678 <HAL_SYSTICK_Callback+0x80>)
 8001606:	801a      	strh	r2, [r3, #0]
	++tick;  // Updates the tick
 8001608:	4b1c      	ldr	r3, [pc, #112]	; (800167c <HAL_SYSTICK_Callback+0x84>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	3301      	adds	r3, #1
 800160e:	4a1b      	ldr	r2, [pc, #108]	; (800167c <HAL_SYSTICK_Callback+0x84>)
 8001610:	6013      	str	r3, [r2, #0]


	if(indx == ENCODER_RAMP_UP_COUNT)
 8001612:	4b19      	ldr	r3, [pc, #100]	; (8001678 <HAL_SYSTICK_Callback+0x80>)
 8001614:	881b      	ldrh	r3, [r3, #0]
 8001616:	f641 4207 	movw	r2, #7175	; 0x1c07
 800161a:	4293      	cmp	r3, r2
 800161c:	d112      	bne.n	8001644 <HAL_SYSTICK_Callback+0x4c>
	{
		sprintf((char*)buf, "TICKS: %d\r\n", Pulse);
 800161e:	4b18      	ldr	r3, [pc, #96]	; (8001680 <HAL_SYSTICK_Callback+0x88>)
 8001620:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001624:	461a      	mov	r2, r3
 8001626:	4917      	ldr	r1, [pc, #92]	; (8001684 <HAL_SYSTICK_Callback+0x8c>)
 8001628:	4817      	ldr	r0, [pc, #92]	; (8001688 <HAL_SYSTICK_Callback+0x90>)
 800162a:	f004 fadf 	bl	8005bec <siprintf>

		HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 800162e:	f04f 33ff 	mov.w	r3, #4294967295
 8001632:	2240      	movs	r2, #64	; 0x40
 8001634:	4914      	ldr	r1, [pc, #80]	; (8001688 <HAL_SYSTICK_Callback+0x90>)
 8001636:	4815      	ldr	r0, [pc, #84]	; (800168c <HAL_SYSTICK_Callback+0x94>)
 8001638:	f003 fa45 	bl	8004ac6 <HAL_UART_Transmit>

		//Do the Flash Write Sequence here.
		//Flash_Write_Data(0x08060000, (uint32_t*)Pulse, 1);

		indx = 0;
 800163c:	4b0e      	ldr	r3, [pc, #56]	; (8001678 <HAL_SYSTICK_Callback+0x80>)
 800163e:	2200      	movs	r2, #0
 8001640:	801a      	strh	r2, [r3, #0]
				indx = 0;
	}

	else{}

}
 8001642:	e017      	b.n	8001674 <HAL_SYSTICK_Callback+0x7c>
	else if(indx == ENCODER_RAMP_DOWN_COUNT)
 8001644:	4b0c      	ldr	r3, [pc, #48]	; (8001678 <HAL_SYSTICK_Callback+0x80>)
 8001646:	881b      	ldrh	r3, [r3, #0]
 8001648:	f247 02b2 	movw	r2, #28850	; 0x70b2
 800164c:	4293      	cmp	r3, r2
 800164e:	d111      	bne.n	8001674 <HAL_SYSTICK_Callback+0x7c>
		sprintf((char*)buf, "TICKS: %d\r\n", Pulse);
 8001650:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <HAL_SYSTICK_Callback+0x88>)
 8001652:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001656:	461a      	mov	r2, r3
 8001658:	490a      	ldr	r1, [pc, #40]	; (8001684 <HAL_SYSTICK_Callback+0x8c>)
 800165a:	480b      	ldr	r0, [pc, #44]	; (8001688 <HAL_SYSTICK_Callback+0x90>)
 800165c:	f004 fac6 	bl	8005bec <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 8001660:	f04f 33ff 	mov.w	r3, #4294967295
 8001664:	2240      	movs	r2, #64	; 0x40
 8001666:	4908      	ldr	r1, [pc, #32]	; (8001688 <HAL_SYSTICK_Callback+0x90>)
 8001668:	4808      	ldr	r0, [pc, #32]	; (800168c <HAL_SYSTICK_Callback+0x94>)
 800166a:	f003 fa2c 	bl	8004ac6 <HAL_UART_Transmit>
				indx = 0;
 800166e:	4b02      	ldr	r3, [pc, #8]	; (8001678 <HAL_SYSTICK_Callback+0x80>)
 8001670:	2200      	movs	r2, #0
 8001672:	801a      	strh	r2, [r3, #0]
}
 8001674:	bf00      	nop
 8001676:	bd80      	pop	{r7, pc}
 8001678:	20000440 	.word	0x20000440
 800167c:	2000000c 	.word	0x2000000c
 8001680:	2000048e 	.word	0x2000048e
 8001684:	0800824c 	.word	0x0800824c
 8001688:	20000444 	.word	0x20000444
 800168c:	200003a0 	.word	0x200003a0

08001690 <GPIO_Init>:

}


void GPIO_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
	//Low level and high level initialization
	__HAL_RCC_GPIOC_CLK_ENABLE(); //Enable the clock
 8001696:	2300      	movs	r3, #0
 8001698:	607b      	str	r3, [r7, #4]
 800169a:	4b50      	ldr	r3, [pc, #320]	; (80017dc <GPIO_Init+0x14c>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	4a4f      	ldr	r2, [pc, #316]	; (80017dc <GPIO_Init+0x14c>)
 80016a0:	f043 0304 	orr.w	r3, r3, #4
 80016a4:	6313      	str	r3, [r2, #48]	; 0x30
 80016a6:	4b4d      	ldr	r3, [pc, #308]	; (80017dc <GPIO_Init+0x14c>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016aa:	f003 0304 	and.w	r3, r3, #4
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80016b2:	2300      	movs	r3, #0
 80016b4:	603b      	str	r3, [r7, #0]
 80016b6:	4b49      	ldr	r3, [pc, #292]	; (80017dc <GPIO_Init+0x14c>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	4a48      	ldr	r2, [pc, #288]	; (80017dc <GPIO_Init+0x14c>)
 80016bc:	f043 0301 	orr.w	r3, r3, #1
 80016c0:	6313      	str	r3, [r2, #48]	; 0x30
 80016c2:	4b46      	ldr	r3, [pc, #280]	; (80017dc <GPIO_Init+0x14c>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	f003 0301 	and.w	r3, r3, #1
 80016ca:	603b      	str	r3, [r7, #0]
 80016cc:	683b      	ldr	r3, [r7, #0]

	//This is for the Door Motor
	mdoor_dir.Pin = GPIO_PIN_8;
 80016ce:	4b44      	ldr	r3, [pc, #272]	; (80017e0 <GPIO_Init+0x150>)
 80016d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016d4:	601a      	str	r2, [r3, #0]
	mdoor_dir.Mode = GPIO_MODE_OUTPUT_PP;
 80016d6:	4b42      	ldr	r3, [pc, #264]	; (80017e0 <GPIO_Init+0x150>)
 80016d8:	2201      	movs	r2, #1
 80016da:	605a      	str	r2, [r3, #4]
	mdoor_dir.Pull = GPIO_NOPULL;
 80016dc:	4b40      	ldr	r3, [pc, #256]	; (80017e0 <GPIO_Init+0x150>)
 80016de:	2200      	movs	r2, #0
 80016e0:	609a      	str	r2, [r3, #8]
	mdoor_dir.Speed = GPIO_SPEED_FREQ_LOW;
 80016e2:	4b3f      	ldr	r3, [pc, #252]	; (80017e0 <GPIO_Init+0x150>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &mdoor_dir);
 80016e8:	493d      	ldr	r1, [pc, #244]	; (80017e0 <GPIO_Init+0x150>)
 80016ea:	483e      	ldr	r0, [pc, #248]	; (80017e4 <GPIO_Init+0x154>)
 80016ec:	f000 ff5a 	bl	80025a4 <HAL_GPIO_Init>

	//This is for the Winch Motor
	m_dir.Pin = GPIO_PIN_0;
 80016f0:	4b3d      	ldr	r3, [pc, #244]	; (80017e8 <GPIO_Init+0x158>)
 80016f2:	2201      	movs	r2, #1
 80016f4:	601a      	str	r2, [r3, #0]
	m_dir.Mode = GPIO_MODE_OUTPUT_PP;
 80016f6:	4b3c      	ldr	r3, [pc, #240]	; (80017e8 <GPIO_Init+0x158>)
 80016f8:	2201      	movs	r2, #1
 80016fa:	605a      	str	r2, [r3, #4]
	m_dir.Pull = GPIO_NOPULL;
 80016fc:	4b3a      	ldr	r3, [pc, #232]	; (80017e8 <GPIO_Init+0x158>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
	m_dir.Speed = GPIO_SPEED_FREQ_LOW;
 8001702:	4b39      	ldr	r3, [pc, #228]	; (80017e8 <GPIO_Init+0x158>)
 8001704:	2200      	movs	r2, #0
 8001706:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOC, &m_dir);
 8001708:	4937      	ldr	r1, [pc, #220]	; (80017e8 <GPIO_Init+0x158>)
 800170a:	4838      	ldr	r0, [pc, #224]	; (80017ec <GPIO_Init+0x15c>)
 800170c:	f000 ff4a 	bl	80025a4 <HAL_GPIO_Init>


	//This is disabled for now cuz its causing interrupt at the start up, need to inspect this
	ext_btn.Pin = GPIO_PIN_1;
 8001710:	4b37      	ldr	r3, [pc, #220]	; (80017f0 <GPIO_Init+0x160>)
 8001712:	2202      	movs	r2, #2
 8001714:	601a      	str	r2, [r3, #0]
	ext_btn.Mode = GPIO_MODE_IT_FALLING;
 8001716:	4b36      	ldr	r3, [pc, #216]	; (80017f0 <GPIO_Init+0x160>)
 8001718:	4a36      	ldr	r2, [pc, #216]	; (80017f4 <GPIO_Init+0x164>)
 800171a:	605a      	str	r2, [r3, #4]
	ext_btn.Pull = GPIO_PULLUP;
 800171c:	4b34      	ldr	r3, [pc, #208]	; (80017f0 <GPIO_Init+0x160>)
 800171e:	2201      	movs	r2, #1
 8001720:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &ext_btn);
 8001722:	4933      	ldr	r1, [pc, #204]	; (80017f0 <GPIO_Init+0x160>)
 8001724:	4831      	ldr	r0, [pc, #196]	; (80017ec <GPIO_Init+0x15c>)
 8001726:	f000 ff3d 	bl	80025a4 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800172a:	2007      	movs	r0, #7
 800172c:	f000 fefd 	bl	800252a <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI1_IRQn,15,0);
 8001730:	2200      	movs	r2, #0
 8001732:	210f      	movs	r1, #15
 8001734:	2007      	movs	r0, #7
 8001736:	f000 fedc 	bl	80024f2 <HAL_NVIC_SetPriority>


	//Ext Int Pin 2 for the roof
	b_roof.Pin = GPIO_PIN_2;
 800173a:	4b2f      	ldr	r3, [pc, #188]	; (80017f8 <GPIO_Init+0x168>)
 800173c:	2204      	movs	r2, #4
 800173e:	601a      	str	r2, [r3, #0]
	b_roof.Mode = GPIO_MODE_IT_FALLING;
 8001740:	4b2d      	ldr	r3, [pc, #180]	; (80017f8 <GPIO_Init+0x168>)
 8001742:	4a2c      	ldr	r2, [pc, #176]	; (80017f4 <GPIO_Init+0x164>)
 8001744:	605a      	str	r2, [r3, #4]
	b_roof.Pull = GPIO_PULLUP;
 8001746:	4b2c      	ldr	r3, [pc, #176]	; (80017f8 <GPIO_Init+0x168>)
 8001748:	2201      	movs	r2, #1
 800174a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &b_roof);
 800174c:	492a      	ldr	r1, [pc, #168]	; (80017f8 <GPIO_Init+0x168>)
 800174e:	4827      	ldr	r0, [pc, #156]	; (80017ec <GPIO_Init+0x15c>)
 8001750:	f000 ff28 	bl	80025a4 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001754:	2008      	movs	r0, #8
 8001756:	f000 fee8 	bl	800252a <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI2_IRQn,15,0);
 800175a:	2200      	movs	r2, #0
 800175c:	210f      	movs	r1, #15
 800175e:	2008      	movs	r0, #8
 8001760:	f000 fec7 	bl	80024f2 <HAL_NVIC_SetPriority>

	//Ext Int Pin 3 for the door
	b_door.Pin = GPIO_PIN_3;
 8001764:	4b25      	ldr	r3, [pc, #148]	; (80017fc <GPIO_Init+0x16c>)
 8001766:	2208      	movs	r2, #8
 8001768:	601a      	str	r2, [r3, #0]
	b_door.Mode = GPIO_MODE_IT_RISING;
 800176a:	4b24      	ldr	r3, [pc, #144]	; (80017fc <GPIO_Init+0x16c>)
 800176c:	4a24      	ldr	r2, [pc, #144]	; (8001800 <GPIO_Init+0x170>)
 800176e:	605a      	str	r2, [r3, #4]
	b_door.Pull = GPIO_PULLUP;
 8001770:	4b22      	ldr	r3, [pc, #136]	; (80017fc <GPIO_Init+0x16c>)
 8001772:	2201      	movs	r2, #1
 8001774:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &b_door);
 8001776:	4921      	ldr	r1, [pc, #132]	; (80017fc <GPIO_Init+0x16c>)
 8001778:	481c      	ldr	r0, [pc, #112]	; (80017ec <GPIO_Init+0x15c>)
 800177a:	f000 ff13 	bl	80025a4 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800177e:	2009      	movs	r0, #9
 8001780:	f000 fed3 	bl	800252a <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI3_IRQn,15,0);
 8001784:	2200      	movs	r2, #0
 8001786:	210f      	movs	r1, #15
 8001788:	2009      	movs	r0, #9
 800178a:	f000 feb2 	bl	80024f2 <HAL_NVIC_SetPriority>

	//This is for the inbuilt led
	ledgpio.Pin = GPIO_PIN_5;
 800178e:	4b1d      	ldr	r3, [pc, #116]	; (8001804 <GPIO_Init+0x174>)
 8001790:	2220      	movs	r2, #32
 8001792:	601a      	str	r2, [r3, #0]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 8001794:	4b1b      	ldr	r3, [pc, #108]	; (8001804 <GPIO_Init+0x174>)
 8001796:	2201      	movs	r2, #1
 8001798:	605a      	str	r2, [r3, #4]
	ledgpio.Pull = GPIO_NOPULL;
 800179a:	4b1a      	ldr	r3, [pc, #104]	; (8001804 <GPIO_Init+0x174>)
 800179c:	2200      	movs	r2, #0
 800179e:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOA,&ledgpio);
 80017a0:	4918      	ldr	r1, [pc, #96]	; (8001804 <GPIO_Init+0x174>)
 80017a2:	4810      	ldr	r0, [pc, #64]	; (80017e4 <GPIO_Init+0x154>)
 80017a4:	f000 fefe 	bl	80025a4 <HAL_GPIO_Init>

	//This is for the inbuilt btn int
	btn.Pin = GPIO_PIN_13;
 80017a8:	4b17      	ldr	r3, [pc, #92]	; (8001808 <GPIO_Init+0x178>)
 80017aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017ae:	601a      	str	r2, [r3, #0]
	btn.Mode = GPIO_MODE_IT_RISING;
 80017b0:	4b15      	ldr	r3, [pc, #84]	; (8001808 <GPIO_Init+0x178>)
 80017b2:	4a13      	ldr	r2, [pc, #76]	; (8001800 <GPIO_Init+0x170>)
 80017b4:	605a      	str	r2, [r3, #4]
	btn.Pull = GPIO_PULLUP;
 80017b6:	4b14      	ldr	r3, [pc, #80]	; (8001808 <GPIO_Init+0x178>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	609a      	str	r2, [r3, #8]

	HAL_GPIO_Init(GPIOC, &btn);
 80017bc:	4912      	ldr	r1, [pc, #72]	; (8001808 <GPIO_Init+0x178>)
 80017be:	480b      	ldr	r0, [pc, #44]	; (80017ec <GPIO_Init+0x15c>)
 80017c0:	f000 fef0 	bl	80025a4 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017c4:	2028      	movs	r0, #40	; 0x28
 80017c6:	f000 feb0 	bl	800252a <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI15_10_IRQn,15,0);
 80017ca:	2200      	movs	r2, #0
 80017cc:	210f      	movs	r1, #15
 80017ce:	2028      	movs	r0, #40	; 0x28
 80017d0:	f000 fe8f 	bl	80024f2 <HAL_NVIC_SetPriority>

}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	40023800 	.word	0x40023800
 80017e0:	20000364 	.word	0x20000364
 80017e4:	40020000 	.word	0x40020000
 80017e8:	20000350 	.word	0x20000350
 80017ec:	40020800 	.word	0x40020800
 80017f0:	2000033c 	.word	0x2000033c
 80017f4:	10210000 	.word	0x10210000
 80017f8:	2000038c 	.word	0x2000038c
 80017fc:	20000378 	.word	0x20000378
 8001800:	10110000 	.word	0x10110000
 8001804:	20000328 	.word	0x20000328
 8001808:	20000314 	.word	0x20000314

0800180c <Timer3_Init>:

void Timer3_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
	 * Period = time_period * time_delay //
	 * Load the number to the ARR register.(Only 16 bit wide)
	 * side note-> Max ARR value can be upto and not more than 65535 since its a 16 bit register
	 *
	 */
	tim3.Instance = TIM3;
 8001810:	4b1d      	ldr	r3, [pc, #116]	; (8001888 <Timer3_Init+0x7c>)
 8001812:	4a1e      	ldr	r2, [pc, #120]	; (800188c <Timer3_Init+0x80>)
 8001814:	601a      	str	r2, [r3, #0]
	tim3.Init.CounterMode = TIM_COUNTERMODE_UP; // set as up counter
 8001816:	4b1c      	ldr	r3, [pc, #112]	; (8001888 <Timer3_Init+0x7c>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
	tim3.Init.Period = 3000 - 1; // for one milli second
 800181c:	4b1a      	ldr	r3, [pc, #104]	; (8001888 <Timer3_Init+0x7c>)
 800181e:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001822:	60da      	str	r2, [r3, #12]
	tim3.Init.Prescaler = 50 - 1;//49;
 8001824:	4b18      	ldr	r3, [pc, #96]	; (8001888 <Timer3_Init+0x7c>)
 8001826:	2231      	movs	r2, #49	; 0x31
 8001828:	605a      	str	r2, [r3, #4]
	if(HAL_TIM_PWM_Init(&tim3) != HAL_OK) Error_handler();  //Timer 2 is configured
 800182a:	4817      	ldr	r0, [pc, #92]	; (8001888 <Timer3_Init+0x7c>)
 800182c:	f001 fedc 	bl	80035e8 <HAL_TIM_PWM_Init>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <Timer3_Init+0x2e>
 8001836:	f000 fa0d 	bl	8001c54 <Error_handler>
	 /*
		 * Working with the timer2 Output channel for PWM generation, for more info @ref general purpose timer in reference manual
		 * 1. Init the timer Output to Compare the time base
		 * 2. Config  the output channel for PWM
	 */
	memset(&timerPWMconfig, 0 , sizeof(timerPWMconfig));
 800183a:	221c      	movs	r2, #28
 800183c:	2100      	movs	r1, #0
 800183e:	4814      	ldr	r0, [pc, #80]	; (8001890 <Timer3_Init+0x84>)
 8001840:	f003 fd62 	bl	8005308 <memset>
	timerPWMconfig.OCMode = TIM_OCMODE_PWM1;
 8001844:	4b12      	ldr	r3, [pc, #72]	; (8001890 <Timer3_Init+0x84>)
 8001846:	2260      	movs	r2, #96	; 0x60
 8001848:	601a      	str	r2, [r3, #0]
	timerPWMconfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 800184a:	4b11      	ldr	r3, [pc, #68]	; (8001890 <Timer3_Init+0x84>)
 800184c:	2200      	movs	r2, #0
 800184e:	609a      	str	r2, [r3, #8]
	// PWM for 0% DutyCycl
	timerPWMconfig.Pulse = tim3.Init.Period * 0/100;
 8001850:	4b0f      	ldr	r3, [pc, #60]	; (8001890 <Timer3_Init+0x84>)
 8001852:	2200      	movs	r2, #0
 8001854:	605a      	str	r2, [r3, #4]
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_1) != HAL_OK) Error_handler();
 8001856:	2200      	movs	r2, #0
 8001858:	490d      	ldr	r1, [pc, #52]	; (8001890 <Timer3_Init+0x84>)
 800185a:	480b      	ldr	r0, [pc, #44]	; (8001888 <Timer3_Init+0x7c>)
 800185c:	f002 fb8c 	bl	8003f78 <HAL_TIM_PWM_ConfigChannel>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <Timer3_Init+0x5e>
 8001866:	f000 f9f5 	bl	8001c54 <Error_handler>


	timerPWMconfig.Pulse = tim3.Init.Period * 0/100;
 800186a:	4b09      	ldr	r3, [pc, #36]	; (8001890 <Timer3_Init+0x84>)
 800186c:	2200      	movs	r2, #0
 800186e:	605a      	str	r2, [r3, #4]
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_2) != HAL_OK) Error_handler();
 8001870:	2204      	movs	r2, #4
 8001872:	4907      	ldr	r1, [pc, #28]	; (8001890 <Timer3_Init+0x84>)
 8001874:	4804      	ldr	r0, [pc, #16]	; (8001888 <Timer3_Init+0x7c>)
 8001876:	f002 fb7f 	bl	8003f78 <HAL_TIM_PWM_ConfigChannel>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <Timer3_Init+0x78>
 8001880:	f000 f9e8 	bl	8001c54 <Error_handler>
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_3) != HAL_OK) Error_handler();
	// PWM for 95% DutyCycle
	timerPWMconfig.Pulse = tim3.Init.Period * 95/100;
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_4) != HAL_OK) Error_handler();
#endif
}
 8001884:	bf00      	nop
 8001886:	bd80      	pop	{r7, pc}
 8001888:	20000220 	.word	0x20000220
 800188c:	40000400 	.word	0x40000400
 8001890:	200002f8 	.word	0x200002f8

08001894 <Timer2_Init>:

void Timer2_Init()
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b08c      	sub	sp, #48	; 0x30
 8001898:	af00      	add	r7, sp, #0

	TIM_Encoder_InitTypeDef sConfig = {0};
 800189a:	f107 030c 	add.w	r3, r7, #12
 800189e:	2224      	movs	r2, #36	; 0x24
 80018a0:	2100      	movs	r1, #0
 80018a2:	4618      	mov	r0, r3
 80018a4:	f003 fd30 	bl	8005308 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a8:	1d3b      	adds	r3, r7, #4
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	605a      	str	r2, [r3, #4]
//	timerPWMconfig.OCPolarity = TIM_OCNPOLARITY_HIGH;
//	timerPWMconfig.Pulse = 0;  //With 0
//
//	if(HAL_TIM_PWM_ConfigChannel(&tim2, &timerPWMconfig, TIM_CHANNEL_1) != HAL_OK) Error_handler();

	tim2.Instance = TIM2;
 80018b0:	4b21      	ldr	r3, [pc, #132]	; (8001938 <Timer2_Init+0xa4>)
 80018b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018b6:	601a      	str	r2, [r3, #0]
	tim2.Init.Prescaler = 0;
 80018b8:	4b1f      	ldr	r3, [pc, #124]	; (8001938 <Timer2_Init+0xa4>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	605a      	str	r2, [r3, #4]
	tim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018be:	4b1e      	ldr	r3, [pc, #120]	; (8001938 <Timer2_Init+0xa4>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	609a      	str	r2, [r3, #8]
	tim2.Init.Period = 65535;
 80018c4:	4b1c      	ldr	r3, [pc, #112]	; (8001938 <Timer2_Init+0xa4>)
 80018c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018ca:	60da      	str	r2, [r3, #12]
	tim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018cc:	4b1a      	ldr	r3, [pc, #104]	; (8001938 <Timer2_Init+0xa4>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	611a      	str	r2, [r3, #16]
	tim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d2:	4b19      	ldr	r3, [pc, #100]	; (8001938 <Timer2_Init+0xa4>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80018d8:	2303      	movs	r3, #3
 80018da:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80018dc:	2302      	movs	r3, #2
 80018de:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018e0:	2301      	movs	r3, #1
 80018e2:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018e4:	2300      	movs	r3, #0
 80018e6:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 80018e8:	2300      	movs	r3, #0
 80018ea:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80018ec:	2302      	movs	r3, #2
 80018ee:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018f0:	2301      	movs	r3, #1
 80018f2:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018f4:	2300      	movs	r3, #0
 80018f6:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 80018f8:	2300      	movs	r3, #0
 80018fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&tim2, &sConfig) != HAL_OK)
 80018fc:	f107 030c 	add.w	r3, r7, #12
 8001900:	4619      	mov	r1, r3
 8001902:	480d      	ldr	r0, [pc, #52]	; (8001938 <Timer2_Init+0xa4>)
 8001904:	f002 f847 	bl	8003996 <HAL_TIM_Encoder_Init>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <Timer2_Init+0x7e>
	{
		Error_handler();
 800190e:	f000 f9a1 	bl	8001c54 <Error_handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001912:	2300      	movs	r3, #0
 8001914:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001916:	2300      	movs	r3, #0
 8001918:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&tim2, &sMasterConfig) != HAL_OK)
 800191a:	1d3b      	adds	r3, r7, #4
 800191c:	4619      	mov	r1, r3
 800191e:	4806      	ldr	r0, [pc, #24]	; (8001938 <Timer2_Init+0xa4>)
 8001920:	f002 fff4 	bl	800490c <HAL_TIMEx_MasterConfigSynchronization>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <Timer2_Init+0x9a>
	{
		Error_handler();
 800192a:	f000 f993 	bl	8001c54 <Error_handler>
	}


}
 800192e:	bf00      	nop
 8001930:	3730      	adds	r7, #48	; 0x30
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	20000268 	.word	0x20000268

0800193c <Timer4_Init>:


void Timer4_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0


	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001942:	f107 0310 	add.w	r3, r7, #16
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	605a      	str	r2, [r3, #4]
	TIM_IC_InitTypeDef sConfigIC = {0};
 800194c:	463b      	mov	r3, r7
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]
 8001954:	609a      	str	r2, [r3, #8]
 8001956:	60da      	str	r2, [r3, #12]

	tim4.Instance = TIM4;
 8001958:	4b20      	ldr	r3, [pc, #128]	; (80019dc <Timer4_Init+0xa0>)
 800195a:	4a21      	ldr	r2, [pc, #132]	; (80019e0 <Timer4_Init+0xa4>)
 800195c:	601a      	str	r2, [r3, #0]
	tim4.Init.Prescaler = 50-1;
 800195e:	4b1f      	ldr	r3, [pc, #124]	; (80019dc <Timer4_Init+0xa0>)
 8001960:	2231      	movs	r2, #49	; 0x31
 8001962:	605a      	str	r2, [r3, #4]
	tim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001964:	4b1d      	ldr	r3, [pc, #116]	; (80019dc <Timer4_Init+0xa0>)
 8001966:	2200      	movs	r2, #0
 8001968:	609a      	str	r2, [r3, #8]
	tim4.Init.Period = 65535;
 800196a:	4b1c      	ldr	r3, [pc, #112]	; (80019dc <Timer4_Init+0xa0>)
 800196c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001970:	60da      	str	r2, [r3, #12]
	tim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001972:	4b1a      	ldr	r3, [pc, #104]	; (80019dc <Timer4_Init+0xa0>)
 8001974:	2200      	movs	r2, #0
 8001976:	611a      	str	r2, [r3, #16]
	tim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001978:	4b18      	ldr	r3, [pc, #96]	; (80019dc <Timer4_Init+0xa0>)
 800197a:	2200      	movs	r2, #0
 800197c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&tim4) != HAL_OK)
 800197e:	4817      	ldr	r0, [pc, #92]	; (80019dc <Timer4_Init+0xa0>)
 8001980:	f001 ffba 	bl	80038f8 <HAL_TIM_IC_Init>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <Timer4_Init+0x52>
	{
	Error_handler();
 800198a:	f000 f963 	bl	8001c54 <Error_handler>
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800198e:	2300      	movs	r3, #0
 8001990:	613b      	str	r3, [r7, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
	if (HAL_TIMEx_MasterConfigSynchronization(&tim4, &sMasterConfig) != HAL_OK)
 8001996:	f107 0310 	add.w	r3, r7, #16
 800199a:	4619      	mov	r1, r3
 800199c:	480f      	ldr	r0, [pc, #60]	; (80019dc <Timer4_Init+0xa0>)
 800199e:	f002 ffb5 	bl	800490c <HAL_TIMEx_MasterConfigSynchronization>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <Timer4_Init+0x70>
	{
	Error_handler();
 80019a8:	f000 f954 	bl	8001c54 <Error_handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80019ac:	230a      	movs	r3, #10
 80019ae:	603b      	str	r3, [r7, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80019b0:	2301      	movs	r3, #1
 80019b2:	607b      	str	r3, [r7, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICFilter = 0;
 80019b8:	2300      	movs	r3, #0
 80019ba:	60fb      	str	r3, [r7, #12]
	if (HAL_TIM_IC_ConfigChannel(&tim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80019bc:	463b      	mov	r3, r7
 80019be:	2200      	movs	r2, #0
 80019c0:	4619      	mov	r1, r3
 80019c2:	4806      	ldr	r0, [pc, #24]	; (80019dc <Timer4_Init+0xa0>)
 80019c4:	f002 fa43 	bl	8003e4e <HAL_TIM_IC_ConfigChannel>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <Timer4_Init+0x96>
	{
	Error_handler();
 80019ce:	f000 f941 	bl	8001c54 <Error_handler>
	}

}
 80019d2:	bf00      	nop
 80019d4:	3718      	adds	r7, #24
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	200002b0 	.word	0x200002b0
 80019e0:	40000800 	.word	0x40000800

080019e4 <SystemClockConfig>:

void SystemClockConfig(uint8_t clock_freq)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b096      	sub	sp, #88	; 0x58
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	4603      	mov	r3, r0
 80019ec:	71fb      	strb	r3, [r7, #7]
				 *  4. PLL by sourcing HSE clock
				 */
				RCC_OscInitTypeDef osc_init;
				RCC_ClkInitTypeDef clk_init;

				memset(&osc_init,0, sizeof(osc_init));
 80019ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f2:	2234      	movs	r2, #52	; 0x34
 80019f4:	2100      	movs	r1, #0
 80019f6:	4618      	mov	r0, r3
 80019f8:	f003 fc86 	bl	8005308 <memset>

				osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE;  // For HSE or LSE since we need both
 80019fc:	2305      	movs	r3, #5
 80019fe:	627b      	str	r3, [r7, #36]	; 0x24
				osc_init.HSEState = RCC_HSE_BYPASS;  // This is for HSE
 8001a00:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001a04:	62bb      	str	r3, [r7, #40]	; 0x28
				osc_init.LSEState = RCC_LSE_ON;      // This is for LSE
 8001a06:	2301      	movs	r3, #1
 8001a08:	62fb      	str	r3, [r7, #44]	; 0x2c
				osc_init.PLL.PLLState = RCC_PLL_ON;
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	63fb      	str	r3, [r7, #60]	; 0x3c
				osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a0e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a12:	643b      	str	r3, [r7, #64]	; 0x40

				switch(clock_freq)
 8001a14:	79fb      	ldrb	r3, [r7, #7]
 8001a16:	2bb4      	cmp	r3, #180	; 0xb4
 8001a18:	d059      	beq.n	8001ace <SystemClockConfig+0xea>
 8001a1a:	2bb4      	cmp	r3, #180	; 0xb4
 8001a1c:	f300 80b6 	bgt.w	8001b8c <SystemClockConfig+0x1a8>
 8001a20:	2b78      	cmp	r3, #120	; 0x78
 8001a22:	d03a      	beq.n	8001a9a <SystemClockConfig+0xb6>
 8001a24:	2b78      	cmp	r3, #120	; 0x78
 8001a26:	f300 80b1 	bgt.w	8001b8c <SystemClockConfig+0x1a8>
 8001a2a:	2b32      	cmp	r3, #50	; 0x32
 8001a2c:	d002      	beq.n	8001a34 <SystemClockConfig+0x50>
 8001a2e:	2b50      	cmp	r3, #80	; 0x50
 8001a30:	d01a      	beq.n	8001a68 <SystemClockConfig+0x84>
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV4;
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;

						flash_latency = FLASH_LATENCY_5;
					}
					default: return;
 8001a32:	e0ab      	b.n	8001b8c <SystemClockConfig+0x1a8>
						osc_init.PLL.PLLM = 8;
 8001a34:	2308      	movs	r3, #8
 8001a36:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 100;
 8001a38:	2364      	movs	r3, #100	; 0x64
 8001a3a:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;
 8001a40:	2302      	movs	r3, #2
 8001a42:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;
 8001a44:	2302      	movs	r3, #2
 8001a46:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 8001a48:	230f      	movs	r3, #15
 8001a4a:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 8001a50:	2300      	movs	r3, #0
 8001a52:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8001a54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a58:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8001a5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a5e:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_1;
 8001a60:	4b4c      	ldr	r3, [pc, #304]	; (8001b94 <SystemClockConfig+0x1b0>)
 8001a62:	2201      	movs	r2, #1
 8001a64:	601a      	str	r2, [r3, #0]
						break;
 8001a66:	e06c      	b.n	8001b42 <SystemClockConfig+0x15e>
						osc_init.PLL.PLLM = 8;
 8001a68:	2308      	movs	r3, #8
 8001a6a:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 160;
 8001a6c:	23a0      	movs	r3, #160	; 0xa0
 8001a6e:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;
 8001a70:	2302      	movs	r3, #2
 8001a72:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;
 8001a74:	2302      	movs	r3, #2
 8001a76:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 8001a7c:	230f      	movs	r3, #15
 8001a7e:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a80:	2302      	movs	r3, #2
 8001a82:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 8001a84:	2300      	movs	r3, #0
 8001a86:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8001a88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a8c:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV1;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_2;
 8001a92:	4b40      	ldr	r3, [pc, #256]	; (8001b94 <SystemClockConfig+0x1b0>)
 8001a94:	2202      	movs	r2, #2
 8001a96:	601a      	str	r2, [r3, #0]
						break;
 8001a98:	e053      	b.n	8001b42 <SystemClockConfig+0x15e>
						osc_init.PLL.PLLM = 8;
 8001a9a:	2308      	movs	r3, #8
 8001a9c:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 240;
 8001a9e:	23f0      	movs	r3, #240	; 0xf0
 8001aa0:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;
 8001aaa:	2302      	movs	r3, #2
 8001aac:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 8001aae:	230f      	movs	r3, #15
 8001ab0:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV4;
 8001aba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001abe:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8001ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ac4:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_3;
 8001ac6:	4b33      	ldr	r3, [pc, #204]	; (8001b94 <SystemClockConfig+0x1b0>)
 8001ac8:	2203      	movs	r2, #3
 8001aca:	601a      	str	r2, [r3, #0]
						break;
 8001acc:	e039      	b.n	8001b42 <SystemClockConfig+0x15e>
						__HAL_RCC_PWR_CLK_ENABLE(); // ALways enable the clock for anything
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	4b31      	ldr	r3, [pc, #196]	; (8001b98 <SystemClockConfig+0x1b4>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	4a30      	ldr	r2, [pc, #192]	; (8001b98 <SystemClockConfig+0x1b4>)
 8001ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001adc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ade:	4b2e      	ldr	r3, [pc, #184]	; (8001b98 <SystemClockConfig+0x1b4>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
						__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001aea:	2300      	movs	r3, #0
 8001aec:	60bb      	str	r3, [r7, #8]
 8001aee:	4b2b      	ldr	r3, [pc, #172]	; (8001b9c <SystemClockConfig+0x1b8>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a2a      	ldr	r2, [pc, #168]	; (8001b9c <SystemClockConfig+0x1b8>)
 8001af4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001af8:	6013      	str	r3, [r2, #0]
 8001afa:	4b28      	ldr	r3, [pc, #160]	; (8001b9c <SystemClockConfig+0x1b8>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b02:	60bb      	str	r3, [r7, #8]
 8001b04:	68bb      	ldr	r3, [r7, #8]
						__HAL_PWR_OVERDRIVE_ENABLE();
 8001b06:	4b26      	ldr	r3, [pc, #152]	; (8001ba0 <SystemClockConfig+0x1bc>)
 8001b08:	2201      	movs	r2, #1
 8001b0a:	601a      	str	r2, [r3, #0]
						osc_init.PLL.PLLM = 8;
 8001b0c:	2308      	movs	r3, #8
 8001b0e:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 360;
 8001b10:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001b14:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;   // default
 8001b16:	2302      	movs	r3, #2
 8001b18:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;   // default
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;   // default
 8001b1e:	2302      	movs	r3, #2
 8001b20:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 8001b22:	230f      	movs	r3, #15
 8001b24:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b26:	2302      	movs	r3, #2
 8001b28:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV4;
 8001b2e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b32:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8001b34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b38:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_5;
 8001b3a:	4b16      	ldr	r3, [pc, #88]	; (8001b94 <SystemClockConfig+0x1b0>)
 8001b3c:	2205      	movs	r2, #5
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	e025      	b.n	8001b8e <SystemClockConfig+0x1aa>
				}

			if(HAL_RCC_OscConfig(&osc_init) != HAL_OK) Error_handler();
 8001b42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b46:	4618      	mov	r0, r3
 8001b48:	f001 fab0 	bl	80030ac <HAL_RCC_OscConfig>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <SystemClockConfig+0x172>
 8001b52:	f000 f87f 	bl	8001c54 <Error_handler>

		    // after this line if everything is okay HSE is succefully turned on
			if (HAL_RCC_ClockConfig(&clk_init, flash_latency) != HAL_OK) Error_handler();
 8001b56:	4b0f      	ldr	r3, [pc, #60]	; (8001b94 <SystemClockConfig+0x1b0>)
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	f107 0310 	add.w	r3, r7, #16
 8001b5e:	4611      	mov	r1, r2
 8001b60:	4618      	mov	r0, r3
 8001b62:	f000 fef1 	bl	8002948 <HAL_RCC_ClockConfig>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <SystemClockConfig+0x18c>
 8001b6c:	f000 f872 	bl	8001c54 <Error_handler>
			 * SYSTICK CONFIG
			 * Since we have changed the clock config from default frequency to the application specific
			 * We need to change the clock config  going into the arm cortex processor. (prcoessor side clock config).
			 */

			HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ 1000);
 8001b70:	f001 f838 	bl	8002be4 <HAL_RCC_GetHCLKFreq>
 8001b74:	4603      	mov	r3, r0
 8001b76:	4a0b      	ldr	r2, [pc, #44]	; (8001ba4 <SystemClockConfig+0x1c0>)
 8001b78:	fba2 2303 	umull	r2, r3, r2, r3
 8001b7c:	099b      	lsrs	r3, r3, #6
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 fce1 	bl	8002546 <HAL_SYSTICK_Config>
			HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK); // There is a pre-scalar @Ref ClockTree
 8001b84:	2004      	movs	r0, #4
 8001b86:	f000 fceb 	bl	8002560 <HAL_SYSTICK_CLKSourceConfig>
 8001b8a:	e000      	b.n	8001b8e <SystemClockConfig+0x1aa>
					default: return;
 8001b8c:	bf00      	nop
}
 8001b8e:	3758      	adds	r7, #88	; 0x58
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20000428 	.word	0x20000428
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	40007000 	.word	0x40007000
 8001ba0:	420e0040 	.word	0x420e0040
 8001ba4:	10624dd3 	.word	0x10624dd3

08001ba8 <LSE_Config>:

void LSE_Config()
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
	osc_init.LSEState = RCC_LSE_ON;
	if(HAL_RCC_OscConfig(&osc_init)) Error_handler();
#endif
	// Selects the clock soure to output on any one of the pin
	// MCO1 = PA8 and MCO2 = PA9
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCOSOURCE_LSE, RCC_MCODIV_1);
 8001bac:	2200      	movs	r2, #0
 8001bae:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001bb2:	2000      	movs	r0, #0
 8001bb4:	f000 ffae 	bl	8002b14 <HAL_RCC_MCOConfig>
}
 8001bb8:	bf00      	nop
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <UART2_Init>:

void UART2_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
	/*
	 * High level initialization
	 */
	huart2.Instance = USART2;
 8001bc0:	4b0f      	ldr	r3, [pc, #60]	; (8001c00 <UART2_Init+0x44>)
 8001bc2:	4a10      	ldr	r2, [pc, #64]	; (8001c04 <UART2_Init+0x48>)
 8001bc4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001bc6:	4b0e      	ldr	r3, [pc, #56]	; (8001c00 <UART2_Init+0x44>)
 8001bc8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bcc:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bce:	4b0c      	ldr	r3, [pc, #48]	; (8001c00 <UART2_Init+0x44>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001bd4:	4b0a      	ldr	r3, [pc, #40]	; (8001c00 <UART2_Init+0x44>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	60da      	str	r2, [r3, #12]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bda:	4b09      	ldr	r3, [pc, #36]	; (8001c00 <UART2_Init+0x44>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	619a      	str	r2, [r3, #24]
	//huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	huart2.Init.Parity = UART_PARITY_NONE;
 8001be0:	4b07      	ldr	r3, [pc, #28]	; (8001c00 <UART2_Init+0x44>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001be6:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <UART2_Init+0x44>)
 8001be8:	220c      	movs	r2, #12
 8001bea:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart2) != HAL_OK) Error_handler();  // If there is a problem
 8001bec:	4804      	ldr	r0, [pc, #16]	; (8001c00 <UART2_Init+0x44>)
 8001bee:	f002 ff1d 	bl	8004a2c <HAL_UART_Init>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <UART2_Init+0x40>
 8001bf8:	f000 f82c 	bl	8001c54 <Error_handler>

}
 8001bfc:	bf00      	nop
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	200003a0 	.word	0x200003a0
 8001c04:	40004400 	.word	0x40004400

08001c08 <UART1_Init>:

void UART1_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
	/*
	 * High level initialization
	 */
	huart1.Instance = USART1;
 8001c0c:	4b0f      	ldr	r3, [pc, #60]	; (8001c4c <UART1_Init+0x44>)
 8001c0e:	4a10      	ldr	r2, [pc, #64]	; (8001c50 <UART1_Init+0x48>)
 8001c10:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001c12:	4b0e      	ldr	r3, [pc, #56]	; (8001c4c <UART1_Init+0x44>)
 8001c14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c18:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c1a:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <UART1_Init+0x44>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001c20:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <UART1_Init+0x44>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	60da      	str	r2, [r3, #12]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c26:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <UART1_Init+0x44>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	619a      	str	r2, [r3, #24]
	//huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	huart1.Init.Parity = UART_PARITY_NONE;
 8001c2c:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <UART1_Init+0x44>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001c32:	4b06      	ldr	r3, [pc, #24]	; (8001c4c <UART1_Init+0x44>)
 8001c34:	220c      	movs	r2, #12
 8001c36:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart1) != HAL_OK) Error_handler();  // If there is a problem
 8001c38:	4804      	ldr	r0, [pc, #16]	; (8001c4c <UART1_Init+0x44>)
 8001c3a:	f002 fef7 	bl	8004a2c <HAL_UART_Init>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <UART1_Init+0x40>
 8001c44:	f000 f806 	bl	8001c54 <Error_handler>

}
 8001c48:	bf00      	nop
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	200003e4 	.word	0x200003e4
 8001c50:	40011000 	.word	0x40011000

08001c54 <Error_handler>:

void Error_handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0

	while(1);
 8001c58:	e7fe      	b.n	8001c58 <Error_handler+0x4>
	...

08001c5c <HAL_MspInit>:

GPIO_InitTypeDef tim2ch1gpio;
GPIO_InitTypeDef tim3ch1gpio;

void HAL_MspInit(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
	 * Low level initialization
	 * 1. Set up the priority grouping of the arm cortex mx processor
	 * 2. Enable the required sustem exceptions of the arm cortex mx processors
	 * 3. Configure the Priority for the system exceptions
	 */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c60:	2003      	movs	r0, #3
 8001c62:	f000 fc3b 	bl	80024dc <HAL_NVIC_SetPriorityGrouping>

	SCB->SHCSR |= 0x7 << 16; // usage fault, memory fault, bus fault systems
 8001c66:	4b0d      	ldr	r3, [pc, #52]	; (8001c9c <HAL_MspInit+0x40>)
 8001c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c6a:	4a0c      	ldr	r2, [pc, #48]	; (8001c9c <HAL_MspInit+0x40>)
 8001c6c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8001c70:	6253      	str	r3, [r2, #36]	; 0x24

	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001c72:	2200      	movs	r2, #0
 8001c74:	2100      	movs	r1, #0
 8001c76:	f06f 000b 	mvn.w	r0, #11
 8001c7a:	f000 fc3a 	bl	80024f2 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2100      	movs	r1, #0
 8001c82:	f06f 000a 	mvn.w	r0, #10
 8001c86:	f000 fc34 	bl	80024f2 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	f06f 0009 	mvn.w	r0, #9
 8001c92:	f000 fc2e 	bl	80024f2 <HAL_NVIC_SetPriority>
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	e000ed00 	.word	0xe000ed00

08001ca0 <HAL_TIM_PWM_MspInit>:


void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
	 * 1.Enable the peripheral clocks
	 * 2.Config the gpio pins to its respective alternate functionality pins refer datasheet
	 * PA0 ->ch1, PA1->ch2, PB10->ch3, PB11->ch4
	 * 3.Enable the interrupt priority and interrupt
	 */
	__HAL_RCC_TIM2_CLK_ENABLE();
 8001ca8:	2300      	movs	r3, #0
 8001caa:	617b      	str	r3, [r7, #20]
 8001cac:	4b2e      	ldr	r3, [pc, #184]	; (8001d68 <HAL_TIM_PWM_MspInit+0xc8>)
 8001cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb0:	4a2d      	ldr	r2, [pc, #180]	; (8001d68 <HAL_TIM_PWM_MspInit+0xc8>)
 8001cb2:	f043 0301 	orr.w	r3, r3, #1
 8001cb6:	6413      	str	r3, [r2, #64]	; 0x40
 8001cb8:	4b2b      	ldr	r3, [pc, #172]	; (8001d68 <HAL_TIM_PWM_MspInit+0xc8>)
 8001cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cbc:	f003 0301 	and.w	r3, r3, #1
 8001cc0:	617b      	str	r3, [r7, #20]
 8001cc2:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_TIM3_CLK_ENABLE();
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	613b      	str	r3, [r7, #16]
 8001cc8:	4b27      	ldr	r3, [pc, #156]	; (8001d68 <HAL_TIM_PWM_MspInit+0xc8>)
 8001cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ccc:	4a26      	ldr	r2, [pc, #152]	; (8001d68 <HAL_TIM_PWM_MspInit+0xc8>)
 8001cce:	f043 0302 	orr.w	r3, r3, #2
 8001cd2:	6413      	str	r3, [r2, #64]	; 0x40
 8001cd4:	4b24      	ldr	r3, [pc, #144]	; (8001d68 <HAL_TIM_PWM_MspInit+0xc8>)
 8001cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd8:	f003 0302 	and.w	r3, r3, #2
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	4b20      	ldr	r3, [pc, #128]	; (8001d68 <HAL_TIM_PWM_MspInit+0xc8>)
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce8:	4a1f      	ldr	r2, [pc, #124]	; (8001d68 <HAL_TIM_PWM_MspInit+0xc8>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf0:	4b1d      	ldr	r3, [pc, #116]	; (8001d68 <HAL_TIM_PWM_MspInit+0xc8>)
 8001cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	60bb      	str	r3, [r7, #8]
 8001d00:	4b19      	ldr	r3, [pc, #100]	; (8001d68 <HAL_TIM_PWM_MspInit+0xc8>)
 8001d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d04:	4a18      	ldr	r2, [pc, #96]	; (8001d68 <HAL_TIM_PWM_MspInit+0xc8>)
 8001d06:	f043 0302 	orr.w	r3, r3, #2
 8001d0a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d0c:	4b16      	ldr	r3, [pc, #88]	; (8001d68 <HAL_TIM_PWM_MspInit+0xc8>)
 8001d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d10:	f003 0302 	and.w	r3, r3, #2
 8001d14:	60bb      	str	r3, [r7, #8]
 8001d16:	68bb      	ldr	r3, [r7, #8]

	tim3ch1gpio.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_6 | GPIO_PIN_7 ; // Added GPIO Pin to Control the LED using PWM
 8001d18:	4b14      	ldr	r3, [pc, #80]	; (8001d6c <HAL_TIM_PWM_MspInit+0xcc>)
 8001d1a:	22c3      	movs	r2, #195	; 0xc3
 8001d1c:	601a      	str	r2, [r3, #0]
	tim3ch1gpio.Mode = GPIO_MODE_AF_PP;
 8001d1e:	4b13      	ldr	r3, [pc, #76]	; (8001d6c <HAL_TIM_PWM_MspInit+0xcc>)
 8001d20:	2202      	movs	r2, #2
 8001d22:	605a      	str	r2, [r3, #4]
	tim3ch1gpio.Alternate = GPIO_AF2_TIM3; // According to the data sheet
 8001d24:	4b11      	ldr	r3, [pc, #68]	; (8001d6c <HAL_TIM_PWM_MspInit+0xcc>)
 8001d26:	2202      	movs	r2, #2
 8001d28:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOA, &tim3ch1gpio);
 8001d2a:	4910      	ldr	r1, [pc, #64]	; (8001d6c <HAL_TIM_PWM_MspInit+0xcc>)
 8001d2c:	4810      	ldr	r0, [pc, #64]	; (8001d70 <HAL_TIM_PWM_MspInit+0xd0>)
 8001d2e:	f000 fc39 	bl	80025a4 <HAL_GPIO_Init>

	tim2ch1gpio.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 8001d32:	4b10      	ldr	r3, [pc, #64]	; (8001d74 <HAL_TIM_PWM_MspInit+0xd4>)
 8001d34:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8001d38:	601a      	str	r2, [r3, #0]
	tim2ch1gpio.Mode = GPIO_MODE_AF_PP;
 8001d3a:	4b0e      	ldr	r3, [pc, #56]	; (8001d74 <HAL_TIM_PWM_MspInit+0xd4>)
 8001d3c:	2202      	movs	r2, #2
 8001d3e:	605a      	str	r2, [r3, #4]
	tim2ch1gpio.Alternate = GPIO_AF1_TIM2; // According to the data sheet
 8001d40:	4b0c      	ldr	r3, [pc, #48]	; (8001d74 <HAL_TIM_PWM_MspInit+0xd4>)
 8001d42:	2201      	movs	r2, #1
 8001d44:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOB, &tim2ch1gpio);
 8001d46:	490b      	ldr	r1, [pc, #44]	; (8001d74 <HAL_TIM_PWM_MspInit+0xd4>)
 8001d48:	480b      	ldr	r0, [pc, #44]	; (8001d78 <HAL_TIM_PWM_MspInit+0xd8>)
 8001d4a:	f000 fc2b 	bl	80025a4 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d4e:	201c      	movs	r0, #28
 8001d50:	f000 fbeb 	bl	800252a <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(TIM2_IRQn, 14, 0);
 8001d54:	2200      	movs	r2, #0
 8001d56:	210e      	movs	r1, #14
 8001d58:	201c      	movs	r0, #28
 8001d5a:	f000 fbca 	bl	80024f2 <HAL_NVIC_SetPriority>


}
 8001d5e:	bf00      	nop
 8001d60:	3718      	adds	r7, #24
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40023800 	.word	0x40023800
 8001d6c:	200004a8 	.word	0x200004a8
 8001d70:	40020000 	.word	0x40020000
 8001d74:	20000494 	.word	0x20000494
 8001d78:	40020400 	.word	0x40020400

08001d7c <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08a      	sub	sp, #40	; 0x28
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
	 * 2. Do the pin muxing config
	 * 3. Enable the IRQ and set up the priority
	 */
	GPIO_InitTypeDef gpio_uart;

	__HAL_RCC_USART2_CLK_ENABLE();
 8001d84:	2300      	movs	r3, #0
 8001d86:	613b      	str	r3, [r7, #16]
 8001d88:	4b32      	ldr	r3, [pc, #200]	; (8001e54 <HAL_UART_MspInit+0xd8>)
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8c:	4a31      	ldr	r2, [pc, #196]	; (8001e54 <HAL_UART_MspInit+0xd8>)
 8001d8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d92:	6413      	str	r3, [r2, #64]	; 0x40
 8001d94:	4b2f      	ldr	r3, [pc, #188]	; (8001e54 <HAL_UART_MspInit+0xd8>)
 8001d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d9c:	613b      	str	r3, [r7, #16]
 8001d9e:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_USART1_CLK_ENABLE();
 8001da0:	2300      	movs	r3, #0
 8001da2:	60fb      	str	r3, [r7, #12]
 8001da4:	4b2b      	ldr	r3, [pc, #172]	; (8001e54 <HAL_UART_MspInit+0xd8>)
 8001da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001da8:	4a2a      	ldr	r2, [pc, #168]	; (8001e54 <HAL_UART_MspInit+0xd8>)
 8001daa:	f043 0310 	orr.w	r3, r3, #16
 8001dae:	6453      	str	r3, [r2, #68]	; 0x44
 8001db0:	4b28      	ldr	r3, [pc, #160]	; (8001e54 <HAL_UART_MspInit+0xd8>)
 8001db2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db4:	f003 0310 	and.w	r3, r3, #16
 8001db8:	60fb      	str	r3, [r7, #12]
 8001dba:	68fb      	ldr	r3, [r7, #12]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60bb      	str	r3, [r7, #8]
 8001dc0:	4b24      	ldr	r3, [pc, #144]	; (8001e54 <HAL_UART_MspInit+0xd8>)
 8001dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc4:	4a23      	ldr	r2, [pc, #140]	; (8001e54 <HAL_UART_MspInit+0xd8>)
 8001dc6:	f043 0301 	orr.w	r3, r3, #1
 8001dca:	6313      	str	r3, [r2, #48]	; 0x30
 8001dcc:	4b21      	ldr	r3, [pc, #132]	; (8001e54 <HAL_UART_MspInit+0xd8>)
 8001dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd0:	f003 0301 	and.w	r3, r3, #1
 8001dd4:	60bb      	str	r3, [r7, #8]
 8001dd6:	68bb      	ldr	r3, [r7, #8]

	 gpio_uart.Pin = GPIO_PIN_2 | GPIO_PIN_9;// UART2_TX AND UART1_TX
 8001dd8:	f44f 7301 	mov.w	r3, #516	; 0x204
 8001ddc:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode = GPIO_MODE_AF_PP;
 8001dde:	2302      	movs	r3, #2
 8001de0:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 8001de2:	2301      	movs	r3, #1
 8001de4:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8001de6:	2300      	movs	r3, #0
 8001de8:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate =  GPIO_AF7_USART2; // Alternate functionality for TX_RX
 8001dea:	2307      	movs	r3, #7
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8001dee:	f107 0314 	add.w	r3, r7, #20
 8001df2:	4619      	mov	r1, r3
 8001df4:	4818      	ldr	r0, [pc, #96]	; (8001e58 <HAL_UART_MspInit+0xdc>)
 8001df6:	f000 fbd5 	bl	80025a4 <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3 | GPIO_PIN_10 ;//UART1_RX
 8001dfa:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8001dfe:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8001e00:	f107 0314 	add.w	r3, r7, #20
 8001e04:	4619      	mov	r1, r3
 8001e06:	4814      	ldr	r0, [pc, #80]	; (8001e58 <HAL_UART_MspInit+0xdc>)
 8001e08:	f000 fbcc 	bl	80025a4 <HAL_GPIO_Init>

	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e0c:	2026      	movs	r0, #38	; 0x26
 8001e0e:	f000 fb8c 	bl	800252a <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn,3,0);
 8001e12:	2200      	movs	r2, #0
 8001e14:	2103      	movs	r1, #3
 8001e16:	2026      	movs	r0, #38	; 0x26
 8001e18:	f000 fb6b 	bl	80024f2 <HAL_NVIC_SetPriority>

	__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 8001e1c:	4b0f      	ldr	r3, [pc, #60]	; (8001e5c <HAL_UART_MspInit+0xe0>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	68da      	ldr	r2, [r3, #12]
 8001e22:	4b0e      	ldr	r3, [pc, #56]	; (8001e5c <HAL_UART_MspInit+0xe0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f042 0220 	orr.w	r2, r2, #32
 8001e2a:	60da      	str	r2, [r3, #12]

	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e2c:	2025      	movs	r0, #37	; 0x25
 8001e2e:	f000 fb7c 	bl	800252a <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART1_IRQn,6,0);
 8001e32:	2200      	movs	r2, #0
 8001e34:	2106      	movs	r1, #6
 8001e36:	2025      	movs	r0, #37	; 0x25
 8001e38:	f000 fb5b 	bl	80024f2 <HAL_NVIC_SetPriority>

	 __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8001e3c:	4b08      	ldr	r3, [pc, #32]	; (8001e60 <HAL_UART_MspInit+0xe4>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68da      	ldr	r2, [r3, #12]
 8001e42:	4b07      	ldr	r3, [pc, #28]	; (8001e60 <HAL_UART_MspInit+0xe4>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f042 0220 	orr.w	r2, r2, #32
 8001e4a:	60da      	str	r2, [r3, #12]


}
 8001e4c:	bf00      	nop
 8001e4e:	3728      	adds	r7, #40	; 0x28
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	40023800 	.word	0x40023800
 8001e58:	40020000 	.word	0x40020000
 8001e5c:	200003a0 	.word	0x200003a0
 8001e60:	200003e4 	.word	0x200003e4

08001e64 <HAL_TIM_Encoder_MspInit>:



void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b08a      	sub	sp, #40	; 0x28
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e6c:	f107 0314 	add.w	r3, r7, #20
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]
 8001e78:	60da      	str	r2, [r3, #12]
 8001e7a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e84:	d133      	bne.n	8001eee <HAL_TIM_Encoder_MspInit+0x8a>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	613b      	str	r3, [r7, #16]
 8001e8a:	4b1b      	ldr	r3, [pc, #108]	; (8001ef8 <HAL_TIM_Encoder_MspInit+0x94>)
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	4a1a      	ldr	r2, [pc, #104]	; (8001ef8 <HAL_TIM_Encoder_MspInit+0x94>)
 8001e90:	f043 0301 	orr.w	r3, r3, #1
 8001e94:	6413      	str	r3, [r2, #64]	; 0x40
 8001e96:	4b18      	ldr	r3, [pc, #96]	; (8001ef8 <HAL_TIM_Encoder_MspInit+0x94>)
 8001e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	613b      	str	r3, [r7, #16]
 8001ea0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	4b14      	ldr	r3, [pc, #80]	; (8001ef8 <HAL_TIM_Encoder_MspInit+0x94>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eaa:	4a13      	ldr	r2, [pc, #76]	; (8001ef8 <HAL_TIM_Encoder_MspInit+0x94>)
 8001eac:	f043 0301 	orr.w	r3, r3, #1
 8001eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb2:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <HAL_TIM_Encoder_MspInit+0x94>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed2:	f107 0314 	add.w	r3, r7, #20
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	4808      	ldr	r0, [pc, #32]	; (8001efc <HAL_TIM_Encoder_MspInit+0x98>)
 8001eda:	f000 fb63 	bl	80025a4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ede:	2200      	movs	r2, #0
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	201c      	movs	r0, #28
 8001ee4:	f000 fb05 	bl	80024f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ee8:	201c      	movs	r0, #28
 8001eea:	f000 fb1e 	bl	800252a <HAL_NVIC_EnableIRQ>

  }

}
 8001eee:	bf00      	nop
 8001ef0:	3728      	adds	r7, #40	; 0x28
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	40020000 	.word	0x40020000

08001f00 <HAL_TIM_IC_MspInit>:


void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08c      	sub	sp, #48	; 0x30
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f08:	f107 031c 	add.w	r3, r7, #28
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	60da      	str	r2, [r3, #12]
 8001f16:	611a      	str	r2, [r3, #16]
	  if(htim_ic->Instance==TIM1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a36      	ldr	r2, [pc, #216]	; (8001ff8 <HAL_TIM_IC_MspInit+0xf8>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d12d      	bne.n	8001f7e <HAL_TIM_IC_MspInit+0x7e>
	  {

	    /* Peripheral clock enable */
	    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	61bb      	str	r3, [r7, #24]
 8001f26:	4b35      	ldr	r3, [pc, #212]	; (8001ffc <HAL_TIM_IC_MspInit+0xfc>)
 8001f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f2a:	4a34      	ldr	r2, [pc, #208]	; (8001ffc <HAL_TIM_IC_MspInit+0xfc>)
 8001f2c:	f043 0301 	orr.w	r3, r3, #1
 8001f30:	6453      	str	r3, [r2, #68]	; 0x44
 8001f32:	4b32      	ldr	r3, [pc, #200]	; (8001ffc <HAL_TIM_IC_MspInit+0xfc>)
 8001f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	61bb      	str	r3, [r7, #24]
 8001f3c:	69bb      	ldr	r3, [r7, #24]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	617b      	str	r3, [r7, #20]
 8001f42:	4b2e      	ldr	r3, [pc, #184]	; (8001ffc <HAL_TIM_IC_MspInit+0xfc>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	4a2d      	ldr	r2, [pc, #180]	; (8001ffc <HAL_TIM_IC_MspInit+0xfc>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4e:	4b2b      	ldr	r3, [pc, #172]	; (8001ffc <HAL_TIM_IC_MspInit+0xfc>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	617b      	str	r3, [r7, #20]
 8001f58:	697b      	ldr	r3, [r7, #20]
	    /**TIM1 GPIO Configuration
	    PA9     ------> TIM1_CH2
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f5a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f5e:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f60:	2302      	movs	r3, #2
 8001f62:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f64:	2300      	movs	r3, #0
 8001f66:	627b      	str	r3, [r7, #36]	; 0x24
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	62bb      	str	r3, [r7, #40]	; 0x28
	    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f70:	f107 031c 	add.w	r3, r7, #28
 8001f74:	4619      	mov	r1, r3
 8001f76:	4822      	ldr	r0, [pc, #136]	; (8002000 <HAL_TIM_IC_MspInit+0x100>)
 8001f78:	f000 fb14 	bl	80025a4 <HAL_GPIO_Init>
	    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
	    HAL_NVIC_EnableIRQ(TIM4_IRQn);

	  }

}
 8001f7c:	e038      	b.n	8001ff0 <HAL_TIM_IC_MspInit+0xf0>
	  else if(htim_ic->Instance==TIM4)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a20      	ldr	r2, [pc, #128]	; (8002004 <HAL_TIM_IC_MspInit+0x104>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d133      	bne.n	8001ff0 <HAL_TIM_IC_MspInit+0xf0>
	    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f88:	2300      	movs	r3, #0
 8001f8a:	613b      	str	r3, [r7, #16]
 8001f8c:	4b1b      	ldr	r3, [pc, #108]	; (8001ffc <HAL_TIM_IC_MspInit+0xfc>)
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f90:	4a1a      	ldr	r2, [pc, #104]	; (8001ffc <HAL_TIM_IC_MspInit+0xfc>)
 8001f92:	f043 0304 	orr.w	r3, r3, #4
 8001f96:	6413      	str	r3, [r2, #64]	; 0x40
 8001f98:	4b18      	ldr	r3, [pc, #96]	; (8001ffc <HAL_TIM_IC_MspInit+0xfc>)
 8001f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9c:	f003 0304 	and.w	r3, r3, #4
 8001fa0:	613b      	str	r3, [r7, #16]
 8001fa2:	693b      	ldr	r3, [r7, #16]
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	4b14      	ldr	r3, [pc, #80]	; (8001ffc <HAL_TIM_IC_MspInit+0xfc>)
 8001faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fac:	4a13      	ldr	r2, [pc, #76]	; (8001ffc <HAL_TIM_IC_MspInit+0xfc>)
 8001fae:	f043 0302 	orr.w	r3, r3, #2
 8001fb2:	6313      	str	r3, [r2, #48]	; 0x30
 8001fb4:	4b11      	ldr	r3, [pc, #68]	; (8001ffc <HAL_TIM_IC_MspInit+0xfc>)
 8001fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb8:	f003 0302 	and.w	r3, r3, #2
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
	    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fc0:	2340      	movs	r3, #64	; 0x40
 8001fc2:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	627b      	str	r3, [r7, #36]	; 0x24
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	62bb      	str	r3, [r7, #40]	; 0x28
	    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
	    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fd4:	f107 031c 	add.w	r3, r7, #28
 8001fd8:	4619      	mov	r1, r3
 8001fda:	480b      	ldr	r0, [pc, #44]	; (8002008 <HAL_TIM_IC_MspInit+0x108>)
 8001fdc:	f000 fae2 	bl	80025a4 <HAL_GPIO_Init>
	    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	201e      	movs	r0, #30
 8001fe6:	f000 fa84 	bl	80024f2 <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001fea:	201e      	movs	r0, #30
 8001fec:	f000 fa9d 	bl	800252a <HAL_NVIC_EnableIRQ>
}
 8001ff0:	bf00      	nop
 8001ff2:	3730      	adds	r7, #48	; 0x30
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40010000 	.word	0x40010000
 8001ffc:	40023800 	.word	0x40023800
 8002000:	40020000 	.word	0x40020000
 8002004:	40000800 	.word	0x40000800
 8002008:	40020400 	.word	0x40020400

0800200c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
	return 1;
 8002010:	2301      	movs	r3, #1
}
 8002012:	4618      	mov	r0, r3
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <_kill>:

int _kill(int pid, int sig)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002026:	f003 f945 	bl	80052b4 <__errno>
 800202a:	4603      	mov	r3, r0
 800202c:	2216      	movs	r2, #22
 800202e:	601a      	str	r2, [r3, #0]
	return -1;
 8002030:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002034:	4618      	mov	r0, r3
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}

0800203c <_exit>:

void _exit (int status)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002044:	f04f 31ff 	mov.w	r1, #4294967295
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f7ff ffe7 	bl	800201c <_kill>
	while (1) {}		/* Make sure we hang here */
 800204e:	e7fe      	b.n	800204e <_exit+0x12>

08002050 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800205c:	2300      	movs	r3, #0
 800205e:	617b      	str	r3, [r7, #20]
 8002060:	e00a      	b.n	8002078 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002062:	f3af 8000 	nop.w
 8002066:	4601      	mov	r1, r0
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	1c5a      	adds	r2, r3, #1
 800206c:	60ba      	str	r2, [r7, #8]
 800206e:	b2ca      	uxtb	r2, r1
 8002070:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	3301      	adds	r3, #1
 8002076:	617b      	str	r3, [r7, #20]
 8002078:	697a      	ldr	r2, [r7, #20]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	429a      	cmp	r2, r3
 800207e:	dbf0      	blt.n	8002062 <_read+0x12>
	}

return len;
 8002080:	687b      	ldr	r3, [r7, #4]
}
 8002082:	4618      	mov	r0, r3
 8002084:	3718      	adds	r7, #24
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b086      	sub	sp, #24
 800208e:	af00      	add	r7, sp, #0
 8002090:	60f8      	str	r0, [r7, #12]
 8002092:	60b9      	str	r1, [r7, #8]
 8002094:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002096:	2300      	movs	r3, #0
 8002098:	617b      	str	r3, [r7, #20]
 800209a:	e009      	b.n	80020b0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	1c5a      	adds	r2, r3, #1
 80020a0:	60ba      	str	r2, [r7, #8]
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	3301      	adds	r3, #1
 80020ae:	617b      	str	r3, [r7, #20]
 80020b0:	697a      	ldr	r2, [r7, #20]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	dbf1      	blt.n	800209c <_write+0x12>
	}
	return len;
 80020b8:	687b      	ldr	r3, [r7, #4]
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3718      	adds	r7, #24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <_close>:

int _close(int file)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b083      	sub	sp, #12
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
	return -1;
 80020ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr

080020da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020da:	b480      	push	{r7}
 80020dc:	b083      	sub	sp, #12
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
 80020e2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020ea:	605a      	str	r2, [r3, #4]
	return 0;
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr

080020fa <_isatty>:

int _isatty(int file)
{
 80020fa:	b480      	push	{r7}
 80020fc:	b083      	sub	sp, #12
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
	return 1;
 8002102:	2301      	movs	r3, #1
}
 8002104:	4618      	mov	r0, r3
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
	return 0;
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	3714      	adds	r7, #20
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
	...

0800212c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002134:	4a14      	ldr	r2, [pc, #80]	; (8002188 <_sbrk+0x5c>)
 8002136:	4b15      	ldr	r3, [pc, #84]	; (800218c <_sbrk+0x60>)
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002140:	4b13      	ldr	r3, [pc, #76]	; (8002190 <_sbrk+0x64>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d102      	bne.n	800214e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002148:	4b11      	ldr	r3, [pc, #68]	; (8002190 <_sbrk+0x64>)
 800214a:	4a12      	ldr	r2, [pc, #72]	; (8002194 <_sbrk+0x68>)
 800214c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800214e:	4b10      	ldr	r3, [pc, #64]	; (8002190 <_sbrk+0x64>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4413      	add	r3, r2
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	429a      	cmp	r2, r3
 800215a:	d207      	bcs.n	800216c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800215c:	f003 f8aa 	bl	80052b4 <__errno>
 8002160:	4603      	mov	r3, r0
 8002162:	220c      	movs	r2, #12
 8002164:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002166:	f04f 33ff 	mov.w	r3, #4294967295
 800216a:	e009      	b.n	8002180 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800216c:	4b08      	ldr	r3, [pc, #32]	; (8002190 <_sbrk+0x64>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002172:	4b07      	ldr	r3, [pc, #28]	; (8002190 <_sbrk+0x64>)
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	4a05      	ldr	r2, [pc, #20]	; (8002190 <_sbrk+0x64>)
 800217c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800217e:	68fb      	ldr	r3, [r7, #12]
}
 8002180:	4618      	mov	r0, r3
 8002182:	3718      	adds	r7, #24
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	20020000 	.word	0x20020000
 800218c:	00000400 	.word	0x00000400
 8002190:	200004bc 	.word	0x200004bc
 8002194:	200004d8 	.word	0x200004d8

08002198 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800219c:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <SystemInit+0x20>)
 800219e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021a2:	4a05      	ldr	r2, [pc, #20]	; (80021b8 <SystemInit+0x20>)
 80021a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021ac:	bf00      	nop
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	e000ed00 	.word	0xe000ed00

080021bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80021bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021f4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021c0:	480d      	ldr	r0, [pc, #52]	; (80021f8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80021c2:	490e      	ldr	r1, [pc, #56]	; (80021fc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80021c4:	4a0e      	ldr	r2, [pc, #56]	; (8002200 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021c8:	e002      	b.n	80021d0 <LoopCopyDataInit>

080021ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021ce:	3304      	adds	r3, #4

080021d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021d4:	d3f9      	bcc.n	80021ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021d6:	4a0b      	ldr	r2, [pc, #44]	; (8002204 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80021d8:	4c0b      	ldr	r4, [pc, #44]	; (8002208 <LoopFillZerobss+0x26>)
  movs r3, #0
 80021da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021dc:	e001      	b.n	80021e2 <LoopFillZerobss>

080021de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021e0:	3204      	adds	r2, #4

080021e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021e4:	d3fb      	bcc.n	80021de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80021e6:	f7ff ffd7 	bl	8002198 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021ea:	f003 f869 	bl	80052c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021ee:	f7ff f8f7 	bl	80013e0 <main>
  bx  lr    
 80021f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021fc:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002200:	080086ac 	.word	0x080086ac
  ldr r2, =_sbss
 8002204:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002208:	200004d4 	.word	0x200004d4

0800220c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800220c:	e7fe      	b.n	800220c <ADC_IRQHandler>
	...

08002210 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002214:	4b0e      	ldr	r3, [pc, #56]	; (8002250 <HAL_Init+0x40>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a0d      	ldr	r2, [pc, #52]	; (8002250 <HAL_Init+0x40>)
 800221a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800221e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002220:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <HAL_Init+0x40>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a0a      	ldr	r2, [pc, #40]	; (8002250 <HAL_Init+0x40>)
 8002226:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800222a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800222c:	4b08      	ldr	r3, [pc, #32]	; (8002250 <HAL_Init+0x40>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a07      	ldr	r2, [pc, #28]	; (8002250 <HAL_Init+0x40>)
 8002232:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002236:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002238:	2003      	movs	r0, #3
 800223a:	f000 f94f 	bl	80024dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800223e:	2000      	movs	r0, #0
 8002240:	f000 f808 	bl	8002254 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002244:	f7ff fd0a 	bl	8001c5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	40023c00 	.word	0x40023c00

08002254 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800225c:	4b12      	ldr	r3, [pc, #72]	; (80022a8 <HAL_InitTick+0x54>)
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	4b12      	ldr	r3, [pc, #72]	; (80022ac <HAL_InitTick+0x58>)
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	4619      	mov	r1, r3
 8002266:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800226a:	fbb3 f3f1 	udiv	r3, r3, r1
 800226e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002272:	4618      	mov	r0, r3
 8002274:	f000 f967 	bl	8002546 <HAL_SYSTICK_Config>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e00e      	b.n	80022a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2b0f      	cmp	r3, #15
 8002286:	d80a      	bhi.n	800229e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002288:	2200      	movs	r2, #0
 800228a:	6879      	ldr	r1, [r7, #4]
 800228c:	f04f 30ff 	mov.w	r0, #4294967295
 8002290:	f000 f92f 	bl	80024f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002294:	4a06      	ldr	r2, [pc, #24]	; (80022b0 <HAL_InitTick+0x5c>)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800229a:	2300      	movs	r3, #0
 800229c:	e000      	b.n	80022a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3708      	adds	r7, #8
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	20000010 	.word	0x20000010
 80022ac:	20000018 	.word	0x20000018
 80022b0:	20000014 	.word	0x20000014

080022b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022b8:	4b06      	ldr	r3, [pc, #24]	; (80022d4 <HAL_IncTick+0x20>)
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	461a      	mov	r2, r3
 80022be:	4b06      	ldr	r3, [pc, #24]	; (80022d8 <HAL_IncTick+0x24>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4413      	add	r3, r2
 80022c4:	4a04      	ldr	r2, [pc, #16]	; (80022d8 <HAL_IncTick+0x24>)
 80022c6:	6013      	str	r3, [r2, #0]
}
 80022c8:	bf00      	nop
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	20000018 	.word	0x20000018
 80022d8:	200004c0 	.word	0x200004c0

080022dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
  return uwTick;
 80022e0:	4b03      	ldr	r3, [pc, #12]	; (80022f0 <HAL_GetTick+0x14>)
 80022e2:	681b      	ldr	r3, [r3, #0]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	200004c0 	.word	0x200004c0

080022f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022fc:	f7ff ffee 	bl	80022dc <HAL_GetTick>
 8002300:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800230c:	d005      	beq.n	800231a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800230e:	4b0a      	ldr	r3, [pc, #40]	; (8002338 <HAL_Delay+0x44>)
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	461a      	mov	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	4413      	add	r3, r2
 8002318:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800231a:	bf00      	nop
 800231c:	f7ff ffde 	bl	80022dc <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	68fa      	ldr	r2, [r7, #12]
 8002328:	429a      	cmp	r2, r3
 800232a:	d8f7      	bhi.n	800231c <HAL_Delay+0x28>
  {
  }
}
 800232c:	bf00      	nop
 800232e:	bf00      	nop
 8002330:	3710      	adds	r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20000018 	.word	0x20000018

0800233c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f003 0307 	and.w	r3, r3, #7
 800234a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800234c:	4b0c      	ldr	r3, [pc, #48]	; (8002380 <__NVIC_SetPriorityGrouping+0x44>)
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002352:	68ba      	ldr	r2, [r7, #8]
 8002354:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002358:	4013      	ands	r3, r2
 800235a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002364:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002368:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800236c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800236e:	4a04      	ldr	r2, [pc, #16]	; (8002380 <__NVIC_SetPriorityGrouping+0x44>)
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	60d3      	str	r3, [r2, #12]
}
 8002374:	bf00      	nop
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr
 8002380:	e000ed00 	.word	0xe000ed00

08002384 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002388:	4b04      	ldr	r3, [pc, #16]	; (800239c <__NVIC_GetPriorityGrouping+0x18>)
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	0a1b      	lsrs	r3, r3, #8
 800238e:	f003 0307 	and.w	r3, r3, #7
}
 8002392:	4618      	mov	r0, r3
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	e000ed00 	.word	0xe000ed00

080023a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	4603      	mov	r3, r0
 80023a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	db0b      	blt.n	80023ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023b2:	79fb      	ldrb	r3, [r7, #7]
 80023b4:	f003 021f 	and.w	r2, r3, #31
 80023b8:	4907      	ldr	r1, [pc, #28]	; (80023d8 <__NVIC_EnableIRQ+0x38>)
 80023ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023be:	095b      	lsrs	r3, r3, #5
 80023c0:	2001      	movs	r0, #1
 80023c2:	fa00 f202 	lsl.w	r2, r0, r2
 80023c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023ca:	bf00      	nop
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	e000e100 	.word	0xe000e100

080023dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	4603      	mov	r3, r0
 80023e4:	6039      	str	r1, [r7, #0]
 80023e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	db0a      	blt.n	8002406 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	b2da      	uxtb	r2, r3
 80023f4:	490c      	ldr	r1, [pc, #48]	; (8002428 <__NVIC_SetPriority+0x4c>)
 80023f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023fa:	0112      	lsls	r2, r2, #4
 80023fc:	b2d2      	uxtb	r2, r2
 80023fe:	440b      	add	r3, r1
 8002400:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002404:	e00a      	b.n	800241c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	b2da      	uxtb	r2, r3
 800240a:	4908      	ldr	r1, [pc, #32]	; (800242c <__NVIC_SetPriority+0x50>)
 800240c:	79fb      	ldrb	r3, [r7, #7]
 800240e:	f003 030f 	and.w	r3, r3, #15
 8002412:	3b04      	subs	r3, #4
 8002414:	0112      	lsls	r2, r2, #4
 8002416:	b2d2      	uxtb	r2, r2
 8002418:	440b      	add	r3, r1
 800241a:	761a      	strb	r2, [r3, #24]
}
 800241c:	bf00      	nop
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr
 8002428:	e000e100 	.word	0xe000e100
 800242c:	e000ed00 	.word	0xe000ed00

08002430 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002430:	b480      	push	{r7}
 8002432:	b089      	sub	sp, #36	; 0x24
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f003 0307 	and.w	r3, r3, #7
 8002442:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	f1c3 0307 	rsb	r3, r3, #7
 800244a:	2b04      	cmp	r3, #4
 800244c:	bf28      	it	cs
 800244e:	2304      	movcs	r3, #4
 8002450:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	3304      	adds	r3, #4
 8002456:	2b06      	cmp	r3, #6
 8002458:	d902      	bls.n	8002460 <NVIC_EncodePriority+0x30>
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	3b03      	subs	r3, #3
 800245e:	e000      	b.n	8002462 <NVIC_EncodePriority+0x32>
 8002460:	2300      	movs	r3, #0
 8002462:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002464:	f04f 32ff 	mov.w	r2, #4294967295
 8002468:	69bb      	ldr	r3, [r7, #24]
 800246a:	fa02 f303 	lsl.w	r3, r2, r3
 800246e:	43da      	mvns	r2, r3
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	401a      	ands	r2, r3
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002478:	f04f 31ff 	mov.w	r1, #4294967295
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	fa01 f303 	lsl.w	r3, r1, r3
 8002482:	43d9      	mvns	r1, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002488:	4313      	orrs	r3, r2
         );
}
 800248a:	4618      	mov	r0, r3
 800248c:	3724      	adds	r7, #36	; 0x24
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
	...

08002498 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	3b01      	subs	r3, #1
 80024a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024a8:	d301      	bcc.n	80024ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024aa:	2301      	movs	r3, #1
 80024ac:	e00f      	b.n	80024ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024ae:	4a0a      	ldr	r2, [pc, #40]	; (80024d8 <SysTick_Config+0x40>)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	3b01      	subs	r3, #1
 80024b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024b6:	210f      	movs	r1, #15
 80024b8:	f04f 30ff 	mov.w	r0, #4294967295
 80024bc:	f7ff ff8e 	bl	80023dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024c0:	4b05      	ldr	r3, [pc, #20]	; (80024d8 <SysTick_Config+0x40>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024c6:	4b04      	ldr	r3, [pc, #16]	; (80024d8 <SysTick_Config+0x40>)
 80024c8:	2207      	movs	r2, #7
 80024ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3708      	adds	r7, #8
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	e000e010 	.word	0xe000e010

080024dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f7ff ff29 	bl	800233c <__NVIC_SetPriorityGrouping>
}
 80024ea:	bf00      	nop
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b086      	sub	sp, #24
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	4603      	mov	r3, r0
 80024fa:	60b9      	str	r1, [r7, #8]
 80024fc:	607a      	str	r2, [r7, #4]
 80024fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002500:	2300      	movs	r3, #0
 8002502:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002504:	f7ff ff3e 	bl	8002384 <__NVIC_GetPriorityGrouping>
 8002508:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	68b9      	ldr	r1, [r7, #8]
 800250e:	6978      	ldr	r0, [r7, #20]
 8002510:	f7ff ff8e 	bl	8002430 <NVIC_EncodePriority>
 8002514:	4602      	mov	r2, r0
 8002516:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800251a:	4611      	mov	r1, r2
 800251c:	4618      	mov	r0, r3
 800251e:	f7ff ff5d 	bl	80023dc <__NVIC_SetPriority>
}
 8002522:	bf00      	nop
 8002524:	3718      	adds	r7, #24
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}

0800252a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	b082      	sub	sp, #8
 800252e:	af00      	add	r7, sp, #0
 8002530:	4603      	mov	r3, r0
 8002532:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff ff31 	bl	80023a0 <__NVIC_EnableIRQ>
}
 800253e:	bf00      	nop
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b082      	sub	sp, #8
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f7ff ffa2 	bl	8002498 <SysTick_Config>
 8002554:	4603      	mov	r3, r0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
	...

08002560 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2b04      	cmp	r3, #4
 800256c:	d106      	bne.n	800257c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800256e:	4b09      	ldr	r3, [pc, #36]	; (8002594 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a08      	ldr	r2, [pc, #32]	; (8002594 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002574:	f043 0304 	orr.w	r3, r3, #4
 8002578:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800257a:	e005      	b.n	8002588 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800257c:	4b05      	ldr	r3, [pc, #20]	; (8002594 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a04      	ldr	r2, [pc, #16]	; (8002594 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002582:	f023 0304 	bic.w	r3, r3, #4
 8002586:	6013      	str	r3, [r2, #0]
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr
 8002594:	e000e010 	.word	0xe000e010

08002598 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800259c:	f7ff f82c 	bl	80015f8 <HAL_SYSTICK_Callback>
}
 80025a0:	bf00      	nop
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b089      	sub	sp, #36	; 0x24
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025ae:	2300      	movs	r3, #0
 80025b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025b2:	2300      	movs	r3, #0
 80025b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025b6:	2300      	movs	r3, #0
 80025b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025ba:	2300      	movs	r3, #0
 80025bc:	61fb      	str	r3, [r7, #28]
 80025be:	e165      	b.n	800288c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025c0:	2201      	movs	r2, #1
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	fa02 f303 	lsl.w	r3, r2, r3
 80025c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	4013      	ands	r3, r2
 80025d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	429a      	cmp	r2, r3
 80025da:	f040 8154 	bne.w	8002886 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f003 0303 	and.w	r3, r3, #3
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d005      	beq.n	80025f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d130      	bne.n	8002658 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	2203      	movs	r2, #3
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	43db      	mvns	r3, r3
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	4013      	ands	r3, r2
 800260c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	68da      	ldr	r2, [r3, #12]
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	69ba      	ldr	r2, [r7, #24]
 800261c:	4313      	orrs	r3, r2
 800261e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800262c:	2201      	movs	r2, #1
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	43db      	mvns	r3, r3
 8002636:	69ba      	ldr	r2, [r7, #24]
 8002638:	4013      	ands	r3, r2
 800263a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	091b      	lsrs	r3, r3, #4
 8002642:	f003 0201 	and.w	r2, r3, #1
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	4313      	orrs	r3, r2
 8002650:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f003 0303 	and.w	r3, r3, #3
 8002660:	2b03      	cmp	r3, #3
 8002662:	d017      	beq.n	8002694 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	2203      	movs	r2, #3
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	43db      	mvns	r3, r3
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	4013      	ands	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	689a      	ldr	r2, [r3, #8]
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	4313      	orrs	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f003 0303 	and.w	r3, r3, #3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d123      	bne.n	80026e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	08da      	lsrs	r2, r3, #3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	3208      	adds	r2, #8
 80026a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	f003 0307 	and.w	r3, r3, #7
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	220f      	movs	r2, #15
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	43db      	mvns	r3, r3
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	4013      	ands	r3, r2
 80026c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	691a      	ldr	r2, [r3, #16]
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	08da      	lsrs	r2, r3, #3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	3208      	adds	r2, #8
 80026e2:	69b9      	ldr	r1, [r7, #24]
 80026e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	2203      	movs	r2, #3
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	43db      	mvns	r3, r3
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	4013      	ands	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f003 0203 	and.w	r2, r3, #3
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	4313      	orrs	r3, r2
 8002714:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002724:	2b00      	cmp	r3, #0
 8002726:	f000 80ae 	beq.w	8002886 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	60fb      	str	r3, [r7, #12]
 800272e:	4b5d      	ldr	r3, [pc, #372]	; (80028a4 <HAL_GPIO_Init+0x300>)
 8002730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002732:	4a5c      	ldr	r2, [pc, #368]	; (80028a4 <HAL_GPIO_Init+0x300>)
 8002734:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002738:	6453      	str	r3, [r2, #68]	; 0x44
 800273a:	4b5a      	ldr	r3, [pc, #360]	; (80028a4 <HAL_GPIO_Init+0x300>)
 800273c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002742:	60fb      	str	r3, [r7, #12]
 8002744:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002746:	4a58      	ldr	r2, [pc, #352]	; (80028a8 <HAL_GPIO_Init+0x304>)
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	089b      	lsrs	r3, r3, #2
 800274c:	3302      	adds	r3, #2
 800274e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002752:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	f003 0303 	and.w	r3, r3, #3
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	220f      	movs	r2, #15
 800275e:	fa02 f303 	lsl.w	r3, r2, r3
 8002762:	43db      	mvns	r3, r3
 8002764:	69ba      	ldr	r2, [r7, #24]
 8002766:	4013      	ands	r3, r2
 8002768:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a4f      	ldr	r2, [pc, #316]	; (80028ac <HAL_GPIO_Init+0x308>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d025      	beq.n	80027be <HAL_GPIO_Init+0x21a>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a4e      	ldr	r2, [pc, #312]	; (80028b0 <HAL_GPIO_Init+0x30c>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d01f      	beq.n	80027ba <HAL_GPIO_Init+0x216>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a4d      	ldr	r2, [pc, #308]	; (80028b4 <HAL_GPIO_Init+0x310>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d019      	beq.n	80027b6 <HAL_GPIO_Init+0x212>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a4c      	ldr	r2, [pc, #304]	; (80028b8 <HAL_GPIO_Init+0x314>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d013      	beq.n	80027b2 <HAL_GPIO_Init+0x20e>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a4b      	ldr	r2, [pc, #300]	; (80028bc <HAL_GPIO_Init+0x318>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d00d      	beq.n	80027ae <HAL_GPIO_Init+0x20a>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a4a      	ldr	r2, [pc, #296]	; (80028c0 <HAL_GPIO_Init+0x31c>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d007      	beq.n	80027aa <HAL_GPIO_Init+0x206>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a49      	ldr	r2, [pc, #292]	; (80028c4 <HAL_GPIO_Init+0x320>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d101      	bne.n	80027a6 <HAL_GPIO_Init+0x202>
 80027a2:	2306      	movs	r3, #6
 80027a4:	e00c      	b.n	80027c0 <HAL_GPIO_Init+0x21c>
 80027a6:	2307      	movs	r3, #7
 80027a8:	e00a      	b.n	80027c0 <HAL_GPIO_Init+0x21c>
 80027aa:	2305      	movs	r3, #5
 80027ac:	e008      	b.n	80027c0 <HAL_GPIO_Init+0x21c>
 80027ae:	2304      	movs	r3, #4
 80027b0:	e006      	b.n	80027c0 <HAL_GPIO_Init+0x21c>
 80027b2:	2303      	movs	r3, #3
 80027b4:	e004      	b.n	80027c0 <HAL_GPIO_Init+0x21c>
 80027b6:	2302      	movs	r3, #2
 80027b8:	e002      	b.n	80027c0 <HAL_GPIO_Init+0x21c>
 80027ba:	2301      	movs	r3, #1
 80027bc:	e000      	b.n	80027c0 <HAL_GPIO_Init+0x21c>
 80027be:	2300      	movs	r3, #0
 80027c0:	69fa      	ldr	r2, [r7, #28]
 80027c2:	f002 0203 	and.w	r2, r2, #3
 80027c6:	0092      	lsls	r2, r2, #2
 80027c8:	4093      	lsls	r3, r2
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027d0:	4935      	ldr	r1, [pc, #212]	; (80028a8 <HAL_GPIO_Init+0x304>)
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	089b      	lsrs	r3, r3, #2
 80027d6:	3302      	adds	r3, #2
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027de:	4b3a      	ldr	r3, [pc, #232]	; (80028c8 <HAL_GPIO_Init+0x324>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	43db      	mvns	r3, r3
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	4013      	ands	r3, r2
 80027ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d003      	beq.n	8002802 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80027fa:	69ba      	ldr	r2, [r7, #24]
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	4313      	orrs	r3, r2
 8002800:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002802:	4a31      	ldr	r2, [pc, #196]	; (80028c8 <HAL_GPIO_Init+0x324>)
 8002804:	69bb      	ldr	r3, [r7, #24]
 8002806:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002808:	4b2f      	ldr	r3, [pc, #188]	; (80028c8 <HAL_GPIO_Init+0x324>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	43db      	mvns	r3, r3
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	4013      	ands	r3, r2
 8002816:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d003      	beq.n	800282c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	4313      	orrs	r3, r2
 800282a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800282c:	4a26      	ldr	r2, [pc, #152]	; (80028c8 <HAL_GPIO_Init+0x324>)
 800282e:	69bb      	ldr	r3, [r7, #24]
 8002830:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002832:	4b25      	ldr	r3, [pc, #148]	; (80028c8 <HAL_GPIO_Init+0x324>)
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	43db      	mvns	r3, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	4013      	ands	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d003      	beq.n	8002856 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	4313      	orrs	r3, r2
 8002854:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002856:	4a1c      	ldr	r2, [pc, #112]	; (80028c8 <HAL_GPIO_Init+0x324>)
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800285c:	4b1a      	ldr	r3, [pc, #104]	; (80028c8 <HAL_GPIO_Init+0x324>)
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	43db      	mvns	r3, r3
 8002866:	69ba      	ldr	r2, [r7, #24]
 8002868:	4013      	ands	r3, r2
 800286a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d003      	beq.n	8002880 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	4313      	orrs	r3, r2
 800287e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002880:	4a11      	ldr	r2, [pc, #68]	; (80028c8 <HAL_GPIO_Init+0x324>)
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	3301      	adds	r3, #1
 800288a:	61fb      	str	r3, [r7, #28]
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	2b0f      	cmp	r3, #15
 8002890:	f67f ae96 	bls.w	80025c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002894:	bf00      	nop
 8002896:	bf00      	nop
 8002898:	3724      	adds	r7, #36	; 0x24
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	40023800 	.word	0x40023800
 80028a8:	40013800 	.word	0x40013800
 80028ac:	40020000 	.word	0x40020000
 80028b0:	40020400 	.word	0x40020400
 80028b4:	40020800 	.word	0x40020800
 80028b8:	40020c00 	.word	0x40020c00
 80028bc:	40021000 	.word	0x40021000
 80028c0:	40021400 	.word	0x40021400
 80028c4:	40021800 	.word	0x40021800
 80028c8:	40013c00 	.word	0x40013c00

080028cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	460b      	mov	r3, r1
 80028d6:	807b      	strh	r3, [r7, #2]
 80028d8:	4613      	mov	r3, r2
 80028da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028dc:	787b      	ldrb	r3, [r7, #1]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028e2:	887a      	ldrh	r2, [r7, #2]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028e8:	e003      	b.n	80028f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028ea:	887b      	ldrh	r3, [r7, #2]
 80028ec:	041a      	lsls	r2, r3, #16
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	619a      	str	r2, [r3, #24]
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
	...

08002900 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	4603      	mov	r3, r0
 8002908:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800290a:	4b08      	ldr	r3, [pc, #32]	; (800292c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800290c:	695a      	ldr	r2, [r3, #20]
 800290e:	88fb      	ldrh	r3, [r7, #6]
 8002910:	4013      	ands	r3, r2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d006      	beq.n	8002924 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002916:	4a05      	ldr	r2, [pc, #20]	; (800292c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002918:	88fb      	ldrh	r3, [r7, #6]
 800291a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800291c:	88fb      	ldrh	r3, [r7, #6]
 800291e:	4618      	mov	r0, r3
 8002920:	f000 f806 	bl	8002930 <HAL_GPIO_EXTI_Callback>
  }
}
 8002924:	bf00      	nop
 8002926:	3708      	adds	r7, #8
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	40013c00 	.word	0x40013c00

08002930 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
	...

08002948 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d101      	bne.n	800295c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e0cc      	b.n	8002af6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800295c:	4b68      	ldr	r3, [pc, #416]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 030f 	and.w	r3, r3, #15
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	429a      	cmp	r2, r3
 8002968:	d90c      	bls.n	8002984 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800296a:	4b65      	ldr	r3, [pc, #404]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 800296c:	683a      	ldr	r2, [r7, #0]
 800296e:	b2d2      	uxtb	r2, r2
 8002970:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002972:	4b63      	ldr	r3, [pc, #396]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 030f 	and.w	r3, r3, #15
 800297a:	683a      	ldr	r2, [r7, #0]
 800297c:	429a      	cmp	r2, r3
 800297e:	d001      	beq.n	8002984 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e0b8      	b.n	8002af6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d020      	beq.n	80029d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0304 	and.w	r3, r3, #4
 8002998:	2b00      	cmp	r3, #0
 800299a:	d005      	beq.n	80029a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800299c:	4b59      	ldr	r3, [pc, #356]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	4a58      	ldr	r2, [pc, #352]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 80029a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80029a6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0308 	and.w	r3, r3, #8
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d005      	beq.n	80029c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029b4:	4b53      	ldr	r3, [pc, #332]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	4a52      	ldr	r2, [pc, #328]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 80029ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80029be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029c0:	4b50      	ldr	r3, [pc, #320]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	494d      	ldr	r1, [pc, #308]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d044      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d107      	bne.n	80029f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029e6:	4b47      	ldr	r3, [pc, #284]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d119      	bne.n	8002a26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e07f      	b.n	8002af6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d003      	beq.n	8002a06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a02:	2b03      	cmp	r3, #3
 8002a04:	d107      	bne.n	8002a16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a06:	4b3f      	ldr	r3, [pc, #252]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d109      	bne.n	8002a26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e06f      	b.n	8002af6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a16:	4b3b      	ldr	r3, [pc, #236]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d101      	bne.n	8002a26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e067      	b.n	8002af6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a26:	4b37      	ldr	r3, [pc, #220]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f023 0203 	bic.w	r2, r3, #3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	4934      	ldr	r1, [pc, #208]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 8002a34:	4313      	orrs	r3, r2
 8002a36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a38:	f7ff fc50 	bl	80022dc <HAL_GetTick>
 8002a3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a3e:	e00a      	b.n	8002a56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a40:	f7ff fc4c 	bl	80022dc <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e04f      	b.n	8002af6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a56:	4b2b      	ldr	r3, [pc, #172]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f003 020c 	and.w	r2, r3, #12
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d1eb      	bne.n	8002a40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a68:	4b25      	ldr	r3, [pc, #148]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 030f 	and.w	r3, r3, #15
 8002a70:	683a      	ldr	r2, [r7, #0]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d20c      	bcs.n	8002a90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a76:	4b22      	ldr	r3, [pc, #136]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a78:	683a      	ldr	r2, [r7, #0]
 8002a7a:	b2d2      	uxtb	r2, r2
 8002a7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a7e:	4b20      	ldr	r3, [pc, #128]	; (8002b00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 030f 	and.w	r3, r3, #15
 8002a86:	683a      	ldr	r2, [r7, #0]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d001      	beq.n	8002a90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e032      	b.n	8002af6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0304 	and.w	r3, r3, #4
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d008      	beq.n	8002aae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a9c:	4b19      	ldr	r3, [pc, #100]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	4916      	ldr	r1, [pc, #88]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0308 	and.w	r3, r3, #8
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d009      	beq.n	8002ace <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002aba:	4b12      	ldr	r3, [pc, #72]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	00db      	lsls	r3, r3, #3
 8002ac8:	490e      	ldr	r1, [pc, #56]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ace:	f000 f8bd 	bl	8002c4c <HAL_RCC_GetSysClockFreq>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	4b0b      	ldr	r3, [pc, #44]	; (8002b04 <HAL_RCC_ClockConfig+0x1bc>)
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	091b      	lsrs	r3, r3, #4
 8002ada:	f003 030f 	and.w	r3, r3, #15
 8002ade:	490a      	ldr	r1, [pc, #40]	; (8002b08 <HAL_RCC_ClockConfig+0x1c0>)
 8002ae0:	5ccb      	ldrb	r3, [r1, r3]
 8002ae2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ae6:	4a09      	ldr	r2, [pc, #36]	; (8002b0c <HAL_RCC_ClockConfig+0x1c4>)
 8002ae8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002aea:	4b09      	ldr	r3, [pc, #36]	; (8002b10 <HAL_RCC_ClockConfig+0x1c8>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7ff fbb0 	bl	8002254 <HAL_InitTick>

  return HAL_OK;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	40023c00 	.word	0x40023c00
 8002b04:	40023800 	.word	0x40023800
 8002b08:	080082a8 	.word	0x080082a8
 8002b0c:	20000010 	.word	0x20000010
 8002b10:	20000014 	.word	0x20000014

08002b14 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b08c      	sub	sp, #48	; 0x30
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d129      	bne.n	8002b7a <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8002b26:	2300      	movs	r3, #0
 8002b28:	61bb      	str	r3, [r7, #24]
 8002b2a:	4b2b      	ldr	r3, [pc, #172]	; (8002bd8 <HAL_RCC_MCOConfig+0xc4>)
 8002b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2e:	4a2a      	ldr	r2, [pc, #168]	; (8002bd8 <HAL_RCC_MCOConfig+0xc4>)
 8002b30:	f043 0301 	orr.w	r3, r3, #1
 8002b34:	6313      	str	r3, [r2, #48]	; 0x30
 8002b36:	4b28      	ldr	r3, [pc, #160]	; (8002bd8 <HAL_RCC_MCOConfig+0xc4>)
 8002b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	61bb      	str	r3, [r7, #24]
 8002b40:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8002b42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b50:	2300      	movs	r3, #0
 8002b52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002b54:	2300      	movs	r3, #0
 8002b56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8002b58:	f107 031c 	add.w	r3, r7, #28
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	481f      	ldr	r0, [pc, #124]	; (8002bdc <HAL_RCC_MCOConfig+0xc8>)
 8002b60:	f7ff fd20 	bl	80025a4 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8002b64:	4b1c      	ldr	r3, [pc, #112]	; (8002bd8 <HAL_RCC_MCOConfig+0xc4>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8002b6c:	68b9      	ldr	r1, [r7, #8]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	430b      	orrs	r3, r1
 8002b72:	4919      	ldr	r1, [pc, #100]	; (8002bd8 <HAL_RCC_MCOConfig+0xc4>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8002b78:	e029      	b.n	8002bce <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	617b      	str	r3, [r7, #20]
 8002b7e:	4b16      	ldr	r3, [pc, #88]	; (8002bd8 <HAL_RCC_MCOConfig+0xc4>)
 8002b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b82:	4a15      	ldr	r2, [pc, #84]	; (8002bd8 <HAL_RCC_MCOConfig+0xc4>)
 8002b84:	f043 0304 	orr.w	r3, r3, #4
 8002b88:	6313      	str	r3, [r2, #48]	; 0x30
 8002b8a:	4b13      	ldr	r3, [pc, #76]	; (8002bd8 <HAL_RCC_MCOConfig+0xc4>)
 8002b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8e:	f003 0304 	and.w	r3, r3, #4
 8002b92:	617b      	str	r3, [r7, #20]
 8002b94:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8002b96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8002bac:	f107 031c 	add.w	r3, r7, #28
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	480b      	ldr	r0, [pc, #44]	; (8002be0 <HAL_RCC_MCOConfig+0xcc>)
 8002bb4:	f7ff fcf6 	bl	80025a4 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8002bb8:	4b07      	ldr	r3, [pc, #28]	; (8002bd8 <HAL_RCC_MCOConfig+0xc4>)
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	00d9      	lsls	r1, r3, #3
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	430b      	orrs	r3, r1
 8002bc8:	4903      	ldr	r1, [pc, #12]	; (8002bd8 <HAL_RCC_MCOConfig+0xc4>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	608b      	str	r3, [r1, #8]
}
 8002bce:	bf00      	nop
 8002bd0:	3730      	adds	r7, #48	; 0x30
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40023800 	.word	0x40023800
 8002bdc:	40020000 	.word	0x40020000
 8002be0:	40020800 	.word	0x40020800

08002be4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002be8:	4b03      	ldr	r3, [pc, #12]	; (8002bf8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bea:	681b      	ldr	r3, [r3, #0]
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	20000010 	.word	0x20000010

08002bfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c00:	f7ff fff0 	bl	8002be4 <HAL_RCC_GetHCLKFreq>
 8002c04:	4602      	mov	r2, r0
 8002c06:	4b05      	ldr	r3, [pc, #20]	; (8002c1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	0a9b      	lsrs	r3, r3, #10
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	4903      	ldr	r1, [pc, #12]	; (8002c20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c12:	5ccb      	ldrb	r3, [r1, r3]
 8002c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	40023800 	.word	0x40023800
 8002c20:	080082b8 	.word	0x080082b8

08002c24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c28:	f7ff ffdc 	bl	8002be4 <HAL_RCC_GetHCLKFreq>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	4b05      	ldr	r3, [pc, #20]	; (8002c44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	0b5b      	lsrs	r3, r3, #13
 8002c34:	f003 0307 	and.w	r3, r3, #7
 8002c38:	4903      	ldr	r1, [pc, #12]	; (8002c48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c3a:	5ccb      	ldrb	r3, [r1, r3]
 8002c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	40023800 	.word	0x40023800
 8002c48:	080082b8 	.word	0x080082b8

08002c4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c50:	b0ae      	sub	sp, #184	; 0xb8
 8002c52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c54:	2300      	movs	r3, #0
 8002c56:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002c66:	2300      	movs	r3, #0
 8002c68:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c72:	4bcb      	ldr	r3, [pc, #812]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f003 030c 	and.w	r3, r3, #12
 8002c7a:	2b0c      	cmp	r3, #12
 8002c7c:	f200 8206 	bhi.w	800308c <HAL_RCC_GetSysClockFreq+0x440>
 8002c80:	a201      	add	r2, pc, #4	; (adr r2, 8002c88 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c86:	bf00      	nop
 8002c88:	08002cbd 	.word	0x08002cbd
 8002c8c:	0800308d 	.word	0x0800308d
 8002c90:	0800308d 	.word	0x0800308d
 8002c94:	0800308d 	.word	0x0800308d
 8002c98:	08002cc5 	.word	0x08002cc5
 8002c9c:	0800308d 	.word	0x0800308d
 8002ca0:	0800308d 	.word	0x0800308d
 8002ca4:	0800308d 	.word	0x0800308d
 8002ca8:	08002ccd 	.word	0x08002ccd
 8002cac:	0800308d 	.word	0x0800308d
 8002cb0:	0800308d 	.word	0x0800308d
 8002cb4:	0800308d 	.word	0x0800308d
 8002cb8:	08002ebd 	.word	0x08002ebd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cbc:	4bb9      	ldr	r3, [pc, #740]	; (8002fa4 <HAL_RCC_GetSysClockFreq+0x358>)
 8002cbe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002cc2:	e1e7      	b.n	8003094 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cc4:	4bb8      	ldr	r3, [pc, #736]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002cc6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002cca:	e1e3      	b.n	8003094 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ccc:	4bb4      	ldr	r3, [pc, #720]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002cd4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cd8:	4bb1      	ldr	r3, [pc, #708]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d071      	beq.n	8002dc8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ce4:	4bae      	ldr	r3, [pc, #696]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	099b      	lsrs	r3, r3, #6
 8002cea:	2200      	movs	r2, #0
 8002cec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002cf0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002cf4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002cf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cfc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002d00:	2300      	movs	r3, #0
 8002d02:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002d06:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002d0a:	4622      	mov	r2, r4
 8002d0c:	462b      	mov	r3, r5
 8002d0e:	f04f 0000 	mov.w	r0, #0
 8002d12:	f04f 0100 	mov.w	r1, #0
 8002d16:	0159      	lsls	r1, r3, #5
 8002d18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d1c:	0150      	lsls	r0, r2, #5
 8002d1e:	4602      	mov	r2, r0
 8002d20:	460b      	mov	r3, r1
 8002d22:	4621      	mov	r1, r4
 8002d24:	1a51      	subs	r1, r2, r1
 8002d26:	6439      	str	r1, [r7, #64]	; 0x40
 8002d28:	4629      	mov	r1, r5
 8002d2a:	eb63 0301 	sbc.w	r3, r3, r1
 8002d2e:	647b      	str	r3, [r7, #68]	; 0x44
 8002d30:	f04f 0200 	mov.w	r2, #0
 8002d34:	f04f 0300 	mov.w	r3, #0
 8002d38:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002d3c:	4649      	mov	r1, r9
 8002d3e:	018b      	lsls	r3, r1, #6
 8002d40:	4641      	mov	r1, r8
 8002d42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d46:	4641      	mov	r1, r8
 8002d48:	018a      	lsls	r2, r1, #6
 8002d4a:	4641      	mov	r1, r8
 8002d4c:	1a51      	subs	r1, r2, r1
 8002d4e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002d50:	4649      	mov	r1, r9
 8002d52:	eb63 0301 	sbc.w	r3, r3, r1
 8002d56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d58:	f04f 0200 	mov.w	r2, #0
 8002d5c:	f04f 0300 	mov.w	r3, #0
 8002d60:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002d64:	4649      	mov	r1, r9
 8002d66:	00cb      	lsls	r3, r1, #3
 8002d68:	4641      	mov	r1, r8
 8002d6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d6e:	4641      	mov	r1, r8
 8002d70:	00ca      	lsls	r2, r1, #3
 8002d72:	4610      	mov	r0, r2
 8002d74:	4619      	mov	r1, r3
 8002d76:	4603      	mov	r3, r0
 8002d78:	4622      	mov	r2, r4
 8002d7a:	189b      	adds	r3, r3, r2
 8002d7c:	633b      	str	r3, [r7, #48]	; 0x30
 8002d7e:	462b      	mov	r3, r5
 8002d80:	460a      	mov	r2, r1
 8002d82:	eb42 0303 	adc.w	r3, r2, r3
 8002d86:	637b      	str	r3, [r7, #52]	; 0x34
 8002d88:	f04f 0200 	mov.w	r2, #0
 8002d8c:	f04f 0300 	mov.w	r3, #0
 8002d90:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002d94:	4629      	mov	r1, r5
 8002d96:	024b      	lsls	r3, r1, #9
 8002d98:	4621      	mov	r1, r4
 8002d9a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d9e:	4621      	mov	r1, r4
 8002da0:	024a      	lsls	r2, r1, #9
 8002da2:	4610      	mov	r0, r2
 8002da4:	4619      	mov	r1, r3
 8002da6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002daa:	2200      	movs	r2, #0
 8002dac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002db0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002db4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002db8:	f7fd ff36 	bl	8000c28 <__aeabi_uldivmod>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002dc6:	e067      	b.n	8002e98 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dc8:	4b75      	ldr	r3, [pc, #468]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	099b      	lsrs	r3, r3, #6
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002dd4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002dd8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002ddc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002de0:	67bb      	str	r3, [r7, #120]	; 0x78
 8002de2:	2300      	movs	r3, #0
 8002de4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002de6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002dea:	4622      	mov	r2, r4
 8002dec:	462b      	mov	r3, r5
 8002dee:	f04f 0000 	mov.w	r0, #0
 8002df2:	f04f 0100 	mov.w	r1, #0
 8002df6:	0159      	lsls	r1, r3, #5
 8002df8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dfc:	0150      	lsls	r0, r2, #5
 8002dfe:	4602      	mov	r2, r0
 8002e00:	460b      	mov	r3, r1
 8002e02:	4621      	mov	r1, r4
 8002e04:	1a51      	subs	r1, r2, r1
 8002e06:	62b9      	str	r1, [r7, #40]	; 0x28
 8002e08:	4629      	mov	r1, r5
 8002e0a:	eb63 0301 	sbc.w	r3, r3, r1
 8002e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e10:	f04f 0200 	mov.w	r2, #0
 8002e14:	f04f 0300 	mov.w	r3, #0
 8002e18:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002e1c:	4649      	mov	r1, r9
 8002e1e:	018b      	lsls	r3, r1, #6
 8002e20:	4641      	mov	r1, r8
 8002e22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e26:	4641      	mov	r1, r8
 8002e28:	018a      	lsls	r2, r1, #6
 8002e2a:	4641      	mov	r1, r8
 8002e2c:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e30:	4649      	mov	r1, r9
 8002e32:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e36:	f04f 0200 	mov.w	r2, #0
 8002e3a:	f04f 0300 	mov.w	r3, #0
 8002e3e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e42:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e46:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e4a:	4692      	mov	sl, r2
 8002e4c:	469b      	mov	fp, r3
 8002e4e:	4623      	mov	r3, r4
 8002e50:	eb1a 0303 	adds.w	r3, sl, r3
 8002e54:	623b      	str	r3, [r7, #32]
 8002e56:	462b      	mov	r3, r5
 8002e58:	eb4b 0303 	adc.w	r3, fp, r3
 8002e5c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e5e:	f04f 0200 	mov.w	r2, #0
 8002e62:	f04f 0300 	mov.w	r3, #0
 8002e66:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002e6a:	4629      	mov	r1, r5
 8002e6c:	028b      	lsls	r3, r1, #10
 8002e6e:	4621      	mov	r1, r4
 8002e70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e74:	4621      	mov	r1, r4
 8002e76:	028a      	lsls	r2, r1, #10
 8002e78:	4610      	mov	r0, r2
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e80:	2200      	movs	r2, #0
 8002e82:	673b      	str	r3, [r7, #112]	; 0x70
 8002e84:	677a      	str	r2, [r7, #116]	; 0x74
 8002e86:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002e8a:	f7fd fecd 	bl	8000c28 <__aeabi_uldivmod>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	460b      	mov	r3, r1
 8002e92:	4613      	mov	r3, r2
 8002e94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002e98:	4b41      	ldr	r3, [pc, #260]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	0c1b      	lsrs	r3, r3, #16
 8002e9e:	f003 0303 	and.w	r3, r3, #3
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8002eaa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002eae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eb6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002eba:	e0eb      	b.n	8003094 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ebc:	4b38      	ldr	r3, [pc, #224]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ec4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ec8:	4b35      	ldr	r3, [pc, #212]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d06b      	beq.n	8002fac <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ed4:	4b32      	ldr	r3, [pc, #200]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	099b      	lsrs	r3, r3, #6
 8002eda:	2200      	movs	r2, #0
 8002edc:	66bb      	str	r3, [r7, #104]	; 0x68
 8002ede:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002ee0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ee6:	663b      	str	r3, [r7, #96]	; 0x60
 8002ee8:	2300      	movs	r3, #0
 8002eea:	667b      	str	r3, [r7, #100]	; 0x64
 8002eec:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002ef0:	4622      	mov	r2, r4
 8002ef2:	462b      	mov	r3, r5
 8002ef4:	f04f 0000 	mov.w	r0, #0
 8002ef8:	f04f 0100 	mov.w	r1, #0
 8002efc:	0159      	lsls	r1, r3, #5
 8002efe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f02:	0150      	lsls	r0, r2, #5
 8002f04:	4602      	mov	r2, r0
 8002f06:	460b      	mov	r3, r1
 8002f08:	4621      	mov	r1, r4
 8002f0a:	1a51      	subs	r1, r2, r1
 8002f0c:	61b9      	str	r1, [r7, #24]
 8002f0e:	4629      	mov	r1, r5
 8002f10:	eb63 0301 	sbc.w	r3, r3, r1
 8002f14:	61fb      	str	r3, [r7, #28]
 8002f16:	f04f 0200 	mov.w	r2, #0
 8002f1a:	f04f 0300 	mov.w	r3, #0
 8002f1e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002f22:	4659      	mov	r1, fp
 8002f24:	018b      	lsls	r3, r1, #6
 8002f26:	4651      	mov	r1, sl
 8002f28:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f2c:	4651      	mov	r1, sl
 8002f2e:	018a      	lsls	r2, r1, #6
 8002f30:	4651      	mov	r1, sl
 8002f32:	ebb2 0801 	subs.w	r8, r2, r1
 8002f36:	4659      	mov	r1, fp
 8002f38:	eb63 0901 	sbc.w	r9, r3, r1
 8002f3c:	f04f 0200 	mov.w	r2, #0
 8002f40:	f04f 0300 	mov.w	r3, #0
 8002f44:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f48:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f4c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f50:	4690      	mov	r8, r2
 8002f52:	4699      	mov	r9, r3
 8002f54:	4623      	mov	r3, r4
 8002f56:	eb18 0303 	adds.w	r3, r8, r3
 8002f5a:	613b      	str	r3, [r7, #16]
 8002f5c:	462b      	mov	r3, r5
 8002f5e:	eb49 0303 	adc.w	r3, r9, r3
 8002f62:	617b      	str	r3, [r7, #20]
 8002f64:	f04f 0200 	mov.w	r2, #0
 8002f68:	f04f 0300 	mov.w	r3, #0
 8002f6c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002f70:	4629      	mov	r1, r5
 8002f72:	024b      	lsls	r3, r1, #9
 8002f74:	4621      	mov	r1, r4
 8002f76:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f7a:	4621      	mov	r1, r4
 8002f7c:	024a      	lsls	r2, r1, #9
 8002f7e:	4610      	mov	r0, r2
 8002f80:	4619      	mov	r1, r3
 8002f82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f86:	2200      	movs	r2, #0
 8002f88:	65bb      	str	r3, [r7, #88]	; 0x58
 8002f8a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002f8c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002f90:	f7fd fe4a 	bl	8000c28 <__aeabi_uldivmod>
 8002f94:	4602      	mov	r2, r0
 8002f96:	460b      	mov	r3, r1
 8002f98:	4613      	mov	r3, r2
 8002f9a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f9e:	e065      	b.n	800306c <HAL_RCC_GetSysClockFreq+0x420>
 8002fa0:	40023800 	.word	0x40023800
 8002fa4:	00f42400 	.word	0x00f42400
 8002fa8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fac:	4b3d      	ldr	r3, [pc, #244]	; (80030a4 <HAL_RCC_GetSysClockFreq+0x458>)
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	099b      	lsrs	r3, r3, #6
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	4611      	mov	r1, r2
 8002fb8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002fbc:	653b      	str	r3, [r7, #80]	; 0x50
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	657b      	str	r3, [r7, #84]	; 0x54
 8002fc2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002fc6:	4642      	mov	r2, r8
 8002fc8:	464b      	mov	r3, r9
 8002fca:	f04f 0000 	mov.w	r0, #0
 8002fce:	f04f 0100 	mov.w	r1, #0
 8002fd2:	0159      	lsls	r1, r3, #5
 8002fd4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fd8:	0150      	lsls	r0, r2, #5
 8002fda:	4602      	mov	r2, r0
 8002fdc:	460b      	mov	r3, r1
 8002fde:	4641      	mov	r1, r8
 8002fe0:	1a51      	subs	r1, r2, r1
 8002fe2:	60b9      	str	r1, [r7, #8]
 8002fe4:	4649      	mov	r1, r9
 8002fe6:	eb63 0301 	sbc.w	r3, r3, r1
 8002fea:	60fb      	str	r3, [r7, #12]
 8002fec:	f04f 0200 	mov.w	r2, #0
 8002ff0:	f04f 0300 	mov.w	r3, #0
 8002ff4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002ff8:	4659      	mov	r1, fp
 8002ffa:	018b      	lsls	r3, r1, #6
 8002ffc:	4651      	mov	r1, sl
 8002ffe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003002:	4651      	mov	r1, sl
 8003004:	018a      	lsls	r2, r1, #6
 8003006:	4651      	mov	r1, sl
 8003008:	1a54      	subs	r4, r2, r1
 800300a:	4659      	mov	r1, fp
 800300c:	eb63 0501 	sbc.w	r5, r3, r1
 8003010:	f04f 0200 	mov.w	r2, #0
 8003014:	f04f 0300 	mov.w	r3, #0
 8003018:	00eb      	lsls	r3, r5, #3
 800301a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800301e:	00e2      	lsls	r2, r4, #3
 8003020:	4614      	mov	r4, r2
 8003022:	461d      	mov	r5, r3
 8003024:	4643      	mov	r3, r8
 8003026:	18e3      	adds	r3, r4, r3
 8003028:	603b      	str	r3, [r7, #0]
 800302a:	464b      	mov	r3, r9
 800302c:	eb45 0303 	adc.w	r3, r5, r3
 8003030:	607b      	str	r3, [r7, #4]
 8003032:	f04f 0200 	mov.w	r2, #0
 8003036:	f04f 0300 	mov.w	r3, #0
 800303a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800303e:	4629      	mov	r1, r5
 8003040:	028b      	lsls	r3, r1, #10
 8003042:	4621      	mov	r1, r4
 8003044:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003048:	4621      	mov	r1, r4
 800304a:	028a      	lsls	r2, r1, #10
 800304c:	4610      	mov	r0, r2
 800304e:	4619      	mov	r1, r3
 8003050:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003054:	2200      	movs	r2, #0
 8003056:	64bb      	str	r3, [r7, #72]	; 0x48
 8003058:	64fa      	str	r2, [r7, #76]	; 0x4c
 800305a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800305e:	f7fd fde3 	bl	8000c28 <__aeabi_uldivmod>
 8003062:	4602      	mov	r2, r0
 8003064:	460b      	mov	r3, r1
 8003066:	4613      	mov	r3, r2
 8003068:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800306c:	4b0d      	ldr	r3, [pc, #52]	; (80030a4 <HAL_RCC_GetSysClockFreq+0x458>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	0f1b      	lsrs	r3, r3, #28
 8003072:	f003 0307 	and.w	r3, r3, #7
 8003076:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800307a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800307e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003082:	fbb2 f3f3 	udiv	r3, r2, r3
 8003086:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800308a:	e003      	b.n	8003094 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800308c:	4b06      	ldr	r3, [pc, #24]	; (80030a8 <HAL_RCC_GetSysClockFreq+0x45c>)
 800308e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003092:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003094:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003098:	4618      	mov	r0, r3
 800309a:	37b8      	adds	r7, #184	; 0xb8
 800309c:	46bd      	mov	sp, r7
 800309e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030a2:	bf00      	nop
 80030a4:	40023800 	.word	0x40023800
 80030a8:	00f42400 	.word	0x00f42400

080030ac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e28d      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0301 	and.w	r3, r3, #1
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f000 8083 	beq.w	80031d2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80030cc:	4b94      	ldr	r3, [pc, #592]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 030c 	and.w	r3, r3, #12
 80030d4:	2b04      	cmp	r3, #4
 80030d6:	d019      	beq.n	800310c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80030d8:	4b91      	ldr	r3, [pc, #580]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80030e0:	2b08      	cmp	r3, #8
 80030e2:	d106      	bne.n	80030f2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80030e4:	4b8e      	ldr	r3, [pc, #568]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030f0:	d00c      	beq.n	800310c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030f2:	4b8b      	ldr	r3, [pc, #556]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80030fa:	2b0c      	cmp	r3, #12
 80030fc:	d112      	bne.n	8003124 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030fe:	4b88      	ldr	r3, [pc, #544]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003106:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800310a:	d10b      	bne.n	8003124 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800310c:	4b84      	ldr	r3, [pc, #528]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d05b      	beq.n	80031d0 <HAL_RCC_OscConfig+0x124>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d157      	bne.n	80031d0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e25a      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800312c:	d106      	bne.n	800313c <HAL_RCC_OscConfig+0x90>
 800312e:	4b7c      	ldr	r3, [pc, #496]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a7b      	ldr	r2, [pc, #492]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 8003134:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003138:	6013      	str	r3, [r2, #0]
 800313a:	e01d      	b.n	8003178 <HAL_RCC_OscConfig+0xcc>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003144:	d10c      	bne.n	8003160 <HAL_RCC_OscConfig+0xb4>
 8003146:	4b76      	ldr	r3, [pc, #472]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a75      	ldr	r2, [pc, #468]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 800314c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003150:	6013      	str	r3, [r2, #0]
 8003152:	4b73      	ldr	r3, [pc, #460]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a72      	ldr	r2, [pc, #456]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 8003158:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800315c:	6013      	str	r3, [r2, #0]
 800315e:	e00b      	b.n	8003178 <HAL_RCC_OscConfig+0xcc>
 8003160:	4b6f      	ldr	r3, [pc, #444]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a6e      	ldr	r2, [pc, #440]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 8003166:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800316a:	6013      	str	r3, [r2, #0]
 800316c:	4b6c      	ldr	r3, [pc, #432]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a6b      	ldr	r2, [pc, #428]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 8003172:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003176:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d013      	beq.n	80031a8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003180:	f7ff f8ac 	bl	80022dc <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003188:	f7ff f8a8 	bl	80022dc <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b64      	cmp	r3, #100	; 0x64
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e21f      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800319a:	4b61      	ldr	r3, [pc, #388]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d0f0      	beq.n	8003188 <HAL_RCC_OscConfig+0xdc>
 80031a6:	e014      	b.n	80031d2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a8:	f7ff f898 	bl	80022dc <HAL_GetTick>
 80031ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ae:	e008      	b.n	80031c2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031b0:	f7ff f894 	bl	80022dc <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	2b64      	cmp	r3, #100	; 0x64
 80031bc:	d901      	bls.n	80031c2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	e20b      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031c2:	4b57      	ldr	r3, [pc, #348]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d1f0      	bne.n	80031b0 <HAL_RCC_OscConfig+0x104>
 80031ce:	e000      	b.n	80031d2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d06f      	beq.n	80032be <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80031de:	4b50      	ldr	r3, [pc, #320]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f003 030c 	and.w	r3, r3, #12
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d017      	beq.n	800321a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80031ea:	4b4d      	ldr	r3, [pc, #308]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80031f2:	2b08      	cmp	r3, #8
 80031f4:	d105      	bne.n	8003202 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80031f6:	4b4a      	ldr	r3, [pc, #296]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00b      	beq.n	800321a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003202:	4b47      	ldr	r3, [pc, #284]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800320a:	2b0c      	cmp	r3, #12
 800320c:	d11c      	bne.n	8003248 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800320e:	4b44      	ldr	r3, [pc, #272]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d116      	bne.n	8003248 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800321a:	4b41      	ldr	r3, [pc, #260]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d005      	beq.n	8003232 <HAL_RCC_OscConfig+0x186>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	2b01      	cmp	r3, #1
 800322c:	d001      	beq.n	8003232 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e1d3      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003232:	4b3b      	ldr	r3, [pc, #236]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	691b      	ldr	r3, [r3, #16]
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	4937      	ldr	r1, [pc, #220]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 8003242:	4313      	orrs	r3, r2
 8003244:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003246:	e03a      	b.n	80032be <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d020      	beq.n	8003292 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003250:	4b34      	ldr	r3, [pc, #208]	; (8003324 <HAL_RCC_OscConfig+0x278>)
 8003252:	2201      	movs	r2, #1
 8003254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003256:	f7ff f841 	bl	80022dc <HAL_GetTick>
 800325a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800325c:	e008      	b.n	8003270 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800325e:	f7ff f83d 	bl	80022dc <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d901      	bls.n	8003270 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e1b4      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003270:	4b2b      	ldr	r3, [pc, #172]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0f0      	beq.n	800325e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800327c:	4b28      	ldr	r3, [pc, #160]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	691b      	ldr	r3, [r3, #16]
 8003288:	00db      	lsls	r3, r3, #3
 800328a:	4925      	ldr	r1, [pc, #148]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 800328c:	4313      	orrs	r3, r2
 800328e:	600b      	str	r3, [r1, #0]
 8003290:	e015      	b.n	80032be <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003292:	4b24      	ldr	r3, [pc, #144]	; (8003324 <HAL_RCC_OscConfig+0x278>)
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003298:	f7ff f820 	bl	80022dc <HAL_GetTick>
 800329c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800329e:	e008      	b.n	80032b2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032a0:	f7ff f81c 	bl	80022dc <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e193      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032b2:	4b1b      	ldr	r3, [pc, #108]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d1f0      	bne.n	80032a0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0308 	and.w	r3, r3, #8
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d036      	beq.n	8003338 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	695b      	ldr	r3, [r3, #20]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d016      	beq.n	8003300 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032d2:	4b15      	ldr	r3, [pc, #84]	; (8003328 <HAL_RCC_OscConfig+0x27c>)
 80032d4:	2201      	movs	r2, #1
 80032d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032d8:	f7ff f800 	bl	80022dc <HAL_GetTick>
 80032dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032de:	e008      	b.n	80032f2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032e0:	f7fe fffc 	bl	80022dc <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e173      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032f2:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <HAL_RCC_OscConfig+0x274>)
 80032f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d0f0      	beq.n	80032e0 <HAL_RCC_OscConfig+0x234>
 80032fe:	e01b      	b.n	8003338 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003300:	4b09      	ldr	r3, [pc, #36]	; (8003328 <HAL_RCC_OscConfig+0x27c>)
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003306:	f7fe ffe9 	bl	80022dc <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800330c:	e00e      	b.n	800332c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800330e:	f7fe ffe5 	bl	80022dc <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d907      	bls.n	800332c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e15c      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
 8003320:	40023800 	.word	0x40023800
 8003324:	42470000 	.word	0x42470000
 8003328:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800332c:	4b8a      	ldr	r3, [pc, #552]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 800332e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b00      	cmp	r3, #0
 8003336:	d1ea      	bne.n	800330e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0304 	and.w	r3, r3, #4
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 8097 	beq.w	8003474 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003346:	2300      	movs	r3, #0
 8003348:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800334a:	4b83      	ldr	r3, [pc, #524]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 800334c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10f      	bne.n	8003376 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003356:	2300      	movs	r3, #0
 8003358:	60bb      	str	r3, [r7, #8]
 800335a:	4b7f      	ldr	r3, [pc, #508]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 800335c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335e:	4a7e      	ldr	r2, [pc, #504]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 8003360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003364:	6413      	str	r3, [r2, #64]	; 0x40
 8003366:	4b7c      	ldr	r3, [pc, #496]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800336e:	60bb      	str	r3, [r7, #8]
 8003370:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003372:	2301      	movs	r3, #1
 8003374:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003376:	4b79      	ldr	r3, [pc, #484]	; (800355c <HAL_RCC_OscConfig+0x4b0>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800337e:	2b00      	cmp	r3, #0
 8003380:	d118      	bne.n	80033b4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003382:	4b76      	ldr	r3, [pc, #472]	; (800355c <HAL_RCC_OscConfig+0x4b0>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a75      	ldr	r2, [pc, #468]	; (800355c <HAL_RCC_OscConfig+0x4b0>)
 8003388:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800338c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800338e:	f7fe ffa5 	bl	80022dc <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003394:	e008      	b.n	80033a8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003396:	f7fe ffa1 	bl	80022dc <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e118      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033a8:	4b6c      	ldr	r3, [pc, #432]	; (800355c <HAL_RCC_OscConfig+0x4b0>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d0f0      	beq.n	8003396 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d106      	bne.n	80033ca <HAL_RCC_OscConfig+0x31e>
 80033bc:	4b66      	ldr	r3, [pc, #408]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 80033be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c0:	4a65      	ldr	r2, [pc, #404]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 80033c2:	f043 0301 	orr.w	r3, r3, #1
 80033c6:	6713      	str	r3, [r2, #112]	; 0x70
 80033c8:	e01c      	b.n	8003404 <HAL_RCC_OscConfig+0x358>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	2b05      	cmp	r3, #5
 80033d0:	d10c      	bne.n	80033ec <HAL_RCC_OscConfig+0x340>
 80033d2:	4b61      	ldr	r3, [pc, #388]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 80033d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033d6:	4a60      	ldr	r2, [pc, #384]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 80033d8:	f043 0304 	orr.w	r3, r3, #4
 80033dc:	6713      	str	r3, [r2, #112]	; 0x70
 80033de:	4b5e      	ldr	r3, [pc, #376]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 80033e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e2:	4a5d      	ldr	r2, [pc, #372]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 80033e4:	f043 0301 	orr.w	r3, r3, #1
 80033e8:	6713      	str	r3, [r2, #112]	; 0x70
 80033ea:	e00b      	b.n	8003404 <HAL_RCC_OscConfig+0x358>
 80033ec:	4b5a      	ldr	r3, [pc, #360]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 80033ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033f0:	4a59      	ldr	r2, [pc, #356]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 80033f2:	f023 0301 	bic.w	r3, r3, #1
 80033f6:	6713      	str	r3, [r2, #112]	; 0x70
 80033f8:	4b57      	ldr	r3, [pc, #348]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 80033fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033fc:	4a56      	ldr	r2, [pc, #344]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 80033fe:	f023 0304 	bic.w	r3, r3, #4
 8003402:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d015      	beq.n	8003438 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800340c:	f7fe ff66 	bl	80022dc <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003412:	e00a      	b.n	800342a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003414:	f7fe ff62 	bl	80022dc <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003422:	4293      	cmp	r3, r2
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e0d7      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800342a:	4b4b      	ldr	r3, [pc, #300]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 800342c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b00      	cmp	r3, #0
 8003434:	d0ee      	beq.n	8003414 <HAL_RCC_OscConfig+0x368>
 8003436:	e014      	b.n	8003462 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003438:	f7fe ff50 	bl	80022dc <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800343e:	e00a      	b.n	8003456 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003440:	f7fe ff4c 	bl	80022dc <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	f241 3288 	movw	r2, #5000	; 0x1388
 800344e:	4293      	cmp	r3, r2
 8003450:	d901      	bls.n	8003456 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e0c1      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003456:	4b40      	ldr	r3, [pc, #256]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 8003458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d1ee      	bne.n	8003440 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003462:	7dfb      	ldrb	r3, [r7, #23]
 8003464:	2b01      	cmp	r3, #1
 8003466:	d105      	bne.n	8003474 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003468:	4b3b      	ldr	r3, [pc, #236]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 800346a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346c:	4a3a      	ldr	r2, [pc, #232]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 800346e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003472:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	699b      	ldr	r3, [r3, #24]
 8003478:	2b00      	cmp	r3, #0
 800347a:	f000 80ad 	beq.w	80035d8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800347e:	4b36      	ldr	r3, [pc, #216]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f003 030c 	and.w	r3, r3, #12
 8003486:	2b08      	cmp	r3, #8
 8003488:	d060      	beq.n	800354c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	699b      	ldr	r3, [r3, #24]
 800348e:	2b02      	cmp	r3, #2
 8003490:	d145      	bne.n	800351e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003492:	4b33      	ldr	r3, [pc, #204]	; (8003560 <HAL_RCC_OscConfig+0x4b4>)
 8003494:	2200      	movs	r2, #0
 8003496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003498:	f7fe ff20 	bl	80022dc <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800349e:	e008      	b.n	80034b2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034a0:	f7fe ff1c 	bl	80022dc <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e093      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034b2:	4b29      	ldr	r3, [pc, #164]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1f0      	bne.n	80034a0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	69da      	ldr	r2, [r3, #28]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	431a      	orrs	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034cc:	019b      	lsls	r3, r3, #6
 80034ce:	431a      	orrs	r2, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d4:	085b      	lsrs	r3, r3, #1
 80034d6:	3b01      	subs	r3, #1
 80034d8:	041b      	lsls	r3, r3, #16
 80034da:	431a      	orrs	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e0:	061b      	lsls	r3, r3, #24
 80034e2:	431a      	orrs	r2, r3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e8:	071b      	lsls	r3, r3, #28
 80034ea:	491b      	ldr	r1, [pc, #108]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034f0:	4b1b      	ldr	r3, [pc, #108]	; (8003560 <HAL_RCC_OscConfig+0x4b4>)
 80034f2:	2201      	movs	r2, #1
 80034f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034f6:	f7fe fef1 	bl	80022dc <HAL_GetTick>
 80034fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034fc:	e008      	b.n	8003510 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034fe:	f7fe feed 	bl	80022dc <HAL_GetTick>
 8003502:	4602      	mov	r2, r0
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	2b02      	cmp	r3, #2
 800350a:	d901      	bls.n	8003510 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800350c:	2303      	movs	r3, #3
 800350e:	e064      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003510:	4b11      	ldr	r3, [pc, #68]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d0f0      	beq.n	80034fe <HAL_RCC_OscConfig+0x452>
 800351c:	e05c      	b.n	80035d8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800351e:	4b10      	ldr	r3, [pc, #64]	; (8003560 <HAL_RCC_OscConfig+0x4b4>)
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003524:	f7fe feda 	bl	80022dc <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800352a:	e008      	b.n	800353e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800352c:	f7fe fed6 	bl	80022dc <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b02      	cmp	r3, #2
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e04d      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800353e:	4b06      	ldr	r3, [pc, #24]	; (8003558 <HAL_RCC_OscConfig+0x4ac>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1f0      	bne.n	800352c <HAL_RCC_OscConfig+0x480>
 800354a:	e045      	b.n	80035d8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	2b01      	cmp	r3, #1
 8003552:	d107      	bne.n	8003564 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e040      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
 8003558:	40023800 	.word	0x40023800
 800355c:	40007000 	.word	0x40007000
 8003560:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003564:	4b1f      	ldr	r3, [pc, #124]	; (80035e4 <HAL_RCC_OscConfig+0x538>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	2b01      	cmp	r3, #1
 8003570:	d030      	beq.n	80035d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800357c:	429a      	cmp	r2, r3
 800357e:	d129      	bne.n	80035d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800358a:	429a      	cmp	r2, r3
 800358c:	d122      	bne.n	80035d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003594:	4013      	ands	r3, r2
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800359a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800359c:	4293      	cmp	r3, r2
 800359e:	d119      	bne.n	80035d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035aa:	085b      	lsrs	r3, r3, #1
 80035ac:	3b01      	subs	r3, #1
 80035ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d10f      	bne.n	80035d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d107      	bne.n	80035d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ce:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d001      	beq.n	80035d8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e000      	b.n	80035da <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80035d8:	2300      	movs	r3, #0
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3718      	adds	r7, #24
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	40023800 	.word	0x40023800

080035e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b082      	sub	sp, #8
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e041      	b.n	800367e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	d106      	bne.n	8003614 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f7fe fb46 	bl	8001ca0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2202      	movs	r2, #2
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	3304      	adds	r3, #4
 8003624:	4619      	mov	r1, r3
 8003626:	4610      	mov	r0, r2
 8003628:	f000 fdd0 	bl	80041cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
	...

08003688 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d109      	bne.n	80036ac <HAL_TIM_PWM_Start+0x24>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	bf14      	ite	ne
 80036a4:	2301      	movne	r3, #1
 80036a6:	2300      	moveq	r3, #0
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	e022      	b.n	80036f2 <HAL_TIM_PWM_Start+0x6a>
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	2b04      	cmp	r3, #4
 80036b0:	d109      	bne.n	80036c6 <HAL_TIM_PWM_Start+0x3e>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	bf14      	ite	ne
 80036be:	2301      	movne	r3, #1
 80036c0:	2300      	moveq	r3, #0
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	e015      	b.n	80036f2 <HAL_TIM_PWM_Start+0x6a>
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	2b08      	cmp	r3, #8
 80036ca:	d109      	bne.n	80036e0 <HAL_TIM_PWM_Start+0x58>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	bf14      	ite	ne
 80036d8:	2301      	movne	r3, #1
 80036da:	2300      	moveq	r3, #0
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	e008      	b.n	80036f2 <HAL_TIM_PWM_Start+0x6a>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	bf14      	ite	ne
 80036ec:	2301      	movne	r3, #1
 80036ee:	2300      	moveq	r3, #0
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d001      	beq.n	80036fa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e07c      	b.n	80037f4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d104      	bne.n	800370a <HAL_TIM_PWM_Start+0x82>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2202      	movs	r2, #2
 8003704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003708:	e013      	b.n	8003732 <HAL_TIM_PWM_Start+0xaa>
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	2b04      	cmp	r3, #4
 800370e:	d104      	bne.n	800371a <HAL_TIM_PWM_Start+0x92>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2202      	movs	r2, #2
 8003714:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003718:	e00b      	b.n	8003732 <HAL_TIM_PWM_Start+0xaa>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	2b08      	cmp	r3, #8
 800371e:	d104      	bne.n	800372a <HAL_TIM_PWM_Start+0xa2>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2202      	movs	r2, #2
 8003724:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003728:	e003      	b.n	8003732 <HAL_TIM_PWM_Start+0xaa>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2202      	movs	r2, #2
 800372e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	2201      	movs	r2, #1
 8003738:	6839      	ldr	r1, [r7, #0]
 800373a:	4618      	mov	r0, r3
 800373c:	f001 f8c0 	bl	80048c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a2d      	ldr	r2, [pc, #180]	; (80037fc <HAL_TIM_PWM_Start+0x174>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d004      	beq.n	8003754 <HAL_TIM_PWM_Start+0xcc>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a2c      	ldr	r2, [pc, #176]	; (8003800 <HAL_TIM_PWM_Start+0x178>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d101      	bne.n	8003758 <HAL_TIM_PWM_Start+0xd0>
 8003754:	2301      	movs	r3, #1
 8003756:	e000      	b.n	800375a <HAL_TIM_PWM_Start+0xd2>
 8003758:	2300      	movs	r3, #0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d007      	beq.n	800376e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800376c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a22      	ldr	r2, [pc, #136]	; (80037fc <HAL_TIM_PWM_Start+0x174>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d022      	beq.n	80037be <HAL_TIM_PWM_Start+0x136>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003780:	d01d      	beq.n	80037be <HAL_TIM_PWM_Start+0x136>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a1f      	ldr	r2, [pc, #124]	; (8003804 <HAL_TIM_PWM_Start+0x17c>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d018      	beq.n	80037be <HAL_TIM_PWM_Start+0x136>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a1d      	ldr	r2, [pc, #116]	; (8003808 <HAL_TIM_PWM_Start+0x180>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d013      	beq.n	80037be <HAL_TIM_PWM_Start+0x136>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a1c      	ldr	r2, [pc, #112]	; (800380c <HAL_TIM_PWM_Start+0x184>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d00e      	beq.n	80037be <HAL_TIM_PWM_Start+0x136>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a16      	ldr	r2, [pc, #88]	; (8003800 <HAL_TIM_PWM_Start+0x178>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d009      	beq.n	80037be <HAL_TIM_PWM_Start+0x136>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a18      	ldr	r2, [pc, #96]	; (8003810 <HAL_TIM_PWM_Start+0x188>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d004      	beq.n	80037be <HAL_TIM_PWM_Start+0x136>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a16      	ldr	r2, [pc, #88]	; (8003814 <HAL_TIM_PWM_Start+0x18c>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d111      	bne.n	80037e2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f003 0307 	and.w	r3, r3, #7
 80037c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b06      	cmp	r3, #6
 80037ce:	d010      	beq.n	80037f2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f042 0201 	orr.w	r2, r2, #1
 80037de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037e0:	e007      	b.n	80037f2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f042 0201 	orr.w	r2, r2, #1
 80037f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037f2:	2300      	movs	r3, #0
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3710      	adds	r7, #16
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	40010000 	.word	0x40010000
 8003800:	40010400 	.word	0x40010400
 8003804:	40000400 	.word	0x40000400
 8003808:	40000800 	.word	0x40000800
 800380c:	40000c00 	.word	0x40000c00
 8003810:	40014000 	.word	0x40014000
 8003814:	40001800 	.word	0x40001800

08003818 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b082      	sub	sp, #8
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2200      	movs	r2, #0
 8003828:	6839      	ldr	r1, [r7, #0]
 800382a:	4618      	mov	r0, r3
 800382c:	f001 f848 	bl	80048c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a2e      	ldr	r2, [pc, #184]	; (80038f0 <HAL_TIM_PWM_Stop+0xd8>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d004      	beq.n	8003844 <HAL_TIM_PWM_Stop+0x2c>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a2d      	ldr	r2, [pc, #180]	; (80038f4 <HAL_TIM_PWM_Stop+0xdc>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d101      	bne.n	8003848 <HAL_TIM_PWM_Stop+0x30>
 8003844:	2301      	movs	r3, #1
 8003846:	e000      	b.n	800384a <HAL_TIM_PWM_Stop+0x32>
 8003848:	2300      	movs	r3, #0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d017      	beq.n	800387e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6a1a      	ldr	r2, [r3, #32]
 8003854:	f241 1311 	movw	r3, #4369	; 0x1111
 8003858:	4013      	ands	r3, r2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d10f      	bne.n	800387e <HAL_TIM_PWM_Stop+0x66>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	6a1a      	ldr	r2, [r3, #32]
 8003864:	f240 4344 	movw	r3, #1092	; 0x444
 8003868:	4013      	ands	r3, r2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d107      	bne.n	800387e <HAL_TIM_PWM_Stop+0x66>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800387c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	6a1a      	ldr	r2, [r3, #32]
 8003884:	f241 1311 	movw	r3, #4369	; 0x1111
 8003888:	4013      	ands	r3, r2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10f      	bne.n	80038ae <HAL_TIM_PWM_Stop+0x96>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	6a1a      	ldr	r2, [r3, #32]
 8003894:	f240 4344 	movw	r3, #1092	; 0x444
 8003898:	4013      	ands	r3, r2
 800389a:	2b00      	cmp	r3, #0
 800389c:	d107      	bne.n	80038ae <HAL_TIM_PWM_Stop+0x96>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f022 0201 	bic.w	r2, r2, #1
 80038ac:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d104      	bne.n	80038be <HAL_TIM_PWM_Stop+0xa6>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038bc:	e013      	b.n	80038e6 <HAL_TIM_PWM_Stop+0xce>
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	2b04      	cmp	r3, #4
 80038c2:	d104      	bne.n	80038ce <HAL_TIM_PWM_Stop+0xb6>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038cc:	e00b      	b.n	80038e6 <HAL_TIM_PWM_Stop+0xce>
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	2b08      	cmp	r3, #8
 80038d2:	d104      	bne.n	80038de <HAL_TIM_PWM_Stop+0xc6>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038dc:	e003      	b.n	80038e6 <HAL_TIM_PWM_Stop+0xce>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3708      	adds	r7, #8
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	40010000 	.word	0x40010000
 80038f4:	40010400 	.word	0x40010400

080038f8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d101      	bne.n	800390a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e041      	b.n	800398e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003910:	b2db      	uxtb	r3, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	d106      	bne.n	8003924 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f7fe faee 	bl	8001f00 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2202      	movs	r2, #2
 8003928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	3304      	adds	r3, #4
 8003934:	4619      	mov	r1, r3
 8003936:	4610      	mov	r0, r2
 8003938:	f000 fc48 	bl	80041cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2201      	movs	r2, #1
 8003950:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2201      	movs	r2, #1
 8003968:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800398c:	2300      	movs	r3, #0
}
 800398e:	4618      	mov	r0, r3
 8003990:	3708      	adds	r7, #8
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003996:	b580      	push	{r7, lr}
 8003998:	b086      	sub	sp, #24
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
 800399e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d101      	bne.n	80039aa <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e097      	b.n	8003ada <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d106      	bne.n	80039c4 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f7fe fa50 	bl	8001e64 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2202      	movs	r2, #2
 80039c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	6812      	ldr	r2, [r2, #0]
 80039d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80039da:	f023 0307 	bic.w	r3, r3, #7
 80039de:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	3304      	adds	r3, #4
 80039e8:	4619      	mov	r1, r3
 80039ea:	4610      	mov	r0, r2
 80039ec:	f000 fbee 	bl	80041cc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	6a1b      	ldr	r3, [r3, #32]
 8003a06:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	697a      	ldr	r2, [r7, #20]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a18:	f023 0303 	bic.w	r3, r3, #3
 8003a1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	689a      	ldr	r2, [r3, #8]
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	021b      	lsls	r3, r3, #8
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	693a      	ldr	r2, [r7, #16]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003a36:	f023 030c 	bic.w	r3, r3, #12
 8003a3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	68da      	ldr	r2, [r3, #12]
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	69db      	ldr	r3, [r3, #28]
 8003a50:	021b      	lsls	r3, r3, #8
 8003a52:	4313      	orrs	r3, r2
 8003a54:	693a      	ldr	r2, [r7, #16]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	011a      	lsls	r2, r3, #4
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	6a1b      	ldr	r3, [r3, #32]
 8003a64:	031b      	lsls	r3, r3, #12
 8003a66:	4313      	orrs	r3, r2
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003a74:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003a7c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	011b      	lsls	r3, r3, #4
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	68fa      	ldr	r2, [r7, #12]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	697a      	ldr	r2, [r7, #20]
 8003a96:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	693a      	ldr	r2, [r7, #16]
 8003a9e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3718      	adds	r7, #24
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b084      	sub	sp, #16
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
 8003aea:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003af2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003afa:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b02:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003b0a:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d110      	bne.n	8003b34 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b12:	7bfb      	ldrb	r3, [r7, #15]
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d102      	bne.n	8003b1e <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b18:	7b7b      	ldrb	r3, [r7, #13]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d001      	beq.n	8003b22 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e089      	b.n	8003c36 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2202      	movs	r2, #2
 8003b26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2202      	movs	r2, #2
 8003b2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b32:	e031      	b.n	8003b98 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	2b04      	cmp	r3, #4
 8003b38:	d110      	bne.n	8003b5c <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b3a:	7bbb      	ldrb	r3, [r7, #14]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d102      	bne.n	8003b46 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b40:	7b3b      	ldrb	r3, [r7, #12]
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d001      	beq.n	8003b4a <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e075      	b.n	8003c36 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2202      	movs	r2, #2
 8003b4e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2202      	movs	r2, #2
 8003b56:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b5a:	e01d      	b.n	8003b98 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b5c:	7bfb      	ldrb	r3, [r7, #15]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d108      	bne.n	8003b74 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b62:	7bbb      	ldrb	r3, [r7, #14]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d105      	bne.n	8003b74 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b68:	7b7b      	ldrb	r3, [r7, #13]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d102      	bne.n	8003b74 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b6e:	7b3b      	ldrb	r3, [r7, #12]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d001      	beq.n	8003b78 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e05e      	b.n	8003c36 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2202      	movs	r2, #2
 8003b84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2202      	movs	r2, #2
 8003b8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2202      	movs	r2, #2
 8003b94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d003      	beq.n	8003ba6 <HAL_TIM_Encoder_Start_IT+0xc4>
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b04      	cmp	r3, #4
 8003ba2:	d010      	beq.n	8003bc6 <HAL_TIM_Encoder_Start_IT+0xe4>
 8003ba4:	e01f      	b.n	8003be6 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2201      	movs	r2, #1
 8003bac:	2100      	movs	r1, #0
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f000 fe86 	bl	80048c0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68da      	ldr	r2, [r3, #12]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f042 0202 	orr.w	r2, r2, #2
 8003bc2:	60da      	str	r2, [r3, #12]
      break;
 8003bc4:	e02e      	b.n	8003c24 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	2104      	movs	r1, #4
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f000 fe76 	bl	80048c0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68da      	ldr	r2, [r3, #12]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f042 0204 	orr.w	r2, r2, #4
 8003be2:	60da      	str	r2, [r3, #12]
      break;
 8003be4:	e01e      	b.n	8003c24 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2201      	movs	r2, #1
 8003bec:	2100      	movs	r1, #0
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f000 fe66 	bl	80048c0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	2104      	movs	r1, #4
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f000 fe5f 	bl	80048c0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	68da      	ldr	r2, [r3, #12]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f042 0202 	orr.w	r2, r2, #2
 8003c10:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68da      	ldr	r2, [r3, #12]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f042 0204 	orr.w	r2, r2, #4
 8003c20:	60da      	str	r2, [r3, #12]
      break;
 8003c22:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f042 0201 	orr.w	r2, r2, #1
 8003c32:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003c34:	2300      	movs	r3, #0
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3710      	adds	r7, #16
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}

08003c3e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c3e:	b580      	push	{r7, lr}
 8003c40:	b082      	sub	sp, #8
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d122      	bne.n	8003c9a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	f003 0302 	and.w	r3, r3, #2
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d11b      	bne.n	8003c9a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f06f 0202 	mvn.w	r2, #2
 8003c6a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	699b      	ldr	r3, [r3, #24]
 8003c78:	f003 0303 	and.w	r3, r3, #3
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d003      	beq.n	8003c88 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f7fd fc25 	bl	80014d0 <HAL_TIM_IC_CaptureCallback>
 8003c86:	e005      	b.n	8003c94 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 fa81 	bl	8004190 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 fa88 	bl	80041a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	f003 0304 	and.w	r3, r3, #4
 8003ca4:	2b04      	cmp	r3, #4
 8003ca6:	d122      	bne.n	8003cee <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	f003 0304 	and.w	r3, r3, #4
 8003cb2:	2b04      	cmp	r3, #4
 8003cb4:	d11b      	bne.n	8003cee <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f06f 0204 	mvn.w	r2, #4
 8003cbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2202      	movs	r2, #2
 8003cc4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d003      	beq.n	8003cdc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f7fd fbfb 	bl	80014d0 <HAL_TIM_IC_CaptureCallback>
 8003cda:	e005      	b.n	8003ce8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f000 fa57 	bl	8004190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 fa5e 	bl	80041a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2200      	movs	r2, #0
 8003cec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	f003 0308 	and.w	r3, r3, #8
 8003cf8:	2b08      	cmp	r3, #8
 8003cfa:	d122      	bne.n	8003d42 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	f003 0308 	and.w	r3, r3, #8
 8003d06:	2b08      	cmp	r3, #8
 8003d08:	d11b      	bne.n	8003d42 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f06f 0208 	mvn.w	r2, #8
 8003d12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2204      	movs	r2, #4
 8003d18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	69db      	ldr	r3, [r3, #28]
 8003d20:	f003 0303 	and.w	r3, r3, #3
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d003      	beq.n	8003d30 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f7fd fbd1 	bl	80014d0 <HAL_TIM_IC_CaptureCallback>
 8003d2e:	e005      	b.n	8003d3c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f000 fa2d 	bl	8004190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 fa34 	bl	80041a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	f003 0310 	and.w	r3, r3, #16
 8003d4c:	2b10      	cmp	r3, #16
 8003d4e:	d122      	bne.n	8003d96 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	f003 0310 	and.w	r3, r3, #16
 8003d5a:	2b10      	cmp	r3, #16
 8003d5c:	d11b      	bne.n	8003d96 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f06f 0210 	mvn.w	r2, #16
 8003d66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2208      	movs	r2, #8
 8003d6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	69db      	ldr	r3, [r3, #28]
 8003d74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d003      	beq.n	8003d84 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	f7fd fba7 	bl	80014d0 <HAL_TIM_IC_CaptureCallback>
 8003d82:	e005      	b.n	8003d90 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f000 fa03 	bl	8004190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f000 fa0a 	bl	80041a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	691b      	ldr	r3, [r3, #16]
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d10e      	bne.n	8003dc2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d107      	bne.n	8003dc2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f06f 0201 	mvn.w	r2, #1
 8003dba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f000 f9dd 	bl	800417c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	691b      	ldr	r3, [r3, #16]
 8003dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dcc:	2b80      	cmp	r3, #128	; 0x80
 8003dce:	d10e      	bne.n	8003dee <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dda:	2b80      	cmp	r3, #128	; 0x80
 8003ddc:	d107      	bne.n	8003dee <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003de6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f000 fe15 	bl	8004a18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003df8:	2b40      	cmp	r3, #64	; 0x40
 8003dfa:	d10e      	bne.n	8003e1a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e06:	2b40      	cmp	r3, #64	; 0x40
 8003e08:	d107      	bne.n	8003e1a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003e12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f000 f9cf 	bl	80041b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	691b      	ldr	r3, [r3, #16]
 8003e20:	f003 0320 	and.w	r3, r3, #32
 8003e24:	2b20      	cmp	r3, #32
 8003e26:	d10e      	bne.n	8003e46 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	f003 0320 	and.w	r3, r3, #32
 8003e32:	2b20      	cmp	r3, #32
 8003e34:	d107      	bne.n	8003e46 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f06f 0220 	mvn.w	r2, #32
 8003e3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f000 fddf 	bl	8004a04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e46:	bf00      	nop
 8003e48:	3708      	adds	r7, #8
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	b084      	sub	sp, #16
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	60f8      	str	r0, [r7, #12]
 8003e56:	60b9      	str	r1, [r7, #8]
 8003e58:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d101      	bne.n	8003e68 <HAL_TIM_IC_ConfigChannel+0x1a>
 8003e64:	2302      	movs	r3, #2
 8003e66:	e082      	b.n	8003f6e <HAL_TIM_IC_ConfigChannel+0x120>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d11b      	bne.n	8003eae <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6818      	ldr	r0, [r3, #0]
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	6819      	ldr	r1, [r3, #0]
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	685a      	ldr	r2, [r3, #4]
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	f000 fbf1 	bl	800466c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	699a      	ldr	r2, [r3, #24]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f022 020c 	bic.w	r2, r2, #12
 8003e98:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	6999      	ldr	r1, [r3, #24]
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	689a      	ldr	r2, [r3, #8]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	619a      	str	r2, [r3, #24]
 8003eac:	e05a      	b.n	8003f64 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b04      	cmp	r3, #4
 8003eb2:	d11c      	bne.n	8003eee <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6818      	ldr	r0, [r3, #0]
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	6819      	ldr	r1, [r3, #0]
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	f000 fc46 	bl	8004754 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	699a      	ldr	r2, [r3, #24]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003ed6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	6999      	ldr	r1, [r3, #24]
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	021a      	lsls	r2, r3, #8
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	619a      	str	r2, [r3, #24]
 8003eec:	e03a      	b.n	8003f64 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d11b      	bne.n	8003f2c <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6818      	ldr	r0, [r3, #0]
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	6819      	ldr	r1, [r3, #0]
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	685a      	ldr	r2, [r3, #4]
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	f000 fc63 	bl	80047ce <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	69da      	ldr	r2, [r3, #28]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f022 020c 	bic.w	r2, r2, #12
 8003f16:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	69d9      	ldr	r1, [r3, #28]
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	689a      	ldr	r2, [r3, #8]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	430a      	orrs	r2, r1
 8003f28:	61da      	str	r2, [r3, #28]
 8003f2a:	e01b      	b.n	8003f64 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6818      	ldr	r0, [r3, #0]
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	6819      	ldr	r1, [r3, #0]
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	685a      	ldr	r2, [r3, #4]
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	f000 fc83 	bl	8004846 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	69da      	ldr	r2, [r3, #28]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003f4e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	69d9      	ldr	r1, [r3, #28]
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	021a      	lsls	r2, r3, #8
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	430a      	orrs	r2, r1
 8003f62:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
	...

08003f78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	60b9      	str	r1, [r7, #8]
 8003f82:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d101      	bne.n	8003f92 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003f8e:	2302      	movs	r3, #2
 8003f90:	e0ac      	b.n	80040ec <HAL_TIM_PWM_ConfigChannel+0x174>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2201      	movs	r2, #1
 8003f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2b0c      	cmp	r3, #12
 8003f9e:	f200 809f 	bhi.w	80040e0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003fa2:	a201      	add	r2, pc, #4	; (adr r2, 8003fa8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fa8:	08003fdd 	.word	0x08003fdd
 8003fac:	080040e1 	.word	0x080040e1
 8003fb0:	080040e1 	.word	0x080040e1
 8003fb4:	080040e1 	.word	0x080040e1
 8003fb8:	0800401d 	.word	0x0800401d
 8003fbc:	080040e1 	.word	0x080040e1
 8003fc0:	080040e1 	.word	0x080040e1
 8003fc4:	080040e1 	.word	0x080040e1
 8003fc8:	0800405f 	.word	0x0800405f
 8003fcc:	080040e1 	.word	0x080040e1
 8003fd0:	080040e1 	.word	0x080040e1
 8003fd4:	080040e1 	.word	0x080040e1
 8003fd8:	0800409f 	.word	0x0800409f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68b9      	ldr	r1, [r7, #8]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f000 f992 	bl	800430c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	699a      	ldr	r2, [r3, #24]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f042 0208 	orr.w	r2, r2, #8
 8003ff6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	699a      	ldr	r2, [r3, #24]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f022 0204 	bic.w	r2, r2, #4
 8004006:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	6999      	ldr	r1, [r3, #24]
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	691a      	ldr	r2, [r3, #16]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	430a      	orrs	r2, r1
 8004018:	619a      	str	r2, [r3, #24]
      break;
 800401a:	e062      	b.n	80040e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68b9      	ldr	r1, [r7, #8]
 8004022:	4618      	mov	r0, r3
 8004024:	f000 f9e2 	bl	80043ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	699a      	ldr	r2, [r3, #24]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004036:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	699a      	ldr	r2, [r3, #24]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004046:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6999      	ldr	r1, [r3, #24]
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	021a      	lsls	r2, r3, #8
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	430a      	orrs	r2, r1
 800405a:	619a      	str	r2, [r3, #24]
      break;
 800405c:	e041      	b.n	80040e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68b9      	ldr	r1, [r7, #8]
 8004064:	4618      	mov	r0, r3
 8004066:	f000 fa37 	bl	80044d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	69da      	ldr	r2, [r3, #28]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f042 0208 	orr.w	r2, r2, #8
 8004078:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	69da      	ldr	r2, [r3, #28]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f022 0204 	bic.w	r2, r2, #4
 8004088:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	69d9      	ldr	r1, [r3, #28]
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	691a      	ldr	r2, [r3, #16]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	430a      	orrs	r2, r1
 800409a:	61da      	str	r2, [r3, #28]
      break;
 800409c:	e021      	b.n	80040e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68b9      	ldr	r1, [r7, #8]
 80040a4:	4618      	mov	r0, r3
 80040a6:	f000 fa8b 	bl	80045c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	69da      	ldr	r2, [r3, #28]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	69da      	ldr	r2, [r3, #28]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	69d9      	ldr	r1, [r3, #28]
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	691b      	ldr	r3, [r3, #16]
 80040d4:	021a      	lsls	r2, r3, #8
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	430a      	orrs	r2, r1
 80040dc:	61da      	str	r2, [r3, #28]
      break;
 80040de:	e000      	b.n	80040e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80040e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3710      	adds	r7, #16
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b085      	sub	sp, #20
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80040fe:	2300      	movs	r3, #0
 8004100:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	2b0c      	cmp	r3, #12
 8004106:	d831      	bhi.n	800416c <HAL_TIM_ReadCapturedValue+0x78>
 8004108:	a201      	add	r2, pc, #4	; (adr r2, 8004110 <HAL_TIM_ReadCapturedValue+0x1c>)
 800410a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800410e:	bf00      	nop
 8004110:	08004145 	.word	0x08004145
 8004114:	0800416d 	.word	0x0800416d
 8004118:	0800416d 	.word	0x0800416d
 800411c:	0800416d 	.word	0x0800416d
 8004120:	0800414f 	.word	0x0800414f
 8004124:	0800416d 	.word	0x0800416d
 8004128:	0800416d 	.word	0x0800416d
 800412c:	0800416d 	.word	0x0800416d
 8004130:	08004159 	.word	0x08004159
 8004134:	0800416d 	.word	0x0800416d
 8004138:	0800416d 	.word	0x0800416d
 800413c:	0800416d 	.word	0x0800416d
 8004140:	08004163 	.word	0x08004163
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800414a:	60fb      	str	r3, [r7, #12]

      break;
 800414c:	e00f      	b.n	800416e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004154:	60fb      	str	r3, [r7, #12]

      break;
 8004156:	e00a      	b.n	800416e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800415e:	60fb      	str	r3, [r7, #12]

      break;
 8004160:	e005      	b.n	800416e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004168:	60fb      	str	r3, [r7, #12]

      break;
 800416a:	e000      	b.n	800416e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800416c:	bf00      	nop
  }

  return tmpreg;
 800416e:	68fb      	ldr	r3, [r7, #12]
}
 8004170:	4618      	mov	r0, r3
 8004172:	3714      	adds	r7, #20
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800417c:	b480      	push	{r7}
 800417e:	b083      	sub	sp, #12
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004184:	bf00      	nop
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004190:	b480      	push	{r7}
 8004192:	b083      	sub	sp, #12
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004198:	bf00      	nop
 800419a:	370c      	adds	r7, #12
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80041c0:	bf00      	nop
 80041c2:	370c      	adds	r7, #12
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4a40      	ldr	r2, [pc, #256]	; (80042e0 <TIM_Base_SetConfig+0x114>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d013      	beq.n	800420c <TIM_Base_SetConfig+0x40>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041ea:	d00f      	beq.n	800420c <TIM_Base_SetConfig+0x40>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a3d      	ldr	r2, [pc, #244]	; (80042e4 <TIM_Base_SetConfig+0x118>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d00b      	beq.n	800420c <TIM_Base_SetConfig+0x40>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a3c      	ldr	r2, [pc, #240]	; (80042e8 <TIM_Base_SetConfig+0x11c>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d007      	beq.n	800420c <TIM_Base_SetConfig+0x40>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a3b      	ldr	r2, [pc, #236]	; (80042ec <TIM_Base_SetConfig+0x120>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d003      	beq.n	800420c <TIM_Base_SetConfig+0x40>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a3a      	ldr	r2, [pc, #232]	; (80042f0 <TIM_Base_SetConfig+0x124>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d108      	bne.n	800421e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004212:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	68fa      	ldr	r2, [r7, #12]
 800421a:	4313      	orrs	r3, r2
 800421c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4a2f      	ldr	r2, [pc, #188]	; (80042e0 <TIM_Base_SetConfig+0x114>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d02b      	beq.n	800427e <TIM_Base_SetConfig+0xb2>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800422c:	d027      	beq.n	800427e <TIM_Base_SetConfig+0xb2>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a2c      	ldr	r2, [pc, #176]	; (80042e4 <TIM_Base_SetConfig+0x118>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d023      	beq.n	800427e <TIM_Base_SetConfig+0xb2>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a2b      	ldr	r2, [pc, #172]	; (80042e8 <TIM_Base_SetConfig+0x11c>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d01f      	beq.n	800427e <TIM_Base_SetConfig+0xb2>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a2a      	ldr	r2, [pc, #168]	; (80042ec <TIM_Base_SetConfig+0x120>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d01b      	beq.n	800427e <TIM_Base_SetConfig+0xb2>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a29      	ldr	r2, [pc, #164]	; (80042f0 <TIM_Base_SetConfig+0x124>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d017      	beq.n	800427e <TIM_Base_SetConfig+0xb2>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a28      	ldr	r2, [pc, #160]	; (80042f4 <TIM_Base_SetConfig+0x128>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d013      	beq.n	800427e <TIM_Base_SetConfig+0xb2>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a27      	ldr	r2, [pc, #156]	; (80042f8 <TIM_Base_SetConfig+0x12c>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d00f      	beq.n	800427e <TIM_Base_SetConfig+0xb2>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a26      	ldr	r2, [pc, #152]	; (80042fc <TIM_Base_SetConfig+0x130>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d00b      	beq.n	800427e <TIM_Base_SetConfig+0xb2>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a25      	ldr	r2, [pc, #148]	; (8004300 <TIM_Base_SetConfig+0x134>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d007      	beq.n	800427e <TIM_Base_SetConfig+0xb2>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a24      	ldr	r2, [pc, #144]	; (8004304 <TIM_Base_SetConfig+0x138>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d003      	beq.n	800427e <TIM_Base_SetConfig+0xb2>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a23      	ldr	r2, [pc, #140]	; (8004308 <TIM_Base_SetConfig+0x13c>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d108      	bne.n	8004290 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004284:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	68fa      	ldr	r2, [r7, #12]
 800428c:	4313      	orrs	r3, r2
 800428e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	4313      	orrs	r3, r2
 800429c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	689a      	ldr	r2, [r3, #8]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	4a0a      	ldr	r2, [pc, #40]	; (80042e0 <TIM_Base_SetConfig+0x114>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d003      	beq.n	80042c4 <TIM_Base_SetConfig+0xf8>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a0c      	ldr	r2, [pc, #48]	; (80042f0 <TIM_Base_SetConfig+0x124>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d103      	bne.n	80042cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	691a      	ldr	r2, [r3, #16]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	615a      	str	r2, [r3, #20]
}
 80042d2:	bf00      	nop
 80042d4:	3714      	adds	r7, #20
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	40010000 	.word	0x40010000
 80042e4:	40000400 	.word	0x40000400
 80042e8:	40000800 	.word	0x40000800
 80042ec:	40000c00 	.word	0x40000c00
 80042f0:	40010400 	.word	0x40010400
 80042f4:	40014000 	.word	0x40014000
 80042f8:	40014400 	.word	0x40014400
 80042fc:	40014800 	.word	0x40014800
 8004300:	40001800 	.word	0x40001800
 8004304:	40001c00 	.word	0x40001c00
 8004308:	40002000 	.word	0x40002000

0800430c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800430c:	b480      	push	{r7}
 800430e:	b087      	sub	sp, #28
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	f023 0201 	bic.w	r2, r3, #1
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	699b      	ldr	r3, [r3, #24]
 8004332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800433a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f023 0303 	bic.w	r3, r3, #3
 8004342:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	4313      	orrs	r3, r2
 800434c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	f023 0302 	bic.w	r3, r3, #2
 8004354:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	4313      	orrs	r3, r2
 800435e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a20      	ldr	r2, [pc, #128]	; (80043e4 <TIM_OC1_SetConfig+0xd8>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d003      	beq.n	8004370 <TIM_OC1_SetConfig+0x64>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a1f      	ldr	r2, [pc, #124]	; (80043e8 <TIM_OC1_SetConfig+0xdc>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d10c      	bne.n	800438a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	f023 0308 	bic.w	r3, r3, #8
 8004376:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	697a      	ldr	r2, [r7, #20]
 800437e:	4313      	orrs	r3, r2
 8004380:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	f023 0304 	bic.w	r3, r3, #4
 8004388:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a15      	ldr	r2, [pc, #84]	; (80043e4 <TIM_OC1_SetConfig+0xd8>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d003      	beq.n	800439a <TIM_OC1_SetConfig+0x8e>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a14      	ldr	r2, [pc, #80]	; (80043e8 <TIM_OC1_SetConfig+0xdc>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d111      	bne.n	80043be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80043a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	695b      	ldr	r3, [r3, #20]
 80043ae:	693a      	ldr	r2, [r7, #16]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	693a      	ldr	r2, [r7, #16]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	693a      	ldr	r2, [r7, #16]
 80043c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	685a      	ldr	r2, [r3, #4]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	621a      	str	r2, [r3, #32]
}
 80043d8:	bf00      	nop
 80043da:	371c      	adds	r7, #28
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr
 80043e4:	40010000 	.word	0x40010000
 80043e8:	40010400 	.word	0x40010400

080043ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b087      	sub	sp, #28
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a1b      	ldr	r3, [r3, #32]
 80043fa:	f023 0210 	bic.w	r2, r3, #16
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	699b      	ldr	r3, [r3, #24]
 8004412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800441a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004422:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	021b      	lsls	r3, r3, #8
 800442a:	68fa      	ldr	r2, [r7, #12]
 800442c:	4313      	orrs	r3, r2
 800442e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	f023 0320 	bic.w	r3, r3, #32
 8004436:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	011b      	lsls	r3, r3, #4
 800443e:	697a      	ldr	r2, [r7, #20]
 8004440:	4313      	orrs	r3, r2
 8004442:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a22      	ldr	r2, [pc, #136]	; (80044d0 <TIM_OC2_SetConfig+0xe4>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d003      	beq.n	8004454 <TIM_OC2_SetConfig+0x68>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4a21      	ldr	r2, [pc, #132]	; (80044d4 <TIM_OC2_SetConfig+0xe8>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d10d      	bne.n	8004470 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800445a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	011b      	lsls	r3, r3, #4
 8004462:	697a      	ldr	r2, [r7, #20]
 8004464:	4313      	orrs	r3, r2
 8004466:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800446e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a17      	ldr	r2, [pc, #92]	; (80044d0 <TIM_OC2_SetConfig+0xe4>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d003      	beq.n	8004480 <TIM_OC2_SetConfig+0x94>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a16      	ldr	r2, [pc, #88]	; (80044d4 <TIM_OC2_SetConfig+0xe8>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d113      	bne.n	80044a8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004486:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800448e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	695b      	ldr	r3, [r3, #20]
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	4313      	orrs	r3, r2
 800449a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	4313      	orrs	r3, r2
 80044a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	693a      	ldr	r2, [r7, #16]
 80044ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	68fa      	ldr	r2, [r7, #12]
 80044b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	685a      	ldr	r2, [r3, #4]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	697a      	ldr	r2, [r7, #20]
 80044c0:	621a      	str	r2, [r3, #32]
}
 80044c2:	bf00      	nop
 80044c4:	371c      	adds	r7, #28
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	40010000 	.word	0x40010000
 80044d4:	40010400 	.word	0x40010400

080044d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044d8:	b480      	push	{r7}
 80044da:	b087      	sub	sp, #28
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a1b      	ldr	r3, [r3, #32]
 80044e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a1b      	ldr	r3, [r3, #32]
 80044f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	69db      	ldr	r3, [r3, #28]
 80044fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004506:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f023 0303 	bic.w	r3, r3, #3
 800450e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	68fa      	ldr	r2, [r7, #12]
 8004516:	4313      	orrs	r3, r2
 8004518:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004520:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	021b      	lsls	r3, r3, #8
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	4313      	orrs	r3, r2
 800452c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a21      	ldr	r2, [pc, #132]	; (80045b8 <TIM_OC3_SetConfig+0xe0>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d003      	beq.n	800453e <TIM_OC3_SetConfig+0x66>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a20      	ldr	r2, [pc, #128]	; (80045bc <TIM_OC3_SetConfig+0xe4>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d10d      	bne.n	800455a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004544:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	021b      	lsls	r3, r3, #8
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	4313      	orrs	r3, r2
 8004550:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004558:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a16      	ldr	r2, [pc, #88]	; (80045b8 <TIM_OC3_SetConfig+0xe0>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d003      	beq.n	800456a <TIM_OC3_SetConfig+0x92>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a15      	ldr	r2, [pc, #84]	; (80045bc <TIM_OC3_SetConfig+0xe4>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d113      	bne.n	8004592 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004570:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004578:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	695b      	ldr	r3, [r3, #20]
 800457e:	011b      	lsls	r3, r3, #4
 8004580:	693a      	ldr	r2, [r7, #16]
 8004582:	4313      	orrs	r3, r2
 8004584:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	011b      	lsls	r3, r3, #4
 800458c:	693a      	ldr	r2, [r7, #16]
 800458e:	4313      	orrs	r3, r2
 8004590:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	693a      	ldr	r2, [r7, #16]
 8004596:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	68fa      	ldr	r2, [r7, #12]
 800459c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	621a      	str	r2, [r3, #32]
}
 80045ac:	bf00      	nop
 80045ae:	371c      	adds	r7, #28
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr
 80045b8:	40010000 	.word	0x40010000
 80045bc:	40010400 	.word	0x40010400

080045c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b087      	sub	sp, #28
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6a1b      	ldr	r3, [r3, #32]
 80045da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	69db      	ldr	r3, [r3, #28]
 80045e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	021b      	lsls	r3, r3, #8
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	4313      	orrs	r3, r2
 8004602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800460a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	031b      	lsls	r3, r3, #12
 8004612:	693a      	ldr	r2, [r7, #16]
 8004614:	4313      	orrs	r3, r2
 8004616:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	4a12      	ldr	r2, [pc, #72]	; (8004664 <TIM_OC4_SetConfig+0xa4>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d003      	beq.n	8004628 <TIM_OC4_SetConfig+0x68>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	4a11      	ldr	r2, [pc, #68]	; (8004668 <TIM_OC4_SetConfig+0xa8>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d109      	bne.n	800463c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800462e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	695b      	ldr	r3, [r3, #20]
 8004634:	019b      	lsls	r3, r3, #6
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	4313      	orrs	r3, r2
 800463a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685a      	ldr	r2, [r3, #4]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	693a      	ldr	r2, [r7, #16]
 8004654:	621a      	str	r2, [r3, #32]
}
 8004656:	bf00      	nop
 8004658:	371c      	adds	r7, #28
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	40010000 	.word	0x40010000
 8004668:	40010400 	.word	0x40010400

0800466c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800466c:	b480      	push	{r7}
 800466e:	b087      	sub	sp, #28
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
 8004678:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	6a1b      	ldr	r3, [r3, #32]
 800467e:	f023 0201 	bic.w	r2, r3, #1
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6a1b      	ldr	r3, [r3, #32]
 8004690:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	4a28      	ldr	r2, [pc, #160]	; (8004738 <TIM_TI1_SetConfig+0xcc>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d01b      	beq.n	80046d2 <TIM_TI1_SetConfig+0x66>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046a0:	d017      	beq.n	80046d2 <TIM_TI1_SetConfig+0x66>
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	4a25      	ldr	r2, [pc, #148]	; (800473c <TIM_TI1_SetConfig+0xd0>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d013      	beq.n	80046d2 <TIM_TI1_SetConfig+0x66>
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	4a24      	ldr	r2, [pc, #144]	; (8004740 <TIM_TI1_SetConfig+0xd4>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d00f      	beq.n	80046d2 <TIM_TI1_SetConfig+0x66>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	4a23      	ldr	r2, [pc, #140]	; (8004744 <TIM_TI1_SetConfig+0xd8>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d00b      	beq.n	80046d2 <TIM_TI1_SetConfig+0x66>
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	4a22      	ldr	r2, [pc, #136]	; (8004748 <TIM_TI1_SetConfig+0xdc>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d007      	beq.n	80046d2 <TIM_TI1_SetConfig+0x66>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	4a21      	ldr	r2, [pc, #132]	; (800474c <TIM_TI1_SetConfig+0xe0>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d003      	beq.n	80046d2 <TIM_TI1_SetConfig+0x66>
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	4a20      	ldr	r2, [pc, #128]	; (8004750 <TIM_TI1_SetConfig+0xe4>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d101      	bne.n	80046d6 <TIM_TI1_SetConfig+0x6a>
 80046d2:	2301      	movs	r3, #1
 80046d4:	e000      	b.n	80046d8 <TIM_TI1_SetConfig+0x6c>
 80046d6:	2300      	movs	r3, #0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d008      	beq.n	80046ee <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	f023 0303 	bic.w	r3, r3, #3
 80046e2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80046e4:	697a      	ldr	r2, [r7, #20]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	617b      	str	r3, [r7, #20]
 80046ec:	e003      	b.n	80046f6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	f043 0301 	orr.w	r3, r3, #1
 80046f4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	011b      	lsls	r3, r3, #4
 8004702:	b2db      	uxtb	r3, r3
 8004704:	697a      	ldr	r2, [r7, #20]
 8004706:	4313      	orrs	r3, r2
 8004708:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	f023 030a 	bic.w	r3, r3, #10
 8004710:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	f003 030a 	and.w	r3, r3, #10
 8004718:	693a      	ldr	r2, [r7, #16]
 800471a:	4313      	orrs	r3, r2
 800471c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	697a      	ldr	r2, [r7, #20]
 8004722:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	621a      	str	r2, [r3, #32]
}
 800472a:	bf00      	nop
 800472c:	371c      	adds	r7, #28
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	40010000 	.word	0x40010000
 800473c:	40000400 	.word	0x40000400
 8004740:	40000800 	.word	0x40000800
 8004744:	40000c00 	.word	0x40000c00
 8004748:	40010400 	.word	0x40010400
 800474c:	40014000 	.word	0x40014000
 8004750:	40001800 	.word	0x40001800

08004754 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004754:	b480      	push	{r7}
 8004756:	b087      	sub	sp, #28
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
 8004760:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6a1b      	ldr	r3, [r3, #32]
 8004766:	f023 0210 	bic.w	r2, r3, #16
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	699b      	ldr	r3, [r3, #24]
 8004772:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6a1b      	ldr	r3, [r3, #32]
 8004778:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004780:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	021b      	lsls	r3, r3, #8
 8004786:	697a      	ldr	r2, [r7, #20]
 8004788:	4313      	orrs	r3, r2
 800478a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004792:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	031b      	lsls	r3, r3, #12
 8004798:	b29b      	uxth	r3, r3
 800479a:	697a      	ldr	r2, [r7, #20]
 800479c:	4313      	orrs	r3, r2
 800479e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80047a6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	011b      	lsls	r3, r3, #4
 80047ac:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80047b0:	693a      	ldr	r2, [r7, #16]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	697a      	ldr	r2, [r7, #20]
 80047ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	693a      	ldr	r2, [r7, #16]
 80047c0:	621a      	str	r2, [r3, #32]
}
 80047c2:	bf00      	nop
 80047c4:	371c      	adds	r7, #28
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr

080047ce <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80047ce:	b480      	push	{r7}
 80047d0:	b087      	sub	sp, #28
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	60f8      	str	r0, [r7, #12]
 80047d6:	60b9      	str	r1, [r7, #8]
 80047d8:	607a      	str	r2, [r7, #4]
 80047da:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6a1b      	ldr	r3, [r3, #32]
 80047e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	69db      	ldr	r3, [r3, #28]
 80047ec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6a1b      	ldr	r3, [r3, #32]
 80047f2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	f023 0303 	bic.w	r3, r3, #3
 80047fa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4313      	orrs	r3, r2
 8004802:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800480a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	011b      	lsls	r3, r3, #4
 8004810:	b2db      	uxtb	r3, r3
 8004812:	697a      	ldr	r2, [r7, #20]
 8004814:	4313      	orrs	r3, r2
 8004816:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800481e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	021b      	lsls	r3, r3, #8
 8004824:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	4313      	orrs	r3, r2
 800482c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	697a      	ldr	r2, [r7, #20]
 8004832:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	621a      	str	r2, [r3, #32]
}
 800483a:	bf00      	nop
 800483c:	371c      	adds	r7, #28
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr

08004846 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004846:	b480      	push	{r7}
 8004848:	b087      	sub	sp, #28
 800484a:	af00      	add	r7, sp, #0
 800484c:	60f8      	str	r0, [r7, #12]
 800484e:	60b9      	str	r1, [r7, #8]
 8004850:	607a      	str	r2, [r7, #4]
 8004852:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	69db      	ldr	r3, [r3, #28]
 8004864:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004872:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	021b      	lsls	r3, r3, #8
 8004878:	697a      	ldr	r2, [r7, #20]
 800487a:	4313      	orrs	r3, r2
 800487c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004884:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	031b      	lsls	r3, r3, #12
 800488a:	b29b      	uxth	r3, r3
 800488c:	697a      	ldr	r2, [r7, #20]
 800488e:	4313      	orrs	r3, r2
 8004890:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004898:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	031b      	lsls	r3, r3, #12
 800489e:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80048a2:	693a      	ldr	r2, [r7, #16]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	697a      	ldr	r2, [r7, #20]
 80048ac:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	621a      	str	r2, [r3, #32]
}
 80048b4:	bf00      	nop
 80048b6:	371c      	adds	r7, #28
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b087      	sub	sp, #28
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	f003 031f 	and.w	r3, r3, #31
 80048d2:	2201      	movs	r2, #1
 80048d4:	fa02 f303 	lsl.w	r3, r2, r3
 80048d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6a1a      	ldr	r2, [r3, #32]
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	43db      	mvns	r3, r3
 80048e2:	401a      	ands	r2, r3
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6a1a      	ldr	r2, [r3, #32]
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	f003 031f 	and.w	r3, r3, #31
 80048f2:	6879      	ldr	r1, [r7, #4]
 80048f4:	fa01 f303 	lsl.w	r3, r1, r3
 80048f8:	431a      	orrs	r2, r3
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	621a      	str	r2, [r3, #32]
}
 80048fe:	bf00      	nop
 8004900:	371c      	adds	r7, #28
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
	...

0800490c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800490c:	b480      	push	{r7}
 800490e:	b085      	sub	sp, #20
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800491c:	2b01      	cmp	r3, #1
 800491e:	d101      	bne.n	8004924 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004920:	2302      	movs	r3, #2
 8004922:	e05a      	b.n	80049da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2202      	movs	r2, #2
 8004930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800494a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68fa      	ldr	r2, [r7, #12]
 8004952:	4313      	orrs	r3, r2
 8004954:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a21      	ldr	r2, [pc, #132]	; (80049e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d022      	beq.n	80049ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004970:	d01d      	beq.n	80049ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a1d      	ldr	r2, [pc, #116]	; (80049ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d018      	beq.n	80049ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a1b      	ldr	r2, [pc, #108]	; (80049f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d013      	beq.n	80049ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a1a      	ldr	r2, [pc, #104]	; (80049f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d00e      	beq.n	80049ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a18      	ldr	r2, [pc, #96]	; (80049f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d009      	beq.n	80049ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a17      	ldr	r2, [pc, #92]	; (80049fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d004      	beq.n	80049ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a15      	ldr	r2, [pc, #84]	; (8004a00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d10c      	bne.n	80049c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	68ba      	ldr	r2, [r7, #8]
 80049bc:	4313      	orrs	r3, r2
 80049be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68ba      	ldr	r2, [r7, #8]
 80049c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049d8:	2300      	movs	r3, #0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3714      	adds	r7, #20
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	40010000 	.word	0x40010000
 80049ec:	40000400 	.word	0x40000400
 80049f0:	40000800 	.word	0x40000800
 80049f4:	40000c00 	.word	0x40000c00
 80049f8:	40010400 	.word	0x40010400
 80049fc:	40014000 	.word	0x40014000
 8004a00:	40001800 	.word	0x40001800

08004a04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b083      	sub	sp, #12
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a0c:	bf00      	nop
 8004a0e:	370c      	adds	r7, #12
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a20:	bf00      	nop
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr

08004a2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d101      	bne.n	8004a3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e03f      	b.n	8004abe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d106      	bne.n	8004a58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f7fd f992 	bl	8001d7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2224      	movs	r2, #36	; 0x24
 8004a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68da      	ldr	r2, [r3, #12]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 f9a7 	bl	8004dc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	691a      	ldr	r2, [r3, #16]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	695a      	ldr	r2, [r3, #20]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68da      	ldr	r2, [r3, #12]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004aa4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004abc:	2300      	movs	r3, #0
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3708      	adds	r7, #8
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}

08004ac6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ac6:	b580      	push	{r7, lr}
 8004ac8:	b08a      	sub	sp, #40	; 0x28
 8004aca:	af02      	add	r7, sp, #8
 8004acc:	60f8      	str	r0, [r7, #12]
 8004ace:	60b9      	str	r1, [r7, #8]
 8004ad0:	603b      	str	r3, [r7, #0]
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b20      	cmp	r3, #32
 8004ae4:	d17c      	bne.n	8004be0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d002      	beq.n	8004af2 <HAL_UART_Transmit+0x2c>
 8004aec:	88fb      	ldrh	r3, [r7, #6]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d101      	bne.n	8004af6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e075      	b.n	8004be2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d101      	bne.n	8004b04 <HAL_UART_Transmit+0x3e>
 8004b00:	2302      	movs	r3, #2
 8004b02:	e06e      	b.n	8004be2 <HAL_UART_Transmit+0x11c>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2221      	movs	r2, #33	; 0x21
 8004b16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b1a:	f7fd fbdf 	bl	80022dc <HAL_GetTick>
 8004b1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	88fa      	ldrh	r2, [r7, #6]
 8004b24:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	88fa      	ldrh	r2, [r7, #6]
 8004b2a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b34:	d108      	bne.n	8004b48 <HAL_UART_Transmit+0x82>
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d104      	bne.n	8004b48 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	61bb      	str	r3, [r7, #24]
 8004b46:	e003      	b.n	8004b50 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004b58:	e02a      	b.n	8004bb0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	9300      	str	r3, [sp, #0]
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	2200      	movs	r2, #0
 8004b62:	2180      	movs	r1, #128	; 0x80
 8004b64:	68f8      	ldr	r0, [r7, #12]
 8004b66:	f000 f8e2 	bl	8004d2e <UART_WaitOnFlagUntilTimeout>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d001      	beq.n	8004b74 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	e036      	b.n	8004be2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d10b      	bne.n	8004b92 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	881b      	ldrh	r3, [r3, #0]
 8004b7e:	461a      	mov	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b88:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	3302      	adds	r3, #2
 8004b8e:	61bb      	str	r3, [r7, #24]
 8004b90:	e007      	b.n	8004ba2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	781a      	ldrb	r2, [r3, #0]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	3301      	adds	r3, #1
 8004ba0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	3b01      	subs	r3, #1
 8004baa:	b29a      	uxth	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1cf      	bne.n	8004b5a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	9300      	str	r3, [sp, #0]
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	2140      	movs	r1, #64	; 0x40
 8004bc4:	68f8      	ldr	r0, [r7, #12]
 8004bc6:	f000 f8b2 	bl	8004d2e <UART_WaitOnFlagUntilTimeout>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d001      	beq.n	8004bd4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e006      	b.n	8004be2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2220      	movs	r2, #32
 8004bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	e000      	b.n	8004be2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004be0:	2302      	movs	r3, #2
  }
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3720      	adds	r7, #32
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}

08004bea <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bea:	b580      	push	{r7, lr}
 8004bec:	b08a      	sub	sp, #40	; 0x28
 8004bee:	af02      	add	r7, sp, #8
 8004bf0:	60f8      	str	r0, [r7, #12]
 8004bf2:	60b9      	str	r1, [r7, #8]
 8004bf4:	603b      	str	r3, [r7, #0]
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b20      	cmp	r3, #32
 8004c08:	f040 808c 	bne.w	8004d24 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d002      	beq.n	8004c18 <HAL_UART_Receive+0x2e>
 8004c12:	88fb      	ldrh	r3, [r7, #6]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d101      	bne.n	8004c1c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e084      	b.n	8004d26 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d101      	bne.n	8004c2a <HAL_UART_Receive+0x40>
 8004c26:	2302      	movs	r3, #2
 8004c28:	e07d      	b.n	8004d26 <HAL_UART_Receive+0x13c>
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2222      	movs	r2, #34	; 0x22
 8004c3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2200      	movs	r2, #0
 8004c44:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c46:	f7fd fb49 	bl	80022dc <HAL_GetTick>
 8004c4a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	88fa      	ldrh	r2, [r7, #6]
 8004c50:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	88fa      	ldrh	r2, [r7, #6]
 8004c56:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c60:	d108      	bne.n	8004c74 <HAL_UART_Receive+0x8a>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d104      	bne.n	8004c74 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	61bb      	str	r3, [r7, #24]
 8004c72:	e003      	b.n	8004c7c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004c84:	e043      	b.n	8004d0e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	9300      	str	r3, [sp, #0]
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	2120      	movs	r1, #32
 8004c90:	68f8      	ldr	r0, [r7, #12]
 8004c92:	f000 f84c 	bl	8004d2e <UART_WaitOnFlagUntilTimeout>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d001      	beq.n	8004ca0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e042      	b.n	8004d26 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d10c      	bne.n	8004cc0 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	3302      	adds	r3, #2
 8004cbc:	61bb      	str	r3, [r7, #24]
 8004cbe:	e01f      	b.n	8004d00 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cc8:	d007      	beq.n	8004cda <HAL_UART_Receive+0xf0>
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d10a      	bne.n	8004ce8 <HAL_UART_Receive+0xfe>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d106      	bne.n	8004ce8 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	b2da      	uxtb	r2, r3
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	701a      	strb	r2, [r3, #0]
 8004ce6:	e008      	b.n	8004cfa <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004cf4:	b2da      	uxtb	r2, r3
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	3b01      	subs	r3, #1
 8004d08:	b29a      	uxth	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d1b6      	bne.n	8004c86 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8004d20:	2300      	movs	r3, #0
 8004d22:	e000      	b.n	8004d26 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8004d24:	2302      	movs	r3, #2
  }
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3720      	adds	r7, #32
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}

08004d2e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004d2e:	b580      	push	{r7, lr}
 8004d30:	b084      	sub	sp, #16
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	60f8      	str	r0, [r7, #12]
 8004d36:	60b9      	str	r1, [r7, #8]
 8004d38:	603b      	str	r3, [r7, #0]
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d3e:	e02c      	b.n	8004d9a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d46:	d028      	beq.n	8004d9a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d007      	beq.n	8004d5e <UART_WaitOnFlagUntilTimeout+0x30>
 8004d4e:	f7fd fac5 	bl	80022dc <HAL_GetTick>
 8004d52:	4602      	mov	r2, r0
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	69ba      	ldr	r2, [r7, #24]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d21d      	bcs.n	8004d9a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68da      	ldr	r2, [r3, #12]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d6c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	695a      	ldr	r2, [r3, #20]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f022 0201 	bic.w	r2, r2, #1
 8004d7c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2220      	movs	r2, #32
 8004d82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e00f      	b.n	8004dba <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	4013      	ands	r3, r2
 8004da4:	68ba      	ldr	r2, [r7, #8]
 8004da6:	429a      	cmp	r2, r3
 8004da8:	bf0c      	ite	eq
 8004daa:	2301      	moveq	r3, #1
 8004dac:	2300      	movne	r3, #0
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	461a      	mov	r2, r3
 8004db2:	79fb      	ldrb	r3, [r7, #7]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d0c3      	beq.n	8004d40 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004db8:	2300      	movs	r3, #0
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3710      	adds	r7, #16
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
	...

08004dc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004dc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004dc8:	b0c0      	sub	sp, #256	; 0x100
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	691b      	ldr	r3, [r3, #16]
 8004dd8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004de0:	68d9      	ldr	r1, [r3, #12]
 8004de2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	ea40 0301 	orr.w	r3, r0, r1
 8004dec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004df2:	689a      	ldr	r2, [r3, #8]
 8004df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e00:	695b      	ldr	r3, [r3, #20]
 8004e02:	431a      	orrs	r2, r3
 8004e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e08:	69db      	ldr	r3, [r3, #28]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004e1c:	f021 010c 	bic.w	r1, r1, #12
 8004e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004e2a:	430b      	orrs	r3, r1
 8004e2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	695b      	ldr	r3, [r3, #20]
 8004e36:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e3e:	6999      	ldr	r1, [r3, #24]
 8004e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	ea40 0301 	orr.w	r3, r0, r1
 8004e4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	4b8f      	ldr	r3, [pc, #572]	; (8005090 <UART_SetConfig+0x2cc>)
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d005      	beq.n	8004e64 <UART_SetConfig+0xa0>
 8004e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	4b8d      	ldr	r3, [pc, #564]	; (8005094 <UART_SetConfig+0x2d0>)
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d104      	bne.n	8004e6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e64:	f7fd fede 	bl	8002c24 <HAL_RCC_GetPCLK2Freq>
 8004e68:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004e6c:	e003      	b.n	8004e76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e6e:	f7fd fec5 	bl	8002bfc <HAL_RCC_GetPCLK1Freq>
 8004e72:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e7a:	69db      	ldr	r3, [r3, #28]
 8004e7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e80:	f040 810c 	bne.w	800509c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004e8e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004e92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004e96:	4622      	mov	r2, r4
 8004e98:	462b      	mov	r3, r5
 8004e9a:	1891      	adds	r1, r2, r2
 8004e9c:	65b9      	str	r1, [r7, #88]	; 0x58
 8004e9e:	415b      	adcs	r3, r3
 8004ea0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004ea2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004ea6:	4621      	mov	r1, r4
 8004ea8:	eb12 0801 	adds.w	r8, r2, r1
 8004eac:	4629      	mov	r1, r5
 8004eae:	eb43 0901 	adc.w	r9, r3, r1
 8004eb2:	f04f 0200 	mov.w	r2, #0
 8004eb6:	f04f 0300 	mov.w	r3, #0
 8004eba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ebe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ec2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ec6:	4690      	mov	r8, r2
 8004ec8:	4699      	mov	r9, r3
 8004eca:	4623      	mov	r3, r4
 8004ecc:	eb18 0303 	adds.w	r3, r8, r3
 8004ed0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004ed4:	462b      	mov	r3, r5
 8004ed6:	eb49 0303 	adc.w	r3, r9, r3
 8004eda:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004eea:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004eee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004ef2:	460b      	mov	r3, r1
 8004ef4:	18db      	adds	r3, r3, r3
 8004ef6:	653b      	str	r3, [r7, #80]	; 0x50
 8004ef8:	4613      	mov	r3, r2
 8004efa:	eb42 0303 	adc.w	r3, r2, r3
 8004efe:	657b      	str	r3, [r7, #84]	; 0x54
 8004f00:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004f04:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004f08:	f7fb fe8e 	bl	8000c28 <__aeabi_uldivmod>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	460b      	mov	r3, r1
 8004f10:	4b61      	ldr	r3, [pc, #388]	; (8005098 <UART_SetConfig+0x2d4>)
 8004f12:	fba3 2302 	umull	r2, r3, r3, r2
 8004f16:	095b      	lsrs	r3, r3, #5
 8004f18:	011c      	lsls	r4, r3, #4
 8004f1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004f24:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004f28:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004f2c:	4642      	mov	r2, r8
 8004f2e:	464b      	mov	r3, r9
 8004f30:	1891      	adds	r1, r2, r2
 8004f32:	64b9      	str	r1, [r7, #72]	; 0x48
 8004f34:	415b      	adcs	r3, r3
 8004f36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f38:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004f3c:	4641      	mov	r1, r8
 8004f3e:	eb12 0a01 	adds.w	sl, r2, r1
 8004f42:	4649      	mov	r1, r9
 8004f44:	eb43 0b01 	adc.w	fp, r3, r1
 8004f48:	f04f 0200 	mov.w	r2, #0
 8004f4c:	f04f 0300 	mov.w	r3, #0
 8004f50:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f54:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f5c:	4692      	mov	sl, r2
 8004f5e:	469b      	mov	fp, r3
 8004f60:	4643      	mov	r3, r8
 8004f62:	eb1a 0303 	adds.w	r3, sl, r3
 8004f66:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004f6a:	464b      	mov	r3, r9
 8004f6c:	eb4b 0303 	adc.w	r3, fp, r3
 8004f70:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004f80:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004f84:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004f88:	460b      	mov	r3, r1
 8004f8a:	18db      	adds	r3, r3, r3
 8004f8c:	643b      	str	r3, [r7, #64]	; 0x40
 8004f8e:	4613      	mov	r3, r2
 8004f90:	eb42 0303 	adc.w	r3, r2, r3
 8004f94:	647b      	str	r3, [r7, #68]	; 0x44
 8004f96:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004f9a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004f9e:	f7fb fe43 	bl	8000c28 <__aeabi_uldivmod>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	460b      	mov	r3, r1
 8004fa6:	4611      	mov	r1, r2
 8004fa8:	4b3b      	ldr	r3, [pc, #236]	; (8005098 <UART_SetConfig+0x2d4>)
 8004faa:	fba3 2301 	umull	r2, r3, r3, r1
 8004fae:	095b      	lsrs	r3, r3, #5
 8004fb0:	2264      	movs	r2, #100	; 0x64
 8004fb2:	fb02 f303 	mul.w	r3, r2, r3
 8004fb6:	1acb      	subs	r3, r1, r3
 8004fb8:	00db      	lsls	r3, r3, #3
 8004fba:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004fbe:	4b36      	ldr	r3, [pc, #216]	; (8005098 <UART_SetConfig+0x2d4>)
 8004fc0:	fba3 2302 	umull	r2, r3, r3, r2
 8004fc4:	095b      	lsrs	r3, r3, #5
 8004fc6:	005b      	lsls	r3, r3, #1
 8004fc8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004fcc:	441c      	add	r4, r3
 8004fce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004fd8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004fdc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004fe0:	4642      	mov	r2, r8
 8004fe2:	464b      	mov	r3, r9
 8004fe4:	1891      	adds	r1, r2, r2
 8004fe6:	63b9      	str	r1, [r7, #56]	; 0x38
 8004fe8:	415b      	adcs	r3, r3
 8004fea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004fec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004ff0:	4641      	mov	r1, r8
 8004ff2:	1851      	adds	r1, r2, r1
 8004ff4:	6339      	str	r1, [r7, #48]	; 0x30
 8004ff6:	4649      	mov	r1, r9
 8004ff8:	414b      	adcs	r3, r1
 8004ffa:	637b      	str	r3, [r7, #52]	; 0x34
 8004ffc:	f04f 0200 	mov.w	r2, #0
 8005000:	f04f 0300 	mov.w	r3, #0
 8005004:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005008:	4659      	mov	r1, fp
 800500a:	00cb      	lsls	r3, r1, #3
 800500c:	4651      	mov	r1, sl
 800500e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005012:	4651      	mov	r1, sl
 8005014:	00ca      	lsls	r2, r1, #3
 8005016:	4610      	mov	r0, r2
 8005018:	4619      	mov	r1, r3
 800501a:	4603      	mov	r3, r0
 800501c:	4642      	mov	r2, r8
 800501e:	189b      	adds	r3, r3, r2
 8005020:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005024:	464b      	mov	r3, r9
 8005026:	460a      	mov	r2, r1
 8005028:	eb42 0303 	adc.w	r3, r2, r3
 800502c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800503c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005040:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005044:	460b      	mov	r3, r1
 8005046:	18db      	adds	r3, r3, r3
 8005048:	62bb      	str	r3, [r7, #40]	; 0x28
 800504a:	4613      	mov	r3, r2
 800504c:	eb42 0303 	adc.w	r3, r2, r3
 8005050:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005052:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005056:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800505a:	f7fb fde5 	bl	8000c28 <__aeabi_uldivmod>
 800505e:	4602      	mov	r2, r0
 8005060:	460b      	mov	r3, r1
 8005062:	4b0d      	ldr	r3, [pc, #52]	; (8005098 <UART_SetConfig+0x2d4>)
 8005064:	fba3 1302 	umull	r1, r3, r3, r2
 8005068:	095b      	lsrs	r3, r3, #5
 800506a:	2164      	movs	r1, #100	; 0x64
 800506c:	fb01 f303 	mul.w	r3, r1, r3
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	00db      	lsls	r3, r3, #3
 8005074:	3332      	adds	r3, #50	; 0x32
 8005076:	4a08      	ldr	r2, [pc, #32]	; (8005098 <UART_SetConfig+0x2d4>)
 8005078:	fba2 2303 	umull	r2, r3, r2, r3
 800507c:	095b      	lsrs	r3, r3, #5
 800507e:	f003 0207 	and.w	r2, r3, #7
 8005082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4422      	add	r2, r4
 800508a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800508c:	e105      	b.n	800529a <UART_SetConfig+0x4d6>
 800508e:	bf00      	nop
 8005090:	40011000 	.word	0x40011000
 8005094:	40011400 	.word	0x40011400
 8005098:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800509c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050a0:	2200      	movs	r2, #0
 80050a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80050a6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80050aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80050ae:	4642      	mov	r2, r8
 80050b0:	464b      	mov	r3, r9
 80050b2:	1891      	adds	r1, r2, r2
 80050b4:	6239      	str	r1, [r7, #32]
 80050b6:	415b      	adcs	r3, r3
 80050b8:	627b      	str	r3, [r7, #36]	; 0x24
 80050ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80050be:	4641      	mov	r1, r8
 80050c0:	1854      	adds	r4, r2, r1
 80050c2:	4649      	mov	r1, r9
 80050c4:	eb43 0501 	adc.w	r5, r3, r1
 80050c8:	f04f 0200 	mov.w	r2, #0
 80050cc:	f04f 0300 	mov.w	r3, #0
 80050d0:	00eb      	lsls	r3, r5, #3
 80050d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050d6:	00e2      	lsls	r2, r4, #3
 80050d8:	4614      	mov	r4, r2
 80050da:	461d      	mov	r5, r3
 80050dc:	4643      	mov	r3, r8
 80050de:	18e3      	adds	r3, r4, r3
 80050e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80050e4:	464b      	mov	r3, r9
 80050e6:	eb45 0303 	adc.w	r3, r5, r3
 80050ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80050ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80050fa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80050fe:	f04f 0200 	mov.w	r2, #0
 8005102:	f04f 0300 	mov.w	r3, #0
 8005106:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800510a:	4629      	mov	r1, r5
 800510c:	008b      	lsls	r3, r1, #2
 800510e:	4621      	mov	r1, r4
 8005110:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005114:	4621      	mov	r1, r4
 8005116:	008a      	lsls	r2, r1, #2
 8005118:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800511c:	f7fb fd84 	bl	8000c28 <__aeabi_uldivmod>
 8005120:	4602      	mov	r2, r0
 8005122:	460b      	mov	r3, r1
 8005124:	4b60      	ldr	r3, [pc, #384]	; (80052a8 <UART_SetConfig+0x4e4>)
 8005126:	fba3 2302 	umull	r2, r3, r3, r2
 800512a:	095b      	lsrs	r3, r3, #5
 800512c:	011c      	lsls	r4, r3, #4
 800512e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005132:	2200      	movs	r2, #0
 8005134:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005138:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800513c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005140:	4642      	mov	r2, r8
 8005142:	464b      	mov	r3, r9
 8005144:	1891      	adds	r1, r2, r2
 8005146:	61b9      	str	r1, [r7, #24]
 8005148:	415b      	adcs	r3, r3
 800514a:	61fb      	str	r3, [r7, #28]
 800514c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005150:	4641      	mov	r1, r8
 8005152:	1851      	adds	r1, r2, r1
 8005154:	6139      	str	r1, [r7, #16]
 8005156:	4649      	mov	r1, r9
 8005158:	414b      	adcs	r3, r1
 800515a:	617b      	str	r3, [r7, #20]
 800515c:	f04f 0200 	mov.w	r2, #0
 8005160:	f04f 0300 	mov.w	r3, #0
 8005164:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005168:	4659      	mov	r1, fp
 800516a:	00cb      	lsls	r3, r1, #3
 800516c:	4651      	mov	r1, sl
 800516e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005172:	4651      	mov	r1, sl
 8005174:	00ca      	lsls	r2, r1, #3
 8005176:	4610      	mov	r0, r2
 8005178:	4619      	mov	r1, r3
 800517a:	4603      	mov	r3, r0
 800517c:	4642      	mov	r2, r8
 800517e:	189b      	adds	r3, r3, r2
 8005180:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005184:	464b      	mov	r3, r9
 8005186:	460a      	mov	r2, r1
 8005188:	eb42 0303 	adc.w	r3, r2, r3
 800518c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	67bb      	str	r3, [r7, #120]	; 0x78
 800519a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800519c:	f04f 0200 	mov.w	r2, #0
 80051a0:	f04f 0300 	mov.w	r3, #0
 80051a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80051a8:	4649      	mov	r1, r9
 80051aa:	008b      	lsls	r3, r1, #2
 80051ac:	4641      	mov	r1, r8
 80051ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051b2:	4641      	mov	r1, r8
 80051b4:	008a      	lsls	r2, r1, #2
 80051b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80051ba:	f7fb fd35 	bl	8000c28 <__aeabi_uldivmod>
 80051be:	4602      	mov	r2, r0
 80051c0:	460b      	mov	r3, r1
 80051c2:	4b39      	ldr	r3, [pc, #228]	; (80052a8 <UART_SetConfig+0x4e4>)
 80051c4:	fba3 1302 	umull	r1, r3, r3, r2
 80051c8:	095b      	lsrs	r3, r3, #5
 80051ca:	2164      	movs	r1, #100	; 0x64
 80051cc:	fb01 f303 	mul.w	r3, r1, r3
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	011b      	lsls	r3, r3, #4
 80051d4:	3332      	adds	r3, #50	; 0x32
 80051d6:	4a34      	ldr	r2, [pc, #208]	; (80052a8 <UART_SetConfig+0x4e4>)
 80051d8:	fba2 2303 	umull	r2, r3, r2, r3
 80051dc:	095b      	lsrs	r3, r3, #5
 80051de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051e2:	441c      	add	r4, r3
 80051e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051e8:	2200      	movs	r2, #0
 80051ea:	673b      	str	r3, [r7, #112]	; 0x70
 80051ec:	677a      	str	r2, [r7, #116]	; 0x74
 80051ee:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80051f2:	4642      	mov	r2, r8
 80051f4:	464b      	mov	r3, r9
 80051f6:	1891      	adds	r1, r2, r2
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	415b      	adcs	r3, r3
 80051fc:	60fb      	str	r3, [r7, #12]
 80051fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005202:	4641      	mov	r1, r8
 8005204:	1851      	adds	r1, r2, r1
 8005206:	6039      	str	r1, [r7, #0]
 8005208:	4649      	mov	r1, r9
 800520a:	414b      	adcs	r3, r1
 800520c:	607b      	str	r3, [r7, #4]
 800520e:	f04f 0200 	mov.w	r2, #0
 8005212:	f04f 0300 	mov.w	r3, #0
 8005216:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800521a:	4659      	mov	r1, fp
 800521c:	00cb      	lsls	r3, r1, #3
 800521e:	4651      	mov	r1, sl
 8005220:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005224:	4651      	mov	r1, sl
 8005226:	00ca      	lsls	r2, r1, #3
 8005228:	4610      	mov	r0, r2
 800522a:	4619      	mov	r1, r3
 800522c:	4603      	mov	r3, r0
 800522e:	4642      	mov	r2, r8
 8005230:	189b      	adds	r3, r3, r2
 8005232:	66bb      	str	r3, [r7, #104]	; 0x68
 8005234:	464b      	mov	r3, r9
 8005236:	460a      	mov	r2, r1
 8005238:	eb42 0303 	adc.w	r3, r2, r3
 800523c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800523e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	663b      	str	r3, [r7, #96]	; 0x60
 8005248:	667a      	str	r2, [r7, #100]	; 0x64
 800524a:	f04f 0200 	mov.w	r2, #0
 800524e:	f04f 0300 	mov.w	r3, #0
 8005252:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005256:	4649      	mov	r1, r9
 8005258:	008b      	lsls	r3, r1, #2
 800525a:	4641      	mov	r1, r8
 800525c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005260:	4641      	mov	r1, r8
 8005262:	008a      	lsls	r2, r1, #2
 8005264:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005268:	f7fb fcde 	bl	8000c28 <__aeabi_uldivmod>
 800526c:	4602      	mov	r2, r0
 800526e:	460b      	mov	r3, r1
 8005270:	4b0d      	ldr	r3, [pc, #52]	; (80052a8 <UART_SetConfig+0x4e4>)
 8005272:	fba3 1302 	umull	r1, r3, r3, r2
 8005276:	095b      	lsrs	r3, r3, #5
 8005278:	2164      	movs	r1, #100	; 0x64
 800527a:	fb01 f303 	mul.w	r3, r1, r3
 800527e:	1ad3      	subs	r3, r2, r3
 8005280:	011b      	lsls	r3, r3, #4
 8005282:	3332      	adds	r3, #50	; 0x32
 8005284:	4a08      	ldr	r2, [pc, #32]	; (80052a8 <UART_SetConfig+0x4e4>)
 8005286:	fba2 2303 	umull	r2, r3, r2, r3
 800528a:	095b      	lsrs	r3, r3, #5
 800528c:	f003 020f 	and.w	r2, r3, #15
 8005290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4422      	add	r2, r4
 8005298:	609a      	str	r2, [r3, #8]
}
 800529a:	bf00      	nop
 800529c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80052a0:	46bd      	mov	sp, r7
 80052a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052a6:	bf00      	nop
 80052a8:	51eb851f 	.word	0x51eb851f

080052ac <atoi>:
 80052ac:	220a      	movs	r2, #10
 80052ae:	2100      	movs	r1, #0
 80052b0:	f000 bd3e 	b.w	8005d30 <strtol>

080052b4 <__errno>:
 80052b4:	4b01      	ldr	r3, [pc, #4]	; (80052bc <__errno+0x8>)
 80052b6:	6818      	ldr	r0, [r3, #0]
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	2000001c 	.word	0x2000001c

080052c0 <__libc_init_array>:
 80052c0:	b570      	push	{r4, r5, r6, lr}
 80052c2:	4d0d      	ldr	r5, [pc, #52]	; (80052f8 <__libc_init_array+0x38>)
 80052c4:	4c0d      	ldr	r4, [pc, #52]	; (80052fc <__libc_init_array+0x3c>)
 80052c6:	1b64      	subs	r4, r4, r5
 80052c8:	10a4      	asrs	r4, r4, #2
 80052ca:	2600      	movs	r6, #0
 80052cc:	42a6      	cmp	r6, r4
 80052ce:	d109      	bne.n	80052e4 <__libc_init_array+0x24>
 80052d0:	4d0b      	ldr	r5, [pc, #44]	; (8005300 <__libc_init_array+0x40>)
 80052d2:	4c0c      	ldr	r4, [pc, #48]	; (8005304 <__libc_init_array+0x44>)
 80052d4:	f002 ff90 	bl	80081f8 <_init>
 80052d8:	1b64      	subs	r4, r4, r5
 80052da:	10a4      	asrs	r4, r4, #2
 80052dc:	2600      	movs	r6, #0
 80052de:	42a6      	cmp	r6, r4
 80052e0:	d105      	bne.n	80052ee <__libc_init_array+0x2e>
 80052e2:	bd70      	pop	{r4, r5, r6, pc}
 80052e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80052e8:	4798      	blx	r3
 80052ea:	3601      	adds	r6, #1
 80052ec:	e7ee      	b.n	80052cc <__libc_init_array+0xc>
 80052ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80052f2:	4798      	blx	r3
 80052f4:	3601      	adds	r6, #1
 80052f6:	e7f2      	b.n	80052de <__libc_init_array+0x1e>
 80052f8:	080086a4 	.word	0x080086a4
 80052fc:	080086a4 	.word	0x080086a4
 8005300:	080086a4 	.word	0x080086a4
 8005304:	080086a8 	.word	0x080086a8

08005308 <memset>:
 8005308:	4402      	add	r2, r0
 800530a:	4603      	mov	r3, r0
 800530c:	4293      	cmp	r3, r2
 800530e:	d100      	bne.n	8005312 <memset+0xa>
 8005310:	4770      	bx	lr
 8005312:	f803 1b01 	strb.w	r1, [r3], #1
 8005316:	e7f9      	b.n	800530c <memset+0x4>

08005318 <__cvt>:
 8005318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800531c:	ec55 4b10 	vmov	r4, r5, d0
 8005320:	2d00      	cmp	r5, #0
 8005322:	460e      	mov	r6, r1
 8005324:	4619      	mov	r1, r3
 8005326:	462b      	mov	r3, r5
 8005328:	bfbb      	ittet	lt
 800532a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800532e:	461d      	movlt	r5, r3
 8005330:	2300      	movge	r3, #0
 8005332:	232d      	movlt	r3, #45	; 0x2d
 8005334:	700b      	strb	r3, [r1, #0]
 8005336:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005338:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800533c:	4691      	mov	r9, r2
 800533e:	f023 0820 	bic.w	r8, r3, #32
 8005342:	bfbc      	itt	lt
 8005344:	4622      	movlt	r2, r4
 8005346:	4614      	movlt	r4, r2
 8005348:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800534c:	d005      	beq.n	800535a <__cvt+0x42>
 800534e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005352:	d100      	bne.n	8005356 <__cvt+0x3e>
 8005354:	3601      	adds	r6, #1
 8005356:	2102      	movs	r1, #2
 8005358:	e000      	b.n	800535c <__cvt+0x44>
 800535a:	2103      	movs	r1, #3
 800535c:	ab03      	add	r3, sp, #12
 800535e:	9301      	str	r3, [sp, #4]
 8005360:	ab02      	add	r3, sp, #8
 8005362:	9300      	str	r3, [sp, #0]
 8005364:	ec45 4b10 	vmov	d0, r4, r5
 8005368:	4653      	mov	r3, sl
 800536a:	4632      	mov	r2, r6
 800536c:	f000 fd78 	bl	8005e60 <_dtoa_r>
 8005370:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005374:	4607      	mov	r7, r0
 8005376:	d102      	bne.n	800537e <__cvt+0x66>
 8005378:	f019 0f01 	tst.w	r9, #1
 800537c:	d022      	beq.n	80053c4 <__cvt+0xac>
 800537e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005382:	eb07 0906 	add.w	r9, r7, r6
 8005386:	d110      	bne.n	80053aa <__cvt+0x92>
 8005388:	783b      	ldrb	r3, [r7, #0]
 800538a:	2b30      	cmp	r3, #48	; 0x30
 800538c:	d10a      	bne.n	80053a4 <__cvt+0x8c>
 800538e:	2200      	movs	r2, #0
 8005390:	2300      	movs	r3, #0
 8005392:	4620      	mov	r0, r4
 8005394:	4629      	mov	r1, r5
 8005396:	f7fb fbb7 	bl	8000b08 <__aeabi_dcmpeq>
 800539a:	b918      	cbnz	r0, 80053a4 <__cvt+0x8c>
 800539c:	f1c6 0601 	rsb	r6, r6, #1
 80053a0:	f8ca 6000 	str.w	r6, [sl]
 80053a4:	f8da 3000 	ldr.w	r3, [sl]
 80053a8:	4499      	add	r9, r3
 80053aa:	2200      	movs	r2, #0
 80053ac:	2300      	movs	r3, #0
 80053ae:	4620      	mov	r0, r4
 80053b0:	4629      	mov	r1, r5
 80053b2:	f7fb fba9 	bl	8000b08 <__aeabi_dcmpeq>
 80053b6:	b108      	cbz	r0, 80053bc <__cvt+0xa4>
 80053b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80053bc:	2230      	movs	r2, #48	; 0x30
 80053be:	9b03      	ldr	r3, [sp, #12]
 80053c0:	454b      	cmp	r3, r9
 80053c2:	d307      	bcc.n	80053d4 <__cvt+0xbc>
 80053c4:	9b03      	ldr	r3, [sp, #12]
 80053c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80053c8:	1bdb      	subs	r3, r3, r7
 80053ca:	4638      	mov	r0, r7
 80053cc:	6013      	str	r3, [r2, #0]
 80053ce:	b004      	add	sp, #16
 80053d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053d4:	1c59      	adds	r1, r3, #1
 80053d6:	9103      	str	r1, [sp, #12]
 80053d8:	701a      	strb	r2, [r3, #0]
 80053da:	e7f0      	b.n	80053be <__cvt+0xa6>

080053dc <__exponent>:
 80053dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053de:	4603      	mov	r3, r0
 80053e0:	2900      	cmp	r1, #0
 80053e2:	bfb8      	it	lt
 80053e4:	4249      	neglt	r1, r1
 80053e6:	f803 2b02 	strb.w	r2, [r3], #2
 80053ea:	bfb4      	ite	lt
 80053ec:	222d      	movlt	r2, #45	; 0x2d
 80053ee:	222b      	movge	r2, #43	; 0x2b
 80053f0:	2909      	cmp	r1, #9
 80053f2:	7042      	strb	r2, [r0, #1]
 80053f4:	dd2a      	ble.n	800544c <__exponent+0x70>
 80053f6:	f10d 0407 	add.w	r4, sp, #7
 80053fa:	46a4      	mov	ip, r4
 80053fc:	270a      	movs	r7, #10
 80053fe:	46a6      	mov	lr, r4
 8005400:	460a      	mov	r2, r1
 8005402:	fb91 f6f7 	sdiv	r6, r1, r7
 8005406:	fb07 1516 	mls	r5, r7, r6, r1
 800540a:	3530      	adds	r5, #48	; 0x30
 800540c:	2a63      	cmp	r2, #99	; 0x63
 800540e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005412:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005416:	4631      	mov	r1, r6
 8005418:	dcf1      	bgt.n	80053fe <__exponent+0x22>
 800541a:	3130      	adds	r1, #48	; 0x30
 800541c:	f1ae 0502 	sub.w	r5, lr, #2
 8005420:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005424:	1c44      	adds	r4, r0, #1
 8005426:	4629      	mov	r1, r5
 8005428:	4561      	cmp	r1, ip
 800542a:	d30a      	bcc.n	8005442 <__exponent+0x66>
 800542c:	f10d 0209 	add.w	r2, sp, #9
 8005430:	eba2 020e 	sub.w	r2, r2, lr
 8005434:	4565      	cmp	r5, ip
 8005436:	bf88      	it	hi
 8005438:	2200      	movhi	r2, #0
 800543a:	4413      	add	r3, r2
 800543c:	1a18      	subs	r0, r3, r0
 800543e:	b003      	add	sp, #12
 8005440:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005442:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005446:	f804 2f01 	strb.w	r2, [r4, #1]!
 800544a:	e7ed      	b.n	8005428 <__exponent+0x4c>
 800544c:	2330      	movs	r3, #48	; 0x30
 800544e:	3130      	adds	r1, #48	; 0x30
 8005450:	7083      	strb	r3, [r0, #2]
 8005452:	70c1      	strb	r1, [r0, #3]
 8005454:	1d03      	adds	r3, r0, #4
 8005456:	e7f1      	b.n	800543c <__exponent+0x60>

08005458 <_printf_float>:
 8005458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800545c:	ed2d 8b02 	vpush	{d8}
 8005460:	b08d      	sub	sp, #52	; 0x34
 8005462:	460c      	mov	r4, r1
 8005464:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005468:	4616      	mov	r6, r2
 800546a:	461f      	mov	r7, r3
 800546c:	4605      	mov	r5, r0
 800546e:	f001 fae5 	bl	8006a3c <_localeconv_r>
 8005472:	f8d0 a000 	ldr.w	sl, [r0]
 8005476:	4650      	mov	r0, sl
 8005478:	f7fa feca 	bl	8000210 <strlen>
 800547c:	2300      	movs	r3, #0
 800547e:	930a      	str	r3, [sp, #40]	; 0x28
 8005480:	6823      	ldr	r3, [r4, #0]
 8005482:	9305      	str	r3, [sp, #20]
 8005484:	f8d8 3000 	ldr.w	r3, [r8]
 8005488:	f894 b018 	ldrb.w	fp, [r4, #24]
 800548c:	3307      	adds	r3, #7
 800548e:	f023 0307 	bic.w	r3, r3, #7
 8005492:	f103 0208 	add.w	r2, r3, #8
 8005496:	f8c8 2000 	str.w	r2, [r8]
 800549a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80054a2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80054a6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80054aa:	9307      	str	r3, [sp, #28]
 80054ac:	f8cd 8018 	str.w	r8, [sp, #24]
 80054b0:	ee08 0a10 	vmov	s16, r0
 80054b4:	4b9f      	ldr	r3, [pc, #636]	; (8005734 <_printf_float+0x2dc>)
 80054b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054ba:	f04f 32ff 	mov.w	r2, #4294967295
 80054be:	f7fb fb55 	bl	8000b6c <__aeabi_dcmpun>
 80054c2:	bb88      	cbnz	r0, 8005528 <_printf_float+0xd0>
 80054c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054c8:	4b9a      	ldr	r3, [pc, #616]	; (8005734 <_printf_float+0x2dc>)
 80054ca:	f04f 32ff 	mov.w	r2, #4294967295
 80054ce:	f7fb fb2f 	bl	8000b30 <__aeabi_dcmple>
 80054d2:	bb48      	cbnz	r0, 8005528 <_printf_float+0xd0>
 80054d4:	2200      	movs	r2, #0
 80054d6:	2300      	movs	r3, #0
 80054d8:	4640      	mov	r0, r8
 80054da:	4649      	mov	r1, r9
 80054dc:	f7fb fb1e 	bl	8000b1c <__aeabi_dcmplt>
 80054e0:	b110      	cbz	r0, 80054e8 <_printf_float+0x90>
 80054e2:	232d      	movs	r3, #45	; 0x2d
 80054e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054e8:	4b93      	ldr	r3, [pc, #588]	; (8005738 <_printf_float+0x2e0>)
 80054ea:	4894      	ldr	r0, [pc, #592]	; (800573c <_printf_float+0x2e4>)
 80054ec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80054f0:	bf94      	ite	ls
 80054f2:	4698      	movls	r8, r3
 80054f4:	4680      	movhi	r8, r0
 80054f6:	2303      	movs	r3, #3
 80054f8:	6123      	str	r3, [r4, #16]
 80054fa:	9b05      	ldr	r3, [sp, #20]
 80054fc:	f023 0204 	bic.w	r2, r3, #4
 8005500:	6022      	str	r2, [r4, #0]
 8005502:	f04f 0900 	mov.w	r9, #0
 8005506:	9700      	str	r7, [sp, #0]
 8005508:	4633      	mov	r3, r6
 800550a:	aa0b      	add	r2, sp, #44	; 0x2c
 800550c:	4621      	mov	r1, r4
 800550e:	4628      	mov	r0, r5
 8005510:	f000 f9d8 	bl	80058c4 <_printf_common>
 8005514:	3001      	adds	r0, #1
 8005516:	f040 8090 	bne.w	800563a <_printf_float+0x1e2>
 800551a:	f04f 30ff 	mov.w	r0, #4294967295
 800551e:	b00d      	add	sp, #52	; 0x34
 8005520:	ecbd 8b02 	vpop	{d8}
 8005524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005528:	4642      	mov	r2, r8
 800552a:	464b      	mov	r3, r9
 800552c:	4640      	mov	r0, r8
 800552e:	4649      	mov	r1, r9
 8005530:	f7fb fb1c 	bl	8000b6c <__aeabi_dcmpun>
 8005534:	b140      	cbz	r0, 8005548 <_printf_float+0xf0>
 8005536:	464b      	mov	r3, r9
 8005538:	2b00      	cmp	r3, #0
 800553a:	bfbc      	itt	lt
 800553c:	232d      	movlt	r3, #45	; 0x2d
 800553e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005542:	487f      	ldr	r0, [pc, #508]	; (8005740 <_printf_float+0x2e8>)
 8005544:	4b7f      	ldr	r3, [pc, #508]	; (8005744 <_printf_float+0x2ec>)
 8005546:	e7d1      	b.n	80054ec <_printf_float+0x94>
 8005548:	6863      	ldr	r3, [r4, #4]
 800554a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800554e:	9206      	str	r2, [sp, #24]
 8005550:	1c5a      	adds	r2, r3, #1
 8005552:	d13f      	bne.n	80055d4 <_printf_float+0x17c>
 8005554:	2306      	movs	r3, #6
 8005556:	6063      	str	r3, [r4, #4]
 8005558:	9b05      	ldr	r3, [sp, #20]
 800555a:	6861      	ldr	r1, [r4, #4]
 800555c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005560:	2300      	movs	r3, #0
 8005562:	9303      	str	r3, [sp, #12]
 8005564:	ab0a      	add	r3, sp, #40	; 0x28
 8005566:	e9cd b301 	strd	fp, r3, [sp, #4]
 800556a:	ab09      	add	r3, sp, #36	; 0x24
 800556c:	ec49 8b10 	vmov	d0, r8, r9
 8005570:	9300      	str	r3, [sp, #0]
 8005572:	6022      	str	r2, [r4, #0]
 8005574:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005578:	4628      	mov	r0, r5
 800557a:	f7ff fecd 	bl	8005318 <__cvt>
 800557e:	9b06      	ldr	r3, [sp, #24]
 8005580:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005582:	2b47      	cmp	r3, #71	; 0x47
 8005584:	4680      	mov	r8, r0
 8005586:	d108      	bne.n	800559a <_printf_float+0x142>
 8005588:	1cc8      	adds	r0, r1, #3
 800558a:	db02      	blt.n	8005592 <_printf_float+0x13a>
 800558c:	6863      	ldr	r3, [r4, #4]
 800558e:	4299      	cmp	r1, r3
 8005590:	dd41      	ble.n	8005616 <_printf_float+0x1be>
 8005592:	f1ab 0b02 	sub.w	fp, fp, #2
 8005596:	fa5f fb8b 	uxtb.w	fp, fp
 800559a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800559e:	d820      	bhi.n	80055e2 <_printf_float+0x18a>
 80055a0:	3901      	subs	r1, #1
 80055a2:	465a      	mov	r2, fp
 80055a4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80055a8:	9109      	str	r1, [sp, #36]	; 0x24
 80055aa:	f7ff ff17 	bl	80053dc <__exponent>
 80055ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055b0:	1813      	adds	r3, r2, r0
 80055b2:	2a01      	cmp	r2, #1
 80055b4:	4681      	mov	r9, r0
 80055b6:	6123      	str	r3, [r4, #16]
 80055b8:	dc02      	bgt.n	80055c0 <_printf_float+0x168>
 80055ba:	6822      	ldr	r2, [r4, #0]
 80055bc:	07d2      	lsls	r2, r2, #31
 80055be:	d501      	bpl.n	80055c4 <_printf_float+0x16c>
 80055c0:	3301      	adds	r3, #1
 80055c2:	6123      	str	r3, [r4, #16]
 80055c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d09c      	beq.n	8005506 <_printf_float+0xae>
 80055cc:	232d      	movs	r3, #45	; 0x2d
 80055ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055d2:	e798      	b.n	8005506 <_printf_float+0xae>
 80055d4:	9a06      	ldr	r2, [sp, #24]
 80055d6:	2a47      	cmp	r2, #71	; 0x47
 80055d8:	d1be      	bne.n	8005558 <_printf_float+0x100>
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d1bc      	bne.n	8005558 <_printf_float+0x100>
 80055de:	2301      	movs	r3, #1
 80055e0:	e7b9      	b.n	8005556 <_printf_float+0xfe>
 80055e2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80055e6:	d118      	bne.n	800561a <_printf_float+0x1c2>
 80055e8:	2900      	cmp	r1, #0
 80055ea:	6863      	ldr	r3, [r4, #4]
 80055ec:	dd0b      	ble.n	8005606 <_printf_float+0x1ae>
 80055ee:	6121      	str	r1, [r4, #16]
 80055f0:	b913      	cbnz	r3, 80055f8 <_printf_float+0x1a0>
 80055f2:	6822      	ldr	r2, [r4, #0]
 80055f4:	07d0      	lsls	r0, r2, #31
 80055f6:	d502      	bpl.n	80055fe <_printf_float+0x1a6>
 80055f8:	3301      	adds	r3, #1
 80055fa:	440b      	add	r3, r1
 80055fc:	6123      	str	r3, [r4, #16]
 80055fe:	65a1      	str	r1, [r4, #88]	; 0x58
 8005600:	f04f 0900 	mov.w	r9, #0
 8005604:	e7de      	b.n	80055c4 <_printf_float+0x16c>
 8005606:	b913      	cbnz	r3, 800560e <_printf_float+0x1b6>
 8005608:	6822      	ldr	r2, [r4, #0]
 800560a:	07d2      	lsls	r2, r2, #31
 800560c:	d501      	bpl.n	8005612 <_printf_float+0x1ba>
 800560e:	3302      	adds	r3, #2
 8005610:	e7f4      	b.n	80055fc <_printf_float+0x1a4>
 8005612:	2301      	movs	r3, #1
 8005614:	e7f2      	b.n	80055fc <_printf_float+0x1a4>
 8005616:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800561a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800561c:	4299      	cmp	r1, r3
 800561e:	db05      	blt.n	800562c <_printf_float+0x1d4>
 8005620:	6823      	ldr	r3, [r4, #0]
 8005622:	6121      	str	r1, [r4, #16]
 8005624:	07d8      	lsls	r0, r3, #31
 8005626:	d5ea      	bpl.n	80055fe <_printf_float+0x1a6>
 8005628:	1c4b      	adds	r3, r1, #1
 800562a:	e7e7      	b.n	80055fc <_printf_float+0x1a4>
 800562c:	2900      	cmp	r1, #0
 800562e:	bfd4      	ite	le
 8005630:	f1c1 0202 	rsble	r2, r1, #2
 8005634:	2201      	movgt	r2, #1
 8005636:	4413      	add	r3, r2
 8005638:	e7e0      	b.n	80055fc <_printf_float+0x1a4>
 800563a:	6823      	ldr	r3, [r4, #0]
 800563c:	055a      	lsls	r2, r3, #21
 800563e:	d407      	bmi.n	8005650 <_printf_float+0x1f8>
 8005640:	6923      	ldr	r3, [r4, #16]
 8005642:	4642      	mov	r2, r8
 8005644:	4631      	mov	r1, r6
 8005646:	4628      	mov	r0, r5
 8005648:	47b8      	blx	r7
 800564a:	3001      	adds	r0, #1
 800564c:	d12c      	bne.n	80056a8 <_printf_float+0x250>
 800564e:	e764      	b.n	800551a <_printf_float+0xc2>
 8005650:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005654:	f240 80e0 	bls.w	8005818 <_printf_float+0x3c0>
 8005658:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800565c:	2200      	movs	r2, #0
 800565e:	2300      	movs	r3, #0
 8005660:	f7fb fa52 	bl	8000b08 <__aeabi_dcmpeq>
 8005664:	2800      	cmp	r0, #0
 8005666:	d034      	beq.n	80056d2 <_printf_float+0x27a>
 8005668:	4a37      	ldr	r2, [pc, #220]	; (8005748 <_printf_float+0x2f0>)
 800566a:	2301      	movs	r3, #1
 800566c:	4631      	mov	r1, r6
 800566e:	4628      	mov	r0, r5
 8005670:	47b8      	blx	r7
 8005672:	3001      	adds	r0, #1
 8005674:	f43f af51 	beq.w	800551a <_printf_float+0xc2>
 8005678:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800567c:	429a      	cmp	r2, r3
 800567e:	db02      	blt.n	8005686 <_printf_float+0x22e>
 8005680:	6823      	ldr	r3, [r4, #0]
 8005682:	07d8      	lsls	r0, r3, #31
 8005684:	d510      	bpl.n	80056a8 <_printf_float+0x250>
 8005686:	ee18 3a10 	vmov	r3, s16
 800568a:	4652      	mov	r2, sl
 800568c:	4631      	mov	r1, r6
 800568e:	4628      	mov	r0, r5
 8005690:	47b8      	blx	r7
 8005692:	3001      	adds	r0, #1
 8005694:	f43f af41 	beq.w	800551a <_printf_float+0xc2>
 8005698:	f04f 0800 	mov.w	r8, #0
 800569c:	f104 091a 	add.w	r9, r4, #26
 80056a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056a2:	3b01      	subs	r3, #1
 80056a4:	4543      	cmp	r3, r8
 80056a6:	dc09      	bgt.n	80056bc <_printf_float+0x264>
 80056a8:	6823      	ldr	r3, [r4, #0]
 80056aa:	079b      	lsls	r3, r3, #30
 80056ac:	f100 8105 	bmi.w	80058ba <_printf_float+0x462>
 80056b0:	68e0      	ldr	r0, [r4, #12]
 80056b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056b4:	4298      	cmp	r0, r3
 80056b6:	bfb8      	it	lt
 80056b8:	4618      	movlt	r0, r3
 80056ba:	e730      	b.n	800551e <_printf_float+0xc6>
 80056bc:	2301      	movs	r3, #1
 80056be:	464a      	mov	r2, r9
 80056c0:	4631      	mov	r1, r6
 80056c2:	4628      	mov	r0, r5
 80056c4:	47b8      	blx	r7
 80056c6:	3001      	adds	r0, #1
 80056c8:	f43f af27 	beq.w	800551a <_printf_float+0xc2>
 80056cc:	f108 0801 	add.w	r8, r8, #1
 80056d0:	e7e6      	b.n	80056a0 <_printf_float+0x248>
 80056d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	dc39      	bgt.n	800574c <_printf_float+0x2f4>
 80056d8:	4a1b      	ldr	r2, [pc, #108]	; (8005748 <_printf_float+0x2f0>)
 80056da:	2301      	movs	r3, #1
 80056dc:	4631      	mov	r1, r6
 80056de:	4628      	mov	r0, r5
 80056e0:	47b8      	blx	r7
 80056e2:	3001      	adds	r0, #1
 80056e4:	f43f af19 	beq.w	800551a <_printf_float+0xc2>
 80056e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056ec:	4313      	orrs	r3, r2
 80056ee:	d102      	bne.n	80056f6 <_printf_float+0x29e>
 80056f0:	6823      	ldr	r3, [r4, #0]
 80056f2:	07d9      	lsls	r1, r3, #31
 80056f4:	d5d8      	bpl.n	80056a8 <_printf_float+0x250>
 80056f6:	ee18 3a10 	vmov	r3, s16
 80056fa:	4652      	mov	r2, sl
 80056fc:	4631      	mov	r1, r6
 80056fe:	4628      	mov	r0, r5
 8005700:	47b8      	blx	r7
 8005702:	3001      	adds	r0, #1
 8005704:	f43f af09 	beq.w	800551a <_printf_float+0xc2>
 8005708:	f04f 0900 	mov.w	r9, #0
 800570c:	f104 0a1a 	add.w	sl, r4, #26
 8005710:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005712:	425b      	negs	r3, r3
 8005714:	454b      	cmp	r3, r9
 8005716:	dc01      	bgt.n	800571c <_printf_float+0x2c4>
 8005718:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800571a:	e792      	b.n	8005642 <_printf_float+0x1ea>
 800571c:	2301      	movs	r3, #1
 800571e:	4652      	mov	r2, sl
 8005720:	4631      	mov	r1, r6
 8005722:	4628      	mov	r0, r5
 8005724:	47b8      	blx	r7
 8005726:	3001      	adds	r0, #1
 8005728:	f43f aef7 	beq.w	800551a <_printf_float+0xc2>
 800572c:	f109 0901 	add.w	r9, r9, #1
 8005730:	e7ee      	b.n	8005710 <_printf_float+0x2b8>
 8005732:	bf00      	nop
 8005734:	7fefffff 	.word	0x7fefffff
 8005738:	080082c4 	.word	0x080082c4
 800573c:	080082c8 	.word	0x080082c8
 8005740:	080082d0 	.word	0x080082d0
 8005744:	080082cc 	.word	0x080082cc
 8005748:	080082d4 	.word	0x080082d4
 800574c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800574e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005750:	429a      	cmp	r2, r3
 8005752:	bfa8      	it	ge
 8005754:	461a      	movge	r2, r3
 8005756:	2a00      	cmp	r2, #0
 8005758:	4691      	mov	r9, r2
 800575a:	dc37      	bgt.n	80057cc <_printf_float+0x374>
 800575c:	f04f 0b00 	mov.w	fp, #0
 8005760:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005764:	f104 021a 	add.w	r2, r4, #26
 8005768:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800576a:	9305      	str	r3, [sp, #20]
 800576c:	eba3 0309 	sub.w	r3, r3, r9
 8005770:	455b      	cmp	r3, fp
 8005772:	dc33      	bgt.n	80057dc <_printf_float+0x384>
 8005774:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005778:	429a      	cmp	r2, r3
 800577a:	db3b      	blt.n	80057f4 <_printf_float+0x39c>
 800577c:	6823      	ldr	r3, [r4, #0]
 800577e:	07da      	lsls	r2, r3, #31
 8005780:	d438      	bmi.n	80057f4 <_printf_float+0x39c>
 8005782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005784:	9a05      	ldr	r2, [sp, #20]
 8005786:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005788:	1a9a      	subs	r2, r3, r2
 800578a:	eba3 0901 	sub.w	r9, r3, r1
 800578e:	4591      	cmp	r9, r2
 8005790:	bfa8      	it	ge
 8005792:	4691      	movge	r9, r2
 8005794:	f1b9 0f00 	cmp.w	r9, #0
 8005798:	dc35      	bgt.n	8005806 <_printf_float+0x3ae>
 800579a:	f04f 0800 	mov.w	r8, #0
 800579e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057a2:	f104 0a1a 	add.w	sl, r4, #26
 80057a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057aa:	1a9b      	subs	r3, r3, r2
 80057ac:	eba3 0309 	sub.w	r3, r3, r9
 80057b0:	4543      	cmp	r3, r8
 80057b2:	f77f af79 	ble.w	80056a8 <_printf_float+0x250>
 80057b6:	2301      	movs	r3, #1
 80057b8:	4652      	mov	r2, sl
 80057ba:	4631      	mov	r1, r6
 80057bc:	4628      	mov	r0, r5
 80057be:	47b8      	blx	r7
 80057c0:	3001      	adds	r0, #1
 80057c2:	f43f aeaa 	beq.w	800551a <_printf_float+0xc2>
 80057c6:	f108 0801 	add.w	r8, r8, #1
 80057ca:	e7ec      	b.n	80057a6 <_printf_float+0x34e>
 80057cc:	4613      	mov	r3, r2
 80057ce:	4631      	mov	r1, r6
 80057d0:	4642      	mov	r2, r8
 80057d2:	4628      	mov	r0, r5
 80057d4:	47b8      	blx	r7
 80057d6:	3001      	adds	r0, #1
 80057d8:	d1c0      	bne.n	800575c <_printf_float+0x304>
 80057da:	e69e      	b.n	800551a <_printf_float+0xc2>
 80057dc:	2301      	movs	r3, #1
 80057de:	4631      	mov	r1, r6
 80057e0:	4628      	mov	r0, r5
 80057e2:	9205      	str	r2, [sp, #20]
 80057e4:	47b8      	blx	r7
 80057e6:	3001      	adds	r0, #1
 80057e8:	f43f ae97 	beq.w	800551a <_printf_float+0xc2>
 80057ec:	9a05      	ldr	r2, [sp, #20]
 80057ee:	f10b 0b01 	add.w	fp, fp, #1
 80057f2:	e7b9      	b.n	8005768 <_printf_float+0x310>
 80057f4:	ee18 3a10 	vmov	r3, s16
 80057f8:	4652      	mov	r2, sl
 80057fa:	4631      	mov	r1, r6
 80057fc:	4628      	mov	r0, r5
 80057fe:	47b8      	blx	r7
 8005800:	3001      	adds	r0, #1
 8005802:	d1be      	bne.n	8005782 <_printf_float+0x32a>
 8005804:	e689      	b.n	800551a <_printf_float+0xc2>
 8005806:	9a05      	ldr	r2, [sp, #20]
 8005808:	464b      	mov	r3, r9
 800580a:	4442      	add	r2, r8
 800580c:	4631      	mov	r1, r6
 800580e:	4628      	mov	r0, r5
 8005810:	47b8      	blx	r7
 8005812:	3001      	adds	r0, #1
 8005814:	d1c1      	bne.n	800579a <_printf_float+0x342>
 8005816:	e680      	b.n	800551a <_printf_float+0xc2>
 8005818:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800581a:	2a01      	cmp	r2, #1
 800581c:	dc01      	bgt.n	8005822 <_printf_float+0x3ca>
 800581e:	07db      	lsls	r3, r3, #31
 8005820:	d538      	bpl.n	8005894 <_printf_float+0x43c>
 8005822:	2301      	movs	r3, #1
 8005824:	4642      	mov	r2, r8
 8005826:	4631      	mov	r1, r6
 8005828:	4628      	mov	r0, r5
 800582a:	47b8      	blx	r7
 800582c:	3001      	adds	r0, #1
 800582e:	f43f ae74 	beq.w	800551a <_printf_float+0xc2>
 8005832:	ee18 3a10 	vmov	r3, s16
 8005836:	4652      	mov	r2, sl
 8005838:	4631      	mov	r1, r6
 800583a:	4628      	mov	r0, r5
 800583c:	47b8      	blx	r7
 800583e:	3001      	adds	r0, #1
 8005840:	f43f ae6b 	beq.w	800551a <_printf_float+0xc2>
 8005844:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005848:	2200      	movs	r2, #0
 800584a:	2300      	movs	r3, #0
 800584c:	f7fb f95c 	bl	8000b08 <__aeabi_dcmpeq>
 8005850:	b9d8      	cbnz	r0, 800588a <_printf_float+0x432>
 8005852:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005854:	f108 0201 	add.w	r2, r8, #1
 8005858:	3b01      	subs	r3, #1
 800585a:	4631      	mov	r1, r6
 800585c:	4628      	mov	r0, r5
 800585e:	47b8      	blx	r7
 8005860:	3001      	adds	r0, #1
 8005862:	d10e      	bne.n	8005882 <_printf_float+0x42a>
 8005864:	e659      	b.n	800551a <_printf_float+0xc2>
 8005866:	2301      	movs	r3, #1
 8005868:	4652      	mov	r2, sl
 800586a:	4631      	mov	r1, r6
 800586c:	4628      	mov	r0, r5
 800586e:	47b8      	blx	r7
 8005870:	3001      	adds	r0, #1
 8005872:	f43f ae52 	beq.w	800551a <_printf_float+0xc2>
 8005876:	f108 0801 	add.w	r8, r8, #1
 800587a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800587c:	3b01      	subs	r3, #1
 800587e:	4543      	cmp	r3, r8
 8005880:	dcf1      	bgt.n	8005866 <_printf_float+0x40e>
 8005882:	464b      	mov	r3, r9
 8005884:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005888:	e6dc      	b.n	8005644 <_printf_float+0x1ec>
 800588a:	f04f 0800 	mov.w	r8, #0
 800588e:	f104 0a1a 	add.w	sl, r4, #26
 8005892:	e7f2      	b.n	800587a <_printf_float+0x422>
 8005894:	2301      	movs	r3, #1
 8005896:	4642      	mov	r2, r8
 8005898:	e7df      	b.n	800585a <_printf_float+0x402>
 800589a:	2301      	movs	r3, #1
 800589c:	464a      	mov	r2, r9
 800589e:	4631      	mov	r1, r6
 80058a0:	4628      	mov	r0, r5
 80058a2:	47b8      	blx	r7
 80058a4:	3001      	adds	r0, #1
 80058a6:	f43f ae38 	beq.w	800551a <_printf_float+0xc2>
 80058aa:	f108 0801 	add.w	r8, r8, #1
 80058ae:	68e3      	ldr	r3, [r4, #12]
 80058b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80058b2:	1a5b      	subs	r3, r3, r1
 80058b4:	4543      	cmp	r3, r8
 80058b6:	dcf0      	bgt.n	800589a <_printf_float+0x442>
 80058b8:	e6fa      	b.n	80056b0 <_printf_float+0x258>
 80058ba:	f04f 0800 	mov.w	r8, #0
 80058be:	f104 0919 	add.w	r9, r4, #25
 80058c2:	e7f4      	b.n	80058ae <_printf_float+0x456>

080058c4 <_printf_common>:
 80058c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058c8:	4616      	mov	r6, r2
 80058ca:	4699      	mov	r9, r3
 80058cc:	688a      	ldr	r2, [r1, #8]
 80058ce:	690b      	ldr	r3, [r1, #16]
 80058d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80058d4:	4293      	cmp	r3, r2
 80058d6:	bfb8      	it	lt
 80058d8:	4613      	movlt	r3, r2
 80058da:	6033      	str	r3, [r6, #0]
 80058dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80058e0:	4607      	mov	r7, r0
 80058e2:	460c      	mov	r4, r1
 80058e4:	b10a      	cbz	r2, 80058ea <_printf_common+0x26>
 80058e6:	3301      	adds	r3, #1
 80058e8:	6033      	str	r3, [r6, #0]
 80058ea:	6823      	ldr	r3, [r4, #0]
 80058ec:	0699      	lsls	r1, r3, #26
 80058ee:	bf42      	ittt	mi
 80058f0:	6833      	ldrmi	r3, [r6, #0]
 80058f2:	3302      	addmi	r3, #2
 80058f4:	6033      	strmi	r3, [r6, #0]
 80058f6:	6825      	ldr	r5, [r4, #0]
 80058f8:	f015 0506 	ands.w	r5, r5, #6
 80058fc:	d106      	bne.n	800590c <_printf_common+0x48>
 80058fe:	f104 0a19 	add.w	sl, r4, #25
 8005902:	68e3      	ldr	r3, [r4, #12]
 8005904:	6832      	ldr	r2, [r6, #0]
 8005906:	1a9b      	subs	r3, r3, r2
 8005908:	42ab      	cmp	r3, r5
 800590a:	dc26      	bgt.n	800595a <_printf_common+0x96>
 800590c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005910:	1e13      	subs	r3, r2, #0
 8005912:	6822      	ldr	r2, [r4, #0]
 8005914:	bf18      	it	ne
 8005916:	2301      	movne	r3, #1
 8005918:	0692      	lsls	r2, r2, #26
 800591a:	d42b      	bmi.n	8005974 <_printf_common+0xb0>
 800591c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005920:	4649      	mov	r1, r9
 8005922:	4638      	mov	r0, r7
 8005924:	47c0      	blx	r8
 8005926:	3001      	adds	r0, #1
 8005928:	d01e      	beq.n	8005968 <_printf_common+0xa4>
 800592a:	6823      	ldr	r3, [r4, #0]
 800592c:	68e5      	ldr	r5, [r4, #12]
 800592e:	6832      	ldr	r2, [r6, #0]
 8005930:	f003 0306 	and.w	r3, r3, #6
 8005934:	2b04      	cmp	r3, #4
 8005936:	bf08      	it	eq
 8005938:	1aad      	subeq	r5, r5, r2
 800593a:	68a3      	ldr	r3, [r4, #8]
 800593c:	6922      	ldr	r2, [r4, #16]
 800593e:	bf0c      	ite	eq
 8005940:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005944:	2500      	movne	r5, #0
 8005946:	4293      	cmp	r3, r2
 8005948:	bfc4      	itt	gt
 800594a:	1a9b      	subgt	r3, r3, r2
 800594c:	18ed      	addgt	r5, r5, r3
 800594e:	2600      	movs	r6, #0
 8005950:	341a      	adds	r4, #26
 8005952:	42b5      	cmp	r5, r6
 8005954:	d11a      	bne.n	800598c <_printf_common+0xc8>
 8005956:	2000      	movs	r0, #0
 8005958:	e008      	b.n	800596c <_printf_common+0xa8>
 800595a:	2301      	movs	r3, #1
 800595c:	4652      	mov	r2, sl
 800595e:	4649      	mov	r1, r9
 8005960:	4638      	mov	r0, r7
 8005962:	47c0      	blx	r8
 8005964:	3001      	adds	r0, #1
 8005966:	d103      	bne.n	8005970 <_printf_common+0xac>
 8005968:	f04f 30ff 	mov.w	r0, #4294967295
 800596c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005970:	3501      	adds	r5, #1
 8005972:	e7c6      	b.n	8005902 <_printf_common+0x3e>
 8005974:	18e1      	adds	r1, r4, r3
 8005976:	1c5a      	adds	r2, r3, #1
 8005978:	2030      	movs	r0, #48	; 0x30
 800597a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800597e:	4422      	add	r2, r4
 8005980:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005984:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005988:	3302      	adds	r3, #2
 800598a:	e7c7      	b.n	800591c <_printf_common+0x58>
 800598c:	2301      	movs	r3, #1
 800598e:	4622      	mov	r2, r4
 8005990:	4649      	mov	r1, r9
 8005992:	4638      	mov	r0, r7
 8005994:	47c0      	blx	r8
 8005996:	3001      	adds	r0, #1
 8005998:	d0e6      	beq.n	8005968 <_printf_common+0xa4>
 800599a:	3601      	adds	r6, #1
 800599c:	e7d9      	b.n	8005952 <_printf_common+0x8e>
	...

080059a0 <_printf_i>:
 80059a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059a4:	7e0f      	ldrb	r7, [r1, #24]
 80059a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80059a8:	2f78      	cmp	r7, #120	; 0x78
 80059aa:	4691      	mov	r9, r2
 80059ac:	4680      	mov	r8, r0
 80059ae:	460c      	mov	r4, r1
 80059b0:	469a      	mov	sl, r3
 80059b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80059b6:	d807      	bhi.n	80059c8 <_printf_i+0x28>
 80059b8:	2f62      	cmp	r7, #98	; 0x62
 80059ba:	d80a      	bhi.n	80059d2 <_printf_i+0x32>
 80059bc:	2f00      	cmp	r7, #0
 80059be:	f000 80d8 	beq.w	8005b72 <_printf_i+0x1d2>
 80059c2:	2f58      	cmp	r7, #88	; 0x58
 80059c4:	f000 80a3 	beq.w	8005b0e <_printf_i+0x16e>
 80059c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80059d0:	e03a      	b.n	8005a48 <_printf_i+0xa8>
 80059d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80059d6:	2b15      	cmp	r3, #21
 80059d8:	d8f6      	bhi.n	80059c8 <_printf_i+0x28>
 80059da:	a101      	add	r1, pc, #4	; (adr r1, 80059e0 <_printf_i+0x40>)
 80059dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059e0:	08005a39 	.word	0x08005a39
 80059e4:	08005a4d 	.word	0x08005a4d
 80059e8:	080059c9 	.word	0x080059c9
 80059ec:	080059c9 	.word	0x080059c9
 80059f0:	080059c9 	.word	0x080059c9
 80059f4:	080059c9 	.word	0x080059c9
 80059f8:	08005a4d 	.word	0x08005a4d
 80059fc:	080059c9 	.word	0x080059c9
 8005a00:	080059c9 	.word	0x080059c9
 8005a04:	080059c9 	.word	0x080059c9
 8005a08:	080059c9 	.word	0x080059c9
 8005a0c:	08005b59 	.word	0x08005b59
 8005a10:	08005a7d 	.word	0x08005a7d
 8005a14:	08005b3b 	.word	0x08005b3b
 8005a18:	080059c9 	.word	0x080059c9
 8005a1c:	080059c9 	.word	0x080059c9
 8005a20:	08005b7b 	.word	0x08005b7b
 8005a24:	080059c9 	.word	0x080059c9
 8005a28:	08005a7d 	.word	0x08005a7d
 8005a2c:	080059c9 	.word	0x080059c9
 8005a30:	080059c9 	.word	0x080059c9
 8005a34:	08005b43 	.word	0x08005b43
 8005a38:	682b      	ldr	r3, [r5, #0]
 8005a3a:	1d1a      	adds	r2, r3, #4
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	602a      	str	r2, [r5, #0]
 8005a40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e0a3      	b.n	8005b94 <_printf_i+0x1f4>
 8005a4c:	6820      	ldr	r0, [r4, #0]
 8005a4e:	6829      	ldr	r1, [r5, #0]
 8005a50:	0606      	lsls	r6, r0, #24
 8005a52:	f101 0304 	add.w	r3, r1, #4
 8005a56:	d50a      	bpl.n	8005a6e <_printf_i+0xce>
 8005a58:	680e      	ldr	r6, [r1, #0]
 8005a5a:	602b      	str	r3, [r5, #0]
 8005a5c:	2e00      	cmp	r6, #0
 8005a5e:	da03      	bge.n	8005a68 <_printf_i+0xc8>
 8005a60:	232d      	movs	r3, #45	; 0x2d
 8005a62:	4276      	negs	r6, r6
 8005a64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a68:	485e      	ldr	r0, [pc, #376]	; (8005be4 <_printf_i+0x244>)
 8005a6a:	230a      	movs	r3, #10
 8005a6c:	e019      	b.n	8005aa2 <_printf_i+0x102>
 8005a6e:	680e      	ldr	r6, [r1, #0]
 8005a70:	602b      	str	r3, [r5, #0]
 8005a72:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005a76:	bf18      	it	ne
 8005a78:	b236      	sxthne	r6, r6
 8005a7a:	e7ef      	b.n	8005a5c <_printf_i+0xbc>
 8005a7c:	682b      	ldr	r3, [r5, #0]
 8005a7e:	6820      	ldr	r0, [r4, #0]
 8005a80:	1d19      	adds	r1, r3, #4
 8005a82:	6029      	str	r1, [r5, #0]
 8005a84:	0601      	lsls	r1, r0, #24
 8005a86:	d501      	bpl.n	8005a8c <_printf_i+0xec>
 8005a88:	681e      	ldr	r6, [r3, #0]
 8005a8a:	e002      	b.n	8005a92 <_printf_i+0xf2>
 8005a8c:	0646      	lsls	r6, r0, #25
 8005a8e:	d5fb      	bpl.n	8005a88 <_printf_i+0xe8>
 8005a90:	881e      	ldrh	r6, [r3, #0]
 8005a92:	4854      	ldr	r0, [pc, #336]	; (8005be4 <_printf_i+0x244>)
 8005a94:	2f6f      	cmp	r7, #111	; 0x6f
 8005a96:	bf0c      	ite	eq
 8005a98:	2308      	moveq	r3, #8
 8005a9a:	230a      	movne	r3, #10
 8005a9c:	2100      	movs	r1, #0
 8005a9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005aa2:	6865      	ldr	r5, [r4, #4]
 8005aa4:	60a5      	str	r5, [r4, #8]
 8005aa6:	2d00      	cmp	r5, #0
 8005aa8:	bfa2      	ittt	ge
 8005aaa:	6821      	ldrge	r1, [r4, #0]
 8005aac:	f021 0104 	bicge.w	r1, r1, #4
 8005ab0:	6021      	strge	r1, [r4, #0]
 8005ab2:	b90e      	cbnz	r6, 8005ab8 <_printf_i+0x118>
 8005ab4:	2d00      	cmp	r5, #0
 8005ab6:	d04d      	beq.n	8005b54 <_printf_i+0x1b4>
 8005ab8:	4615      	mov	r5, r2
 8005aba:	fbb6 f1f3 	udiv	r1, r6, r3
 8005abe:	fb03 6711 	mls	r7, r3, r1, r6
 8005ac2:	5dc7      	ldrb	r7, [r0, r7]
 8005ac4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005ac8:	4637      	mov	r7, r6
 8005aca:	42bb      	cmp	r3, r7
 8005acc:	460e      	mov	r6, r1
 8005ace:	d9f4      	bls.n	8005aba <_printf_i+0x11a>
 8005ad0:	2b08      	cmp	r3, #8
 8005ad2:	d10b      	bne.n	8005aec <_printf_i+0x14c>
 8005ad4:	6823      	ldr	r3, [r4, #0]
 8005ad6:	07de      	lsls	r6, r3, #31
 8005ad8:	d508      	bpl.n	8005aec <_printf_i+0x14c>
 8005ada:	6923      	ldr	r3, [r4, #16]
 8005adc:	6861      	ldr	r1, [r4, #4]
 8005ade:	4299      	cmp	r1, r3
 8005ae0:	bfde      	ittt	le
 8005ae2:	2330      	movle	r3, #48	; 0x30
 8005ae4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ae8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005aec:	1b52      	subs	r2, r2, r5
 8005aee:	6122      	str	r2, [r4, #16]
 8005af0:	f8cd a000 	str.w	sl, [sp]
 8005af4:	464b      	mov	r3, r9
 8005af6:	aa03      	add	r2, sp, #12
 8005af8:	4621      	mov	r1, r4
 8005afa:	4640      	mov	r0, r8
 8005afc:	f7ff fee2 	bl	80058c4 <_printf_common>
 8005b00:	3001      	adds	r0, #1
 8005b02:	d14c      	bne.n	8005b9e <_printf_i+0x1fe>
 8005b04:	f04f 30ff 	mov.w	r0, #4294967295
 8005b08:	b004      	add	sp, #16
 8005b0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b0e:	4835      	ldr	r0, [pc, #212]	; (8005be4 <_printf_i+0x244>)
 8005b10:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005b14:	6829      	ldr	r1, [r5, #0]
 8005b16:	6823      	ldr	r3, [r4, #0]
 8005b18:	f851 6b04 	ldr.w	r6, [r1], #4
 8005b1c:	6029      	str	r1, [r5, #0]
 8005b1e:	061d      	lsls	r5, r3, #24
 8005b20:	d514      	bpl.n	8005b4c <_printf_i+0x1ac>
 8005b22:	07df      	lsls	r7, r3, #31
 8005b24:	bf44      	itt	mi
 8005b26:	f043 0320 	orrmi.w	r3, r3, #32
 8005b2a:	6023      	strmi	r3, [r4, #0]
 8005b2c:	b91e      	cbnz	r6, 8005b36 <_printf_i+0x196>
 8005b2e:	6823      	ldr	r3, [r4, #0]
 8005b30:	f023 0320 	bic.w	r3, r3, #32
 8005b34:	6023      	str	r3, [r4, #0]
 8005b36:	2310      	movs	r3, #16
 8005b38:	e7b0      	b.n	8005a9c <_printf_i+0xfc>
 8005b3a:	6823      	ldr	r3, [r4, #0]
 8005b3c:	f043 0320 	orr.w	r3, r3, #32
 8005b40:	6023      	str	r3, [r4, #0]
 8005b42:	2378      	movs	r3, #120	; 0x78
 8005b44:	4828      	ldr	r0, [pc, #160]	; (8005be8 <_printf_i+0x248>)
 8005b46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b4a:	e7e3      	b.n	8005b14 <_printf_i+0x174>
 8005b4c:	0659      	lsls	r1, r3, #25
 8005b4e:	bf48      	it	mi
 8005b50:	b2b6      	uxthmi	r6, r6
 8005b52:	e7e6      	b.n	8005b22 <_printf_i+0x182>
 8005b54:	4615      	mov	r5, r2
 8005b56:	e7bb      	b.n	8005ad0 <_printf_i+0x130>
 8005b58:	682b      	ldr	r3, [r5, #0]
 8005b5a:	6826      	ldr	r6, [r4, #0]
 8005b5c:	6961      	ldr	r1, [r4, #20]
 8005b5e:	1d18      	adds	r0, r3, #4
 8005b60:	6028      	str	r0, [r5, #0]
 8005b62:	0635      	lsls	r5, r6, #24
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	d501      	bpl.n	8005b6c <_printf_i+0x1cc>
 8005b68:	6019      	str	r1, [r3, #0]
 8005b6a:	e002      	b.n	8005b72 <_printf_i+0x1d2>
 8005b6c:	0670      	lsls	r0, r6, #25
 8005b6e:	d5fb      	bpl.n	8005b68 <_printf_i+0x1c8>
 8005b70:	8019      	strh	r1, [r3, #0]
 8005b72:	2300      	movs	r3, #0
 8005b74:	6123      	str	r3, [r4, #16]
 8005b76:	4615      	mov	r5, r2
 8005b78:	e7ba      	b.n	8005af0 <_printf_i+0x150>
 8005b7a:	682b      	ldr	r3, [r5, #0]
 8005b7c:	1d1a      	adds	r2, r3, #4
 8005b7e:	602a      	str	r2, [r5, #0]
 8005b80:	681d      	ldr	r5, [r3, #0]
 8005b82:	6862      	ldr	r2, [r4, #4]
 8005b84:	2100      	movs	r1, #0
 8005b86:	4628      	mov	r0, r5
 8005b88:	f7fa fb4a 	bl	8000220 <memchr>
 8005b8c:	b108      	cbz	r0, 8005b92 <_printf_i+0x1f2>
 8005b8e:	1b40      	subs	r0, r0, r5
 8005b90:	6060      	str	r0, [r4, #4]
 8005b92:	6863      	ldr	r3, [r4, #4]
 8005b94:	6123      	str	r3, [r4, #16]
 8005b96:	2300      	movs	r3, #0
 8005b98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b9c:	e7a8      	b.n	8005af0 <_printf_i+0x150>
 8005b9e:	6923      	ldr	r3, [r4, #16]
 8005ba0:	462a      	mov	r2, r5
 8005ba2:	4649      	mov	r1, r9
 8005ba4:	4640      	mov	r0, r8
 8005ba6:	47d0      	blx	sl
 8005ba8:	3001      	adds	r0, #1
 8005baa:	d0ab      	beq.n	8005b04 <_printf_i+0x164>
 8005bac:	6823      	ldr	r3, [r4, #0]
 8005bae:	079b      	lsls	r3, r3, #30
 8005bb0:	d413      	bmi.n	8005bda <_printf_i+0x23a>
 8005bb2:	68e0      	ldr	r0, [r4, #12]
 8005bb4:	9b03      	ldr	r3, [sp, #12]
 8005bb6:	4298      	cmp	r0, r3
 8005bb8:	bfb8      	it	lt
 8005bba:	4618      	movlt	r0, r3
 8005bbc:	e7a4      	b.n	8005b08 <_printf_i+0x168>
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	4632      	mov	r2, r6
 8005bc2:	4649      	mov	r1, r9
 8005bc4:	4640      	mov	r0, r8
 8005bc6:	47d0      	blx	sl
 8005bc8:	3001      	adds	r0, #1
 8005bca:	d09b      	beq.n	8005b04 <_printf_i+0x164>
 8005bcc:	3501      	adds	r5, #1
 8005bce:	68e3      	ldr	r3, [r4, #12]
 8005bd0:	9903      	ldr	r1, [sp, #12]
 8005bd2:	1a5b      	subs	r3, r3, r1
 8005bd4:	42ab      	cmp	r3, r5
 8005bd6:	dcf2      	bgt.n	8005bbe <_printf_i+0x21e>
 8005bd8:	e7eb      	b.n	8005bb2 <_printf_i+0x212>
 8005bda:	2500      	movs	r5, #0
 8005bdc:	f104 0619 	add.w	r6, r4, #25
 8005be0:	e7f5      	b.n	8005bce <_printf_i+0x22e>
 8005be2:	bf00      	nop
 8005be4:	080082d6 	.word	0x080082d6
 8005be8:	080082e7 	.word	0x080082e7

08005bec <siprintf>:
 8005bec:	b40e      	push	{r1, r2, r3}
 8005bee:	b500      	push	{lr}
 8005bf0:	b09c      	sub	sp, #112	; 0x70
 8005bf2:	ab1d      	add	r3, sp, #116	; 0x74
 8005bf4:	9002      	str	r0, [sp, #8]
 8005bf6:	9006      	str	r0, [sp, #24]
 8005bf8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005bfc:	4809      	ldr	r0, [pc, #36]	; (8005c24 <siprintf+0x38>)
 8005bfe:	9107      	str	r1, [sp, #28]
 8005c00:	9104      	str	r1, [sp, #16]
 8005c02:	4909      	ldr	r1, [pc, #36]	; (8005c28 <siprintf+0x3c>)
 8005c04:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c08:	9105      	str	r1, [sp, #20]
 8005c0a:	6800      	ldr	r0, [r0, #0]
 8005c0c:	9301      	str	r3, [sp, #4]
 8005c0e:	a902      	add	r1, sp, #8
 8005c10:	f001 fc04 	bl	800741c <_svfiprintf_r>
 8005c14:	9b02      	ldr	r3, [sp, #8]
 8005c16:	2200      	movs	r2, #0
 8005c18:	701a      	strb	r2, [r3, #0]
 8005c1a:	b01c      	add	sp, #112	; 0x70
 8005c1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c20:	b003      	add	sp, #12
 8005c22:	4770      	bx	lr
 8005c24:	2000001c 	.word	0x2000001c
 8005c28:	ffff0208 	.word	0xffff0208

08005c2c <_strtol_l.constprop.0>:
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c32:	d001      	beq.n	8005c38 <_strtol_l.constprop.0+0xc>
 8005c34:	2b24      	cmp	r3, #36	; 0x24
 8005c36:	d906      	bls.n	8005c46 <_strtol_l.constprop.0+0x1a>
 8005c38:	f7ff fb3c 	bl	80052b4 <__errno>
 8005c3c:	2316      	movs	r3, #22
 8005c3e:	6003      	str	r3, [r0, #0]
 8005c40:	2000      	movs	r0, #0
 8005c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c46:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005d2c <_strtol_l.constprop.0+0x100>
 8005c4a:	460d      	mov	r5, r1
 8005c4c:	462e      	mov	r6, r5
 8005c4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005c52:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005c56:	f017 0708 	ands.w	r7, r7, #8
 8005c5a:	d1f7      	bne.n	8005c4c <_strtol_l.constprop.0+0x20>
 8005c5c:	2c2d      	cmp	r4, #45	; 0x2d
 8005c5e:	d132      	bne.n	8005cc6 <_strtol_l.constprop.0+0x9a>
 8005c60:	782c      	ldrb	r4, [r5, #0]
 8005c62:	2701      	movs	r7, #1
 8005c64:	1cb5      	adds	r5, r6, #2
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d05b      	beq.n	8005d22 <_strtol_l.constprop.0+0xf6>
 8005c6a:	2b10      	cmp	r3, #16
 8005c6c:	d109      	bne.n	8005c82 <_strtol_l.constprop.0+0x56>
 8005c6e:	2c30      	cmp	r4, #48	; 0x30
 8005c70:	d107      	bne.n	8005c82 <_strtol_l.constprop.0+0x56>
 8005c72:	782c      	ldrb	r4, [r5, #0]
 8005c74:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005c78:	2c58      	cmp	r4, #88	; 0x58
 8005c7a:	d14d      	bne.n	8005d18 <_strtol_l.constprop.0+0xec>
 8005c7c:	786c      	ldrb	r4, [r5, #1]
 8005c7e:	2310      	movs	r3, #16
 8005c80:	3502      	adds	r5, #2
 8005c82:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005c86:	f108 38ff 	add.w	r8, r8, #4294967295
 8005c8a:	f04f 0c00 	mov.w	ip, #0
 8005c8e:	fbb8 f9f3 	udiv	r9, r8, r3
 8005c92:	4666      	mov	r6, ip
 8005c94:	fb03 8a19 	mls	sl, r3, r9, r8
 8005c98:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005c9c:	f1be 0f09 	cmp.w	lr, #9
 8005ca0:	d816      	bhi.n	8005cd0 <_strtol_l.constprop.0+0xa4>
 8005ca2:	4674      	mov	r4, lr
 8005ca4:	42a3      	cmp	r3, r4
 8005ca6:	dd24      	ble.n	8005cf2 <_strtol_l.constprop.0+0xc6>
 8005ca8:	f1bc 0f00 	cmp.w	ip, #0
 8005cac:	db1e      	blt.n	8005cec <_strtol_l.constprop.0+0xc0>
 8005cae:	45b1      	cmp	r9, r6
 8005cb0:	d31c      	bcc.n	8005cec <_strtol_l.constprop.0+0xc0>
 8005cb2:	d101      	bne.n	8005cb8 <_strtol_l.constprop.0+0x8c>
 8005cb4:	45a2      	cmp	sl, r4
 8005cb6:	db19      	blt.n	8005cec <_strtol_l.constprop.0+0xc0>
 8005cb8:	fb06 4603 	mla	r6, r6, r3, r4
 8005cbc:	f04f 0c01 	mov.w	ip, #1
 8005cc0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005cc4:	e7e8      	b.n	8005c98 <_strtol_l.constprop.0+0x6c>
 8005cc6:	2c2b      	cmp	r4, #43	; 0x2b
 8005cc8:	bf04      	itt	eq
 8005cca:	782c      	ldrbeq	r4, [r5, #0]
 8005ccc:	1cb5      	addeq	r5, r6, #2
 8005cce:	e7ca      	b.n	8005c66 <_strtol_l.constprop.0+0x3a>
 8005cd0:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005cd4:	f1be 0f19 	cmp.w	lr, #25
 8005cd8:	d801      	bhi.n	8005cde <_strtol_l.constprop.0+0xb2>
 8005cda:	3c37      	subs	r4, #55	; 0x37
 8005cdc:	e7e2      	b.n	8005ca4 <_strtol_l.constprop.0+0x78>
 8005cde:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8005ce2:	f1be 0f19 	cmp.w	lr, #25
 8005ce6:	d804      	bhi.n	8005cf2 <_strtol_l.constprop.0+0xc6>
 8005ce8:	3c57      	subs	r4, #87	; 0x57
 8005cea:	e7db      	b.n	8005ca4 <_strtol_l.constprop.0+0x78>
 8005cec:	f04f 3cff 	mov.w	ip, #4294967295
 8005cf0:	e7e6      	b.n	8005cc0 <_strtol_l.constprop.0+0x94>
 8005cf2:	f1bc 0f00 	cmp.w	ip, #0
 8005cf6:	da05      	bge.n	8005d04 <_strtol_l.constprop.0+0xd8>
 8005cf8:	2322      	movs	r3, #34	; 0x22
 8005cfa:	6003      	str	r3, [r0, #0]
 8005cfc:	4646      	mov	r6, r8
 8005cfe:	b942      	cbnz	r2, 8005d12 <_strtol_l.constprop.0+0xe6>
 8005d00:	4630      	mov	r0, r6
 8005d02:	e79e      	b.n	8005c42 <_strtol_l.constprop.0+0x16>
 8005d04:	b107      	cbz	r7, 8005d08 <_strtol_l.constprop.0+0xdc>
 8005d06:	4276      	negs	r6, r6
 8005d08:	2a00      	cmp	r2, #0
 8005d0a:	d0f9      	beq.n	8005d00 <_strtol_l.constprop.0+0xd4>
 8005d0c:	f1bc 0f00 	cmp.w	ip, #0
 8005d10:	d000      	beq.n	8005d14 <_strtol_l.constprop.0+0xe8>
 8005d12:	1e69      	subs	r1, r5, #1
 8005d14:	6011      	str	r1, [r2, #0]
 8005d16:	e7f3      	b.n	8005d00 <_strtol_l.constprop.0+0xd4>
 8005d18:	2430      	movs	r4, #48	; 0x30
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1b1      	bne.n	8005c82 <_strtol_l.constprop.0+0x56>
 8005d1e:	2308      	movs	r3, #8
 8005d20:	e7af      	b.n	8005c82 <_strtol_l.constprop.0+0x56>
 8005d22:	2c30      	cmp	r4, #48	; 0x30
 8005d24:	d0a5      	beq.n	8005c72 <_strtol_l.constprop.0+0x46>
 8005d26:	230a      	movs	r3, #10
 8005d28:	e7ab      	b.n	8005c82 <_strtol_l.constprop.0+0x56>
 8005d2a:	bf00      	nop
 8005d2c:	080082f9 	.word	0x080082f9

08005d30 <strtol>:
 8005d30:	4613      	mov	r3, r2
 8005d32:	460a      	mov	r2, r1
 8005d34:	4601      	mov	r1, r0
 8005d36:	4802      	ldr	r0, [pc, #8]	; (8005d40 <strtol+0x10>)
 8005d38:	6800      	ldr	r0, [r0, #0]
 8005d3a:	f7ff bf77 	b.w	8005c2c <_strtol_l.constprop.0>
 8005d3e:	bf00      	nop
 8005d40:	2000001c 	.word	0x2000001c

08005d44 <quorem>:
 8005d44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d48:	6903      	ldr	r3, [r0, #16]
 8005d4a:	690c      	ldr	r4, [r1, #16]
 8005d4c:	42a3      	cmp	r3, r4
 8005d4e:	4607      	mov	r7, r0
 8005d50:	f2c0 8081 	blt.w	8005e56 <quorem+0x112>
 8005d54:	3c01      	subs	r4, #1
 8005d56:	f101 0814 	add.w	r8, r1, #20
 8005d5a:	f100 0514 	add.w	r5, r0, #20
 8005d5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d62:	9301      	str	r3, [sp, #4]
 8005d64:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005d74:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d78:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d7c:	d331      	bcc.n	8005de2 <quorem+0x9e>
 8005d7e:	f04f 0e00 	mov.w	lr, #0
 8005d82:	4640      	mov	r0, r8
 8005d84:	46ac      	mov	ip, r5
 8005d86:	46f2      	mov	sl, lr
 8005d88:	f850 2b04 	ldr.w	r2, [r0], #4
 8005d8c:	b293      	uxth	r3, r2
 8005d8e:	fb06 e303 	mla	r3, r6, r3, lr
 8005d92:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	ebaa 0303 	sub.w	r3, sl, r3
 8005d9c:	f8dc a000 	ldr.w	sl, [ip]
 8005da0:	0c12      	lsrs	r2, r2, #16
 8005da2:	fa13 f38a 	uxtah	r3, r3, sl
 8005da6:	fb06 e202 	mla	r2, r6, r2, lr
 8005daa:	9300      	str	r3, [sp, #0]
 8005dac:	9b00      	ldr	r3, [sp, #0]
 8005dae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005db2:	b292      	uxth	r2, r2
 8005db4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005db8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005dbc:	f8bd 3000 	ldrh.w	r3, [sp]
 8005dc0:	4581      	cmp	r9, r0
 8005dc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dc6:	f84c 3b04 	str.w	r3, [ip], #4
 8005dca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005dce:	d2db      	bcs.n	8005d88 <quorem+0x44>
 8005dd0:	f855 300b 	ldr.w	r3, [r5, fp]
 8005dd4:	b92b      	cbnz	r3, 8005de2 <quorem+0x9e>
 8005dd6:	9b01      	ldr	r3, [sp, #4]
 8005dd8:	3b04      	subs	r3, #4
 8005dda:	429d      	cmp	r5, r3
 8005ddc:	461a      	mov	r2, r3
 8005dde:	d32e      	bcc.n	8005e3e <quorem+0xfa>
 8005de0:	613c      	str	r4, [r7, #16]
 8005de2:	4638      	mov	r0, r7
 8005de4:	f001 f8c6 	bl	8006f74 <__mcmp>
 8005de8:	2800      	cmp	r0, #0
 8005dea:	db24      	blt.n	8005e36 <quorem+0xf2>
 8005dec:	3601      	adds	r6, #1
 8005dee:	4628      	mov	r0, r5
 8005df0:	f04f 0c00 	mov.w	ip, #0
 8005df4:	f858 2b04 	ldr.w	r2, [r8], #4
 8005df8:	f8d0 e000 	ldr.w	lr, [r0]
 8005dfc:	b293      	uxth	r3, r2
 8005dfe:	ebac 0303 	sub.w	r3, ip, r3
 8005e02:	0c12      	lsrs	r2, r2, #16
 8005e04:	fa13 f38e 	uxtah	r3, r3, lr
 8005e08:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005e0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e16:	45c1      	cmp	r9, r8
 8005e18:	f840 3b04 	str.w	r3, [r0], #4
 8005e1c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005e20:	d2e8      	bcs.n	8005df4 <quorem+0xb0>
 8005e22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e2a:	b922      	cbnz	r2, 8005e36 <quorem+0xf2>
 8005e2c:	3b04      	subs	r3, #4
 8005e2e:	429d      	cmp	r5, r3
 8005e30:	461a      	mov	r2, r3
 8005e32:	d30a      	bcc.n	8005e4a <quorem+0x106>
 8005e34:	613c      	str	r4, [r7, #16]
 8005e36:	4630      	mov	r0, r6
 8005e38:	b003      	add	sp, #12
 8005e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e3e:	6812      	ldr	r2, [r2, #0]
 8005e40:	3b04      	subs	r3, #4
 8005e42:	2a00      	cmp	r2, #0
 8005e44:	d1cc      	bne.n	8005de0 <quorem+0x9c>
 8005e46:	3c01      	subs	r4, #1
 8005e48:	e7c7      	b.n	8005dda <quorem+0x96>
 8005e4a:	6812      	ldr	r2, [r2, #0]
 8005e4c:	3b04      	subs	r3, #4
 8005e4e:	2a00      	cmp	r2, #0
 8005e50:	d1f0      	bne.n	8005e34 <quorem+0xf0>
 8005e52:	3c01      	subs	r4, #1
 8005e54:	e7eb      	b.n	8005e2e <quorem+0xea>
 8005e56:	2000      	movs	r0, #0
 8005e58:	e7ee      	b.n	8005e38 <quorem+0xf4>
 8005e5a:	0000      	movs	r0, r0
 8005e5c:	0000      	movs	r0, r0
	...

08005e60 <_dtoa_r>:
 8005e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e64:	ed2d 8b04 	vpush	{d8-d9}
 8005e68:	ec57 6b10 	vmov	r6, r7, d0
 8005e6c:	b093      	sub	sp, #76	; 0x4c
 8005e6e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005e70:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005e74:	9106      	str	r1, [sp, #24]
 8005e76:	ee10 aa10 	vmov	sl, s0
 8005e7a:	4604      	mov	r4, r0
 8005e7c:	9209      	str	r2, [sp, #36]	; 0x24
 8005e7e:	930c      	str	r3, [sp, #48]	; 0x30
 8005e80:	46bb      	mov	fp, r7
 8005e82:	b975      	cbnz	r5, 8005ea2 <_dtoa_r+0x42>
 8005e84:	2010      	movs	r0, #16
 8005e86:	f000 fddd 	bl	8006a44 <malloc>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	6260      	str	r0, [r4, #36]	; 0x24
 8005e8e:	b920      	cbnz	r0, 8005e9a <_dtoa_r+0x3a>
 8005e90:	4ba7      	ldr	r3, [pc, #668]	; (8006130 <_dtoa_r+0x2d0>)
 8005e92:	21ea      	movs	r1, #234	; 0xea
 8005e94:	48a7      	ldr	r0, [pc, #668]	; (8006134 <_dtoa_r+0x2d4>)
 8005e96:	f001 fbd1 	bl	800763c <__assert_func>
 8005e9a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005e9e:	6005      	str	r5, [r0, #0]
 8005ea0:	60c5      	str	r5, [r0, #12]
 8005ea2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ea4:	6819      	ldr	r1, [r3, #0]
 8005ea6:	b151      	cbz	r1, 8005ebe <_dtoa_r+0x5e>
 8005ea8:	685a      	ldr	r2, [r3, #4]
 8005eaa:	604a      	str	r2, [r1, #4]
 8005eac:	2301      	movs	r3, #1
 8005eae:	4093      	lsls	r3, r2
 8005eb0:	608b      	str	r3, [r1, #8]
 8005eb2:	4620      	mov	r0, r4
 8005eb4:	f000 fe1c 	bl	8006af0 <_Bfree>
 8005eb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005eba:	2200      	movs	r2, #0
 8005ebc:	601a      	str	r2, [r3, #0]
 8005ebe:	1e3b      	subs	r3, r7, #0
 8005ec0:	bfaa      	itet	ge
 8005ec2:	2300      	movge	r3, #0
 8005ec4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005ec8:	f8c8 3000 	strge.w	r3, [r8]
 8005ecc:	4b9a      	ldr	r3, [pc, #616]	; (8006138 <_dtoa_r+0x2d8>)
 8005ece:	bfbc      	itt	lt
 8005ed0:	2201      	movlt	r2, #1
 8005ed2:	f8c8 2000 	strlt.w	r2, [r8]
 8005ed6:	ea33 030b 	bics.w	r3, r3, fp
 8005eda:	d11b      	bne.n	8005f14 <_dtoa_r+0xb4>
 8005edc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ede:	f242 730f 	movw	r3, #9999	; 0x270f
 8005ee2:	6013      	str	r3, [r2, #0]
 8005ee4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005ee8:	4333      	orrs	r3, r6
 8005eea:	f000 8592 	beq.w	8006a12 <_dtoa_r+0xbb2>
 8005eee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ef0:	b963      	cbnz	r3, 8005f0c <_dtoa_r+0xac>
 8005ef2:	4b92      	ldr	r3, [pc, #584]	; (800613c <_dtoa_r+0x2dc>)
 8005ef4:	e022      	b.n	8005f3c <_dtoa_r+0xdc>
 8005ef6:	4b92      	ldr	r3, [pc, #584]	; (8006140 <_dtoa_r+0x2e0>)
 8005ef8:	9301      	str	r3, [sp, #4]
 8005efa:	3308      	adds	r3, #8
 8005efc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005efe:	6013      	str	r3, [r2, #0]
 8005f00:	9801      	ldr	r0, [sp, #4]
 8005f02:	b013      	add	sp, #76	; 0x4c
 8005f04:	ecbd 8b04 	vpop	{d8-d9}
 8005f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f0c:	4b8b      	ldr	r3, [pc, #556]	; (800613c <_dtoa_r+0x2dc>)
 8005f0e:	9301      	str	r3, [sp, #4]
 8005f10:	3303      	adds	r3, #3
 8005f12:	e7f3      	b.n	8005efc <_dtoa_r+0x9c>
 8005f14:	2200      	movs	r2, #0
 8005f16:	2300      	movs	r3, #0
 8005f18:	4650      	mov	r0, sl
 8005f1a:	4659      	mov	r1, fp
 8005f1c:	f7fa fdf4 	bl	8000b08 <__aeabi_dcmpeq>
 8005f20:	ec4b ab19 	vmov	d9, sl, fp
 8005f24:	4680      	mov	r8, r0
 8005f26:	b158      	cbz	r0, 8005f40 <_dtoa_r+0xe0>
 8005f28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	6013      	str	r3, [r2, #0]
 8005f2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	f000 856b 	beq.w	8006a0c <_dtoa_r+0xbac>
 8005f36:	4883      	ldr	r0, [pc, #524]	; (8006144 <_dtoa_r+0x2e4>)
 8005f38:	6018      	str	r0, [r3, #0]
 8005f3a:	1e43      	subs	r3, r0, #1
 8005f3c:	9301      	str	r3, [sp, #4]
 8005f3e:	e7df      	b.n	8005f00 <_dtoa_r+0xa0>
 8005f40:	ec4b ab10 	vmov	d0, sl, fp
 8005f44:	aa10      	add	r2, sp, #64	; 0x40
 8005f46:	a911      	add	r1, sp, #68	; 0x44
 8005f48:	4620      	mov	r0, r4
 8005f4a:	f001 f8b9 	bl	80070c0 <__d2b>
 8005f4e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005f52:	ee08 0a10 	vmov	s16, r0
 8005f56:	2d00      	cmp	r5, #0
 8005f58:	f000 8084 	beq.w	8006064 <_dtoa_r+0x204>
 8005f5c:	ee19 3a90 	vmov	r3, s19
 8005f60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f64:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005f68:	4656      	mov	r6, sl
 8005f6a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005f6e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005f72:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005f76:	4b74      	ldr	r3, [pc, #464]	; (8006148 <_dtoa_r+0x2e8>)
 8005f78:	2200      	movs	r2, #0
 8005f7a:	4630      	mov	r0, r6
 8005f7c:	4639      	mov	r1, r7
 8005f7e:	f7fa f9a3 	bl	80002c8 <__aeabi_dsub>
 8005f82:	a365      	add	r3, pc, #404	; (adr r3, 8006118 <_dtoa_r+0x2b8>)
 8005f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f88:	f7fa fb56 	bl	8000638 <__aeabi_dmul>
 8005f8c:	a364      	add	r3, pc, #400	; (adr r3, 8006120 <_dtoa_r+0x2c0>)
 8005f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f92:	f7fa f99b 	bl	80002cc <__adddf3>
 8005f96:	4606      	mov	r6, r0
 8005f98:	4628      	mov	r0, r5
 8005f9a:	460f      	mov	r7, r1
 8005f9c:	f7fa fae2 	bl	8000564 <__aeabi_i2d>
 8005fa0:	a361      	add	r3, pc, #388	; (adr r3, 8006128 <_dtoa_r+0x2c8>)
 8005fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa6:	f7fa fb47 	bl	8000638 <__aeabi_dmul>
 8005faa:	4602      	mov	r2, r0
 8005fac:	460b      	mov	r3, r1
 8005fae:	4630      	mov	r0, r6
 8005fb0:	4639      	mov	r1, r7
 8005fb2:	f7fa f98b 	bl	80002cc <__adddf3>
 8005fb6:	4606      	mov	r6, r0
 8005fb8:	460f      	mov	r7, r1
 8005fba:	f7fa fded 	bl	8000b98 <__aeabi_d2iz>
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	9000      	str	r0, [sp, #0]
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	4630      	mov	r0, r6
 8005fc6:	4639      	mov	r1, r7
 8005fc8:	f7fa fda8 	bl	8000b1c <__aeabi_dcmplt>
 8005fcc:	b150      	cbz	r0, 8005fe4 <_dtoa_r+0x184>
 8005fce:	9800      	ldr	r0, [sp, #0]
 8005fd0:	f7fa fac8 	bl	8000564 <__aeabi_i2d>
 8005fd4:	4632      	mov	r2, r6
 8005fd6:	463b      	mov	r3, r7
 8005fd8:	f7fa fd96 	bl	8000b08 <__aeabi_dcmpeq>
 8005fdc:	b910      	cbnz	r0, 8005fe4 <_dtoa_r+0x184>
 8005fde:	9b00      	ldr	r3, [sp, #0]
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	9300      	str	r3, [sp, #0]
 8005fe4:	9b00      	ldr	r3, [sp, #0]
 8005fe6:	2b16      	cmp	r3, #22
 8005fe8:	d85a      	bhi.n	80060a0 <_dtoa_r+0x240>
 8005fea:	9a00      	ldr	r2, [sp, #0]
 8005fec:	4b57      	ldr	r3, [pc, #348]	; (800614c <_dtoa_r+0x2ec>)
 8005fee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff6:	ec51 0b19 	vmov	r0, r1, d9
 8005ffa:	f7fa fd8f 	bl	8000b1c <__aeabi_dcmplt>
 8005ffe:	2800      	cmp	r0, #0
 8006000:	d050      	beq.n	80060a4 <_dtoa_r+0x244>
 8006002:	9b00      	ldr	r3, [sp, #0]
 8006004:	3b01      	subs	r3, #1
 8006006:	9300      	str	r3, [sp, #0]
 8006008:	2300      	movs	r3, #0
 800600a:	930b      	str	r3, [sp, #44]	; 0x2c
 800600c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800600e:	1b5d      	subs	r5, r3, r5
 8006010:	1e6b      	subs	r3, r5, #1
 8006012:	9305      	str	r3, [sp, #20]
 8006014:	bf45      	ittet	mi
 8006016:	f1c5 0301 	rsbmi	r3, r5, #1
 800601a:	9304      	strmi	r3, [sp, #16]
 800601c:	2300      	movpl	r3, #0
 800601e:	2300      	movmi	r3, #0
 8006020:	bf4c      	ite	mi
 8006022:	9305      	strmi	r3, [sp, #20]
 8006024:	9304      	strpl	r3, [sp, #16]
 8006026:	9b00      	ldr	r3, [sp, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	db3d      	blt.n	80060a8 <_dtoa_r+0x248>
 800602c:	9b05      	ldr	r3, [sp, #20]
 800602e:	9a00      	ldr	r2, [sp, #0]
 8006030:	920a      	str	r2, [sp, #40]	; 0x28
 8006032:	4413      	add	r3, r2
 8006034:	9305      	str	r3, [sp, #20]
 8006036:	2300      	movs	r3, #0
 8006038:	9307      	str	r3, [sp, #28]
 800603a:	9b06      	ldr	r3, [sp, #24]
 800603c:	2b09      	cmp	r3, #9
 800603e:	f200 8089 	bhi.w	8006154 <_dtoa_r+0x2f4>
 8006042:	2b05      	cmp	r3, #5
 8006044:	bfc4      	itt	gt
 8006046:	3b04      	subgt	r3, #4
 8006048:	9306      	strgt	r3, [sp, #24]
 800604a:	9b06      	ldr	r3, [sp, #24]
 800604c:	f1a3 0302 	sub.w	r3, r3, #2
 8006050:	bfcc      	ite	gt
 8006052:	2500      	movgt	r5, #0
 8006054:	2501      	movle	r5, #1
 8006056:	2b03      	cmp	r3, #3
 8006058:	f200 8087 	bhi.w	800616a <_dtoa_r+0x30a>
 800605c:	e8df f003 	tbb	[pc, r3]
 8006060:	59383a2d 	.word	0x59383a2d
 8006064:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006068:	441d      	add	r5, r3
 800606a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800606e:	2b20      	cmp	r3, #32
 8006070:	bfc1      	itttt	gt
 8006072:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006076:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800607a:	fa0b f303 	lslgt.w	r3, fp, r3
 800607e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006082:	bfda      	itte	le
 8006084:	f1c3 0320 	rsble	r3, r3, #32
 8006088:	fa06 f003 	lslle.w	r0, r6, r3
 800608c:	4318      	orrgt	r0, r3
 800608e:	f7fa fa59 	bl	8000544 <__aeabi_ui2d>
 8006092:	2301      	movs	r3, #1
 8006094:	4606      	mov	r6, r0
 8006096:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800609a:	3d01      	subs	r5, #1
 800609c:	930e      	str	r3, [sp, #56]	; 0x38
 800609e:	e76a      	b.n	8005f76 <_dtoa_r+0x116>
 80060a0:	2301      	movs	r3, #1
 80060a2:	e7b2      	b.n	800600a <_dtoa_r+0x1aa>
 80060a4:	900b      	str	r0, [sp, #44]	; 0x2c
 80060a6:	e7b1      	b.n	800600c <_dtoa_r+0x1ac>
 80060a8:	9b04      	ldr	r3, [sp, #16]
 80060aa:	9a00      	ldr	r2, [sp, #0]
 80060ac:	1a9b      	subs	r3, r3, r2
 80060ae:	9304      	str	r3, [sp, #16]
 80060b0:	4253      	negs	r3, r2
 80060b2:	9307      	str	r3, [sp, #28]
 80060b4:	2300      	movs	r3, #0
 80060b6:	930a      	str	r3, [sp, #40]	; 0x28
 80060b8:	e7bf      	b.n	800603a <_dtoa_r+0x1da>
 80060ba:	2300      	movs	r3, #0
 80060bc:	9308      	str	r3, [sp, #32]
 80060be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	dc55      	bgt.n	8006170 <_dtoa_r+0x310>
 80060c4:	2301      	movs	r3, #1
 80060c6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80060ca:	461a      	mov	r2, r3
 80060cc:	9209      	str	r2, [sp, #36]	; 0x24
 80060ce:	e00c      	b.n	80060ea <_dtoa_r+0x28a>
 80060d0:	2301      	movs	r3, #1
 80060d2:	e7f3      	b.n	80060bc <_dtoa_r+0x25c>
 80060d4:	2300      	movs	r3, #0
 80060d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060d8:	9308      	str	r3, [sp, #32]
 80060da:	9b00      	ldr	r3, [sp, #0]
 80060dc:	4413      	add	r3, r2
 80060de:	9302      	str	r3, [sp, #8]
 80060e0:	3301      	adds	r3, #1
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	9303      	str	r3, [sp, #12]
 80060e6:	bfb8      	it	lt
 80060e8:	2301      	movlt	r3, #1
 80060ea:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80060ec:	2200      	movs	r2, #0
 80060ee:	6042      	str	r2, [r0, #4]
 80060f0:	2204      	movs	r2, #4
 80060f2:	f102 0614 	add.w	r6, r2, #20
 80060f6:	429e      	cmp	r6, r3
 80060f8:	6841      	ldr	r1, [r0, #4]
 80060fa:	d93d      	bls.n	8006178 <_dtoa_r+0x318>
 80060fc:	4620      	mov	r0, r4
 80060fe:	f000 fcb7 	bl	8006a70 <_Balloc>
 8006102:	9001      	str	r0, [sp, #4]
 8006104:	2800      	cmp	r0, #0
 8006106:	d13b      	bne.n	8006180 <_dtoa_r+0x320>
 8006108:	4b11      	ldr	r3, [pc, #68]	; (8006150 <_dtoa_r+0x2f0>)
 800610a:	4602      	mov	r2, r0
 800610c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006110:	e6c0      	b.n	8005e94 <_dtoa_r+0x34>
 8006112:	2301      	movs	r3, #1
 8006114:	e7df      	b.n	80060d6 <_dtoa_r+0x276>
 8006116:	bf00      	nop
 8006118:	636f4361 	.word	0x636f4361
 800611c:	3fd287a7 	.word	0x3fd287a7
 8006120:	8b60c8b3 	.word	0x8b60c8b3
 8006124:	3fc68a28 	.word	0x3fc68a28
 8006128:	509f79fb 	.word	0x509f79fb
 800612c:	3fd34413 	.word	0x3fd34413
 8006130:	08008406 	.word	0x08008406
 8006134:	0800841d 	.word	0x0800841d
 8006138:	7ff00000 	.word	0x7ff00000
 800613c:	08008402 	.word	0x08008402
 8006140:	080083f9 	.word	0x080083f9
 8006144:	080082d5 	.word	0x080082d5
 8006148:	3ff80000 	.word	0x3ff80000
 800614c:	08008510 	.word	0x08008510
 8006150:	08008478 	.word	0x08008478
 8006154:	2501      	movs	r5, #1
 8006156:	2300      	movs	r3, #0
 8006158:	9306      	str	r3, [sp, #24]
 800615a:	9508      	str	r5, [sp, #32]
 800615c:	f04f 33ff 	mov.w	r3, #4294967295
 8006160:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006164:	2200      	movs	r2, #0
 8006166:	2312      	movs	r3, #18
 8006168:	e7b0      	b.n	80060cc <_dtoa_r+0x26c>
 800616a:	2301      	movs	r3, #1
 800616c:	9308      	str	r3, [sp, #32]
 800616e:	e7f5      	b.n	800615c <_dtoa_r+0x2fc>
 8006170:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006172:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006176:	e7b8      	b.n	80060ea <_dtoa_r+0x28a>
 8006178:	3101      	adds	r1, #1
 800617a:	6041      	str	r1, [r0, #4]
 800617c:	0052      	lsls	r2, r2, #1
 800617e:	e7b8      	b.n	80060f2 <_dtoa_r+0x292>
 8006180:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006182:	9a01      	ldr	r2, [sp, #4]
 8006184:	601a      	str	r2, [r3, #0]
 8006186:	9b03      	ldr	r3, [sp, #12]
 8006188:	2b0e      	cmp	r3, #14
 800618a:	f200 809d 	bhi.w	80062c8 <_dtoa_r+0x468>
 800618e:	2d00      	cmp	r5, #0
 8006190:	f000 809a 	beq.w	80062c8 <_dtoa_r+0x468>
 8006194:	9b00      	ldr	r3, [sp, #0]
 8006196:	2b00      	cmp	r3, #0
 8006198:	dd32      	ble.n	8006200 <_dtoa_r+0x3a0>
 800619a:	4ab7      	ldr	r2, [pc, #732]	; (8006478 <_dtoa_r+0x618>)
 800619c:	f003 030f 	and.w	r3, r3, #15
 80061a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80061a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80061a8:	9b00      	ldr	r3, [sp, #0]
 80061aa:	05d8      	lsls	r0, r3, #23
 80061ac:	ea4f 1723 	mov.w	r7, r3, asr #4
 80061b0:	d516      	bpl.n	80061e0 <_dtoa_r+0x380>
 80061b2:	4bb2      	ldr	r3, [pc, #712]	; (800647c <_dtoa_r+0x61c>)
 80061b4:	ec51 0b19 	vmov	r0, r1, d9
 80061b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80061bc:	f7fa fb66 	bl	800088c <__aeabi_ddiv>
 80061c0:	f007 070f 	and.w	r7, r7, #15
 80061c4:	4682      	mov	sl, r0
 80061c6:	468b      	mov	fp, r1
 80061c8:	2503      	movs	r5, #3
 80061ca:	4eac      	ldr	r6, [pc, #688]	; (800647c <_dtoa_r+0x61c>)
 80061cc:	b957      	cbnz	r7, 80061e4 <_dtoa_r+0x384>
 80061ce:	4642      	mov	r2, r8
 80061d0:	464b      	mov	r3, r9
 80061d2:	4650      	mov	r0, sl
 80061d4:	4659      	mov	r1, fp
 80061d6:	f7fa fb59 	bl	800088c <__aeabi_ddiv>
 80061da:	4682      	mov	sl, r0
 80061dc:	468b      	mov	fp, r1
 80061de:	e028      	b.n	8006232 <_dtoa_r+0x3d2>
 80061e0:	2502      	movs	r5, #2
 80061e2:	e7f2      	b.n	80061ca <_dtoa_r+0x36a>
 80061e4:	07f9      	lsls	r1, r7, #31
 80061e6:	d508      	bpl.n	80061fa <_dtoa_r+0x39a>
 80061e8:	4640      	mov	r0, r8
 80061ea:	4649      	mov	r1, r9
 80061ec:	e9d6 2300 	ldrd	r2, r3, [r6]
 80061f0:	f7fa fa22 	bl	8000638 <__aeabi_dmul>
 80061f4:	3501      	adds	r5, #1
 80061f6:	4680      	mov	r8, r0
 80061f8:	4689      	mov	r9, r1
 80061fa:	107f      	asrs	r7, r7, #1
 80061fc:	3608      	adds	r6, #8
 80061fe:	e7e5      	b.n	80061cc <_dtoa_r+0x36c>
 8006200:	f000 809b 	beq.w	800633a <_dtoa_r+0x4da>
 8006204:	9b00      	ldr	r3, [sp, #0]
 8006206:	4f9d      	ldr	r7, [pc, #628]	; (800647c <_dtoa_r+0x61c>)
 8006208:	425e      	negs	r6, r3
 800620a:	4b9b      	ldr	r3, [pc, #620]	; (8006478 <_dtoa_r+0x618>)
 800620c:	f006 020f 	and.w	r2, r6, #15
 8006210:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006218:	ec51 0b19 	vmov	r0, r1, d9
 800621c:	f7fa fa0c 	bl	8000638 <__aeabi_dmul>
 8006220:	1136      	asrs	r6, r6, #4
 8006222:	4682      	mov	sl, r0
 8006224:	468b      	mov	fp, r1
 8006226:	2300      	movs	r3, #0
 8006228:	2502      	movs	r5, #2
 800622a:	2e00      	cmp	r6, #0
 800622c:	d17a      	bne.n	8006324 <_dtoa_r+0x4c4>
 800622e:	2b00      	cmp	r3, #0
 8006230:	d1d3      	bne.n	80061da <_dtoa_r+0x37a>
 8006232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006234:	2b00      	cmp	r3, #0
 8006236:	f000 8082 	beq.w	800633e <_dtoa_r+0x4de>
 800623a:	4b91      	ldr	r3, [pc, #580]	; (8006480 <_dtoa_r+0x620>)
 800623c:	2200      	movs	r2, #0
 800623e:	4650      	mov	r0, sl
 8006240:	4659      	mov	r1, fp
 8006242:	f7fa fc6b 	bl	8000b1c <__aeabi_dcmplt>
 8006246:	2800      	cmp	r0, #0
 8006248:	d079      	beq.n	800633e <_dtoa_r+0x4de>
 800624a:	9b03      	ldr	r3, [sp, #12]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d076      	beq.n	800633e <_dtoa_r+0x4de>
 8006250:	9b02      	ldr	r3, [sp, #8]
 8006252:	2b00      	cmp	r3, #0
 8006254:	dd36      	ble.n	80062c4 <_dtoa_r+0x464>
 8006256:	9b00      	ldr	r3, [sp, #0]
 8006258:	4650      	mov	r0, sl
 800625a:	4659      	mov	r1, fp
 800625c:	1e5f      	subs	r7, r3, #1
 800625e:	2200      	movs	r2, #0
 8006260:	4b88      	ldr	r3, [pc, #544]	; (8006484 <_dtoa_r+0x624>)
 8006262:	f7fa f9e9 	bl	8000638 <__aeabi_dmul>
 8006266:	9e02      	ldr	r6, [sp, #8]
 8006268:	4682      	mov	sl, r0
 800626a:	468b      	mov	fp, r1
 800626c:	3501      	adds	r5, #1
 800626e:	4628      	mov	r0, r5
 8006270:	f7fa f978 	bl	8000564 <__aeabi_i2d>
 8006274:	4652      	mov	r2, sl
 8006276:	465b      	mov	r3, fp
 8006278:	f7fa f9de 	bl	8000638 <__aeabi_dmul>
 800627c:	4b82      	ldr	r3, [pc, #520]	; (8006488 <_dtoa_r+0x628>)
 800627e:	2200      	movs	r2, #0
 8006280:	f7fa f824 	bl	80002cc <__adddf3>
 8006284:	46d0      	mov	r8, sl
 8006286:	46d9      	mov	r9, fp
 8006288:	4682      	mov	sl, r0
 800628a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800628e:	2e00      	cmp	r6, #0
 8006290:	d158      	bne.n	8006344 <_dtoa_r+0x4e4>
 8006292:	4b7e      	ldr	r3, [pc, #504]	; (800648c <_dtoa_r+0x62c>)
 8006294:	2200      	movs	r2, #0
 8006296:	4640      	mov	r0, r8
 8006298:	4649      	mov	r1, r9
 800629a:	f7fa f815 	bl	80002c8 <__aeabi_dsub>
 800629e:	4652      	mov	r2, sl
 80062a0:	465b      	mov	r3, fp
 80062a2:	4680      	mov	r8, r0
 80062a4:	4689      	mov	r9, r1
 80062a6:	f7fa fc57 	bl	8000b58 <__aeabi_dcmpgt>
 80062aa:	2800      	cmp	r0, #0
 80062ac:	f040 8295 	bne.w	80067da <_dtoa_r+0x97a>
 80062b0:	4652      	mov	r2, sl
 80062b2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80062b6:	4640      	mov	r0, r8
 80062b8:	4649      	mov	r1, r9
 80062ba:	f7fa fc2f 	bl	8000b1c <__aeabi_dcmplt>
 80062be:	2800      	cmp	r0, #0
 80062c0:	f040 8289 	bne.w	80067d6 <_dtoa_r+0x976>
 80062c4:	ec5b ab19 	vmov	sl, fp, d9
 80062c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	f2c0 8148 	blt.w	8006560 <_dtoa_r+0x700>
 80062d0:	9a00      	ldr	r2, [sp, #0]
 80062d2:	2a0e      	cmp	r2, #14
 80062d4:	f300 8144 	bgt.w	8006560 <_dtoa_r+0x700>
 80062d8:	4b67      	ldr	r3, [pc, #412]	; (8006478 <_dtoa_r+0x618>)
 80062da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062de:	e9d3 8900 	ldrd	r8, r9, [r3]
 80062e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	f280 80d5 	bge.w	8006494 <_dtoa_r+0x634>
 80062ea:	9b03      	ldr	r3, [sp, #12]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	f300 80d1 	bgt.w	8006494 <_dtoa_r+0x634>
 80062f2:	f040 826f 	bne.w	80067d4 <_dtoa_r+0x974>
 80062f6:	4b65      	ldr	r3, [pc, #404]	; (800648c <_dtoa_r+0x62c>)
 80062f8:	2200      	movs	r2, #0
 80062fa:	4640      	mov	r0, r8
 80062fc:	4649      	mov	r1, r9
 80062fe:	f7fa f99b 	bl	8000638 <__aeabi_dmul>
 8006302:	4652      	mov	r2, sl
 8006304:	465b      	mov	r3, fp
 8006306:	f7fa fc1d 	bl	8000b44 <__aeabi_dcmpge>
 800630a:	9e03      	ldr	r6, [sp, #12]
 800630c:	4637      	mov	r7, r6
 800630e:	2800      	cmp	r0, #0
 8006310:	f040 8245 	bne.w	800679e <_dtoa_r+0x93e>
 8006314:	9d01      	ldr	r5, [sp, #4]
 8006316:	2331      	movs	r3, #49	; 0x31
 8006318:	f805 3b01 	strb.w	r3, [r5], #1
 800631c:	9b00      	ldr	r3, [sp, #0]
 800631e:	3301      	adds	r3, #1
 8006320:	9300      	str	r3, [sp, #0]
 8006322:	e240      	b.n	80067a6 <_dtoa_r+0x946>
 8006324:	07f2      	lsls	r2, r6, #31
 8006326:	d505      	bpl.n	8006334 <_dtoa_r+0x4d4>
 8006328:	e9d7 2300 	ldrd	r2, r3, [r7]
 800632c:	f7fa f984 	bl	8000638 <__aeabi_dmul>
 8006330:	3501      	adds	r5, #1
 8006332:	2301      	movs	r3, #1
 8006334:	1076      	asrs	r6, r6, #1
 8006336:	3708      	adds	r7, #8
 8006338:	e777      	b.n	800622a <_dtoa_r+0x3ca>
 800633a:	2502      	movs	r5, #2
 800633c:	e779      	b.n	8006232 <_dtoa_r+0x3d2>
 800633e:	9f00      	ldr	r7, [sp, #0]
 8006340:	9e03      	ldr	r6, [sp, #12]
 8006342:	e794      	b.n	800626e <_dtoa_r+0x40e>
 8006344:	9901      	ldr	r1, [sp, #4]
 8006346:	4b4c      	ldr	r3, [pc, #304]	; (8006478 <_dtoa_r+0x618>)
 8006348:	4431      	add	r1, r6
 800634a:	910d      	str	r1, [sp, #52]	; 0x34
 800634c:	9908      	ldr	r1, [sp, #32]
 800634e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006352:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006356:	2900      	cmp	r1, #0
 8006358:	d043      	beq.n	80063e2 <_dtoa_r+0x582>
 800635a:	494d      	ldr	r1, [pc, #308]	; (8006490 <_dtoa_r+0x630>)
 800635c:	2000      	movs	r0, #0
 800635e:	f7fa fa95 	bl	800088c <__aeabi_ddiv>
 8006362:	4652      	mov	r2, sl
 8006364:	465b      	mov	r3, fp
 8006366:	f7f9 ffaf 	bl	80002c8 <__aeabi_dsub>
 800636a:	9d01      	ldr	r5, [sp, #4]
 800636c:	4682      	mov	sl, r0
 800636e:	468b      	mov	fp, r1
 8006370:	4649      	mov	r1, r9
 8006372:	4640      	mov	r0, r8
 8006374:	f7fa fc10 	bl	8000b98 <__aeabi_d2iz>
 8006378:	4606      	mov	r6, r0
 800637a:	f7fa f8f3 	bl	8000564 <__aeabi_i2d>
 800637e:	4602      	mov	r2, r0
 8006380:	460b      	mov	r3, r1
 8006382:	4640      	mov	r0, r8
 8006384:	4649      	mov	r1, r9
 8006386:	f7f9 ff9f 	bl	80002c8 <__aeabi_dsub>
 800638a:	3630      	adds	r6, #48	; 0x30
 800638c:	f805 6b01 	strb.w	r6, [r5], #1
 8006390:	4652      	mov	r2, sl
 8006392:	465b      	mov	r3, fp
 8006394:	4680      	mov	r8, r0
 8006396:	4689      	mov	r9, r1
 8006398:	f7fa fbc0 	bl	8000b1c <__aeabi_dcmplt>
 800639c:	2800      	cmp	r0, #0
 800639e:	d163      	bne.n	8006468 <_dtoa_r+0x608>
 80063a0:	4642      	mov	r2, r8
 80063a2:	464b      	mov	r3, r9
 80063a4:	4936      	ldr	r1, [pc, #216]	; (8006480 <_dtoa_r+0x620>)
 80063a6:	2000      	movs	r0, #0
 80063a8:	f7f9 ff8e 	bl	80002c8 <__aeabi_dsub>
 80063ac:	4652      	mov	r2, sl
 80063ae:	465b      	mov	r3, fp
 80063b0:	f7fa fbb4 	bl	8000b1c <__aeabi_dcmplt>
 80063b4:	2800      	cmp	r0, #0
 80063b6:	f040 80b5 	bne.w	8006524 <_dtoa_r+0x6c4>
 80063ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063bc:	429d      	cmp	r5, r3
 80063be:	d081      	beq.n	80062c4 <_dtoa_r+0x464>
 80063c0:	4b30      	ldr	r3, [pc, #192]	; (8006484 <_dtoa_r+0x624>)
 80063c2:	2200      	movs	r2, #0
 80063c4:	4650      	mov	r0, sl
 80063c6:	4659      	mov	r1, fp
 80063c8:	f7fa f936 	bl	8000638 <__aeabi_dmul>
 80063cc:	4b2d      	ldr	r3, [pc, #180]	; (8006484 <_dtoa_r+0x624>)
 80063ce:	4682      	mov	sl, r0
 80063d0:	468b      	mov	fp, r1
 80063d2:	4640      	mov	r0, r8
 80063d4:	4649      	mov	r1, r9
 80063d6:	2200      	movs	r2, #0
 80063d8:	f7fa f92e 	bl	8000638 <__aeabi_dmul>
 80063dc:	4680      	mov	r8, r0
 80063de:	4689      	mov	r9, r1
 80063e0:	e7c6      	b.n	8006370 <_dtoa_r+0x510>
 80063e2:	4650      	mov	r0, sl
 80063e4:	4659      	mov	r1, fp
 80063e6:	f7fa f927 	bl	8000638 <__aeabi_dmul>
 80063ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063ec:	9d01      	ldr	r5, [sp, #4]
 80063ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80063f0:	4682      	mov	sl, r0
 80063f2:	468b      	mov	fp, r1
 80063f4:	4649      	mov	r1, r9
 80063f6:	4640      	mov	r0, r8
 80063f8:	f7fa fbce 	bl	8000b98 <__aeabi_d2iz>
 80063fc:	4606      	mov	r6, r0
 80063fe:	f7fa f8b1 	bl	8000564 <__aeabi_i2d>
 8006402:	3630      	adds	r6, #48	; 0x30
 8006404:	4602      	mov	r2, r0
 8006406:	460b      	mov	r3, r1
 8006408:	4640      	mov	r0, r8
 800640a:	4649      	mov	r1, r9
 800640c:	f7f9 ff5c 	bl	80002c8 <__aeabi_dsub>
 8006410:	f805 6b01 	strb.w	r6, [r5], #1
 8006414:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006416:	429d      	cmp	r5, r3
 8006418:	4680      	mov	r8, r0
 800641a:	4689      	mov	r9, r1
 800641c:	f04f 0200 	mov.w	r2, #0
 8006420:	d124      	bne.n	800646c <_dtoa_r+0x60c>
 8006422:	4b1b      	ldr	r3, [pc, #108]	; (8006490 <_dtoa_r+0x630>)
 8006424:	4650      	mov	r0, sl
 8006426:	4659      	mov	r1, fp
 8006428:	f7f9 ff50 	bl	80002cc <__adddf3>
 800642c:	4602      	mov	r2, r0
 800642e:	460b      	mov	r3, r1
 8006430:	4640      	mov	r0, r8
 8006432:	4649      	mov	r1, r9
 8006434:	f7fa fb90 	bl	8000b58 <__aeabi_dcmpgt>
 8006438:	2800      	cmp	r0, #0
 800643a:	d173      	bne.n	8006524 <_dtoa_r+0x6c4>
 800643c:	4652      	mov	r2, sl
 800643e:	465b      	mov	r3, fp
 8006440:	4913      	ldr	r1, [pc, #76]	; (8006490 <_dtoa_r+0x630>)
 8006442:	2000      	movs	r0, #0
 8006444:	f7f9 ff40 	bl	80002c8 <__aeabi_dsub>
 8006448:	4602      	mov	r2, r0
 800644a:	460b      	mov	r3, r1
 800644c:	4640      	mov	r0, r8
 800644e:	4649      	mov	r1, r9
 8006450:	f7fa fb64 	bl	8000b1c <__aeabi_dcmplt>
 8006454:	2800      	cmp	r0, #0
 8006456:	f43f af35 	beq.w	80062c4 <_dtoa_r+0x464>
 800645a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800645c:	1e6b      	subs	r3, r5, #1
 800645e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006460:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006464:	2b30      	cmp	r3, #48	; 0x30
 8006466:	d0f8      	beq.n	800645a <_dtoa_r+0x5fa>
 8006468:	9700      	str	r7, [sp, #0]
 800646a:	e049      	b.n	8006500 <_dtoa_r+0x6a0>
 800646c:	4b05      	ldr	r3, [pc, #20]	; (8006484 <_dtoa_r+0x624>)
 800646e:	f7fa f8e3 	bl	8000638 <__aeabi_dmul>
 8006472:	4680      	mov	r8, r0
 8006474:	4689      	mov	r9, r1
 8006476:	e7bd      	b.n	80063f4 <_dtoa_r+0x594>
 8006478:	08008510 	.word	0x08008510
 800647c:	080084e8 	.word	0x080084e8
 8006480:	3ff00000 	.word	0x3ff00000
 8006484:	40240000 	.word	0x40240000
 8006488:	401c0000 	.word	0x401c0000
 800648c:	40140000 	.word	0x40140000
 8006490:	3fe00000 	.word	0x3fe00000
 8006494:	9d01      	ldr	r5, [sp, #4]
 8006496:	4656      	mov	r6, sl
 8006498:	465f      	mov	r7, fp
 800649a:	4642      	mov	r2, r8
 800649c:	464b      	mov	r3, r9
 800649e:	4630      	mov	r0, r6
 80064a0:	4639      	mov	r1, r7
 80064a2:	f7fa f9f3 	bl	800088c <__aeabi_ddiv>
 80064a6:	f7fa fb77 	bl	8000b98 <__aeabi_d2iz>
 80064aa:	4682      	mov	sl, r0
 80064ac:	f7fa f85a 	bl	8000564 <__aeabi_i2d>
 80064b0:	4642      	mov	r2, r8
 80064b2:	464b      	mov	r3, r9
 80064b4:	f7fa f8c0 	bl	8000638 <__aeabi_dmul>
 80064b8:	4602      	mov	r2, r0
 80064ba:	460b      	mov	r3, r1
 80064bc:	4630      	mov	r0, r6
 80064be:	4639      	mov	r1, r7
 80064c0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80064c4:	f7f9 ff00 	bl	80002c8 <__aeabi_dsub>
 80064c8:	f805 6b01 	strb.w	r6, [r5], #1
 80064cc:	9e01      	ldr	r6, [sp, #4]
 80064ce:	9f03      	ldr	r7, [sp, #12]
 80064d0:	1bae      	subs	r6, r5, r6
 80064d2:	42b7      	cmp	r7, r6
 80064d4:	4602      	mov	r2, r0
 80064d6:	460b      	mov	r3, r1
 80064d8:	d135      	bne.n	8006546 <_dtoa_r+0x6e6>
 80064da:	f7f9 fef7 	bl	80002cc <__adddf3>
 80064de:	4642      	mov	r2, r8
 80064e0:	464b      	mov	r3, r9
 80064e2:	4606      	mov	r6, r0
 80064e4:	460f      	mov	r7, r1
 80064e6:	f7fa fb37 	bl	8000b58 <__aeabi_dcmpgt>
 80064ea:	b9d0      	cbnz	r0, 8006522 <_dtoa_r+0x6c2>
 80064ec:	4642      	mov	r2, r8
 80064ee:	464b      	mov	r3, r9
 80064f0:	4630      	mov	r0, r6
 80064f2:	4639      	mov	r1, r7
 80064f4:	f7fa fb08 	bl	8000b08 <__aeabi_dcmpeq>
 80064f8:	b110      	cbz	r0, 8006500 <_dtoa_r+0x6a0>
 80064fa:	f01a 0f01 	tst.w	sl, #1
 80064fe:	d110      	bne.n	8006522 <_dtoa_r+0x6c2>
 8006500:	4620      	mov	r0, r4
 8006502:	ee18 1a10 	vmov	r1, s16
 8006506:	f000 faf3 	bl	8006af0 <_Bfree>
 800650a:	2300      	movs	r3, #0
 800650c:	9800      	ldr	r0, [sp, #0]
 800650e:	702b      	strb	r3, [r5, #0]
 8006510:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006512:	3001      	adds	r0, #1
 8006514:	6018      	str	r0, [r3, #0]
 8006516:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006518:	2b00      	cmp	r3, #0
 800651a:	f43f acf1 	beq.w	8005f00 <_dtoa_r+0xa0>
 800651e:	601d      	str	r5, [r3, #0]
 8006520:	e4ee      	b.n	8005f00 <_dtoa_r+0xa0>
 8006522:	9f00      	ldr	r7, [sp, #0]
 8006524:	462b      	mov	r3, r5
 8006526:	461d      	mov	r5, r3
 8006528:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800652c:	2a39      	cmp	r2, #57	; 0x39
 800652e:	d106      	bne.n	800653e <_dtoa_r+0x6de>
 8006530:	9a01      	ldr	r2, [sp, #4]
 8006532:	429a      	cmp	r2, r3
 8006534:	d1f7      	bne.n	8006526 <_dtoa_r+0x6c6>
 8006536:	9901      	ldr	r1, [sp, #4]
 8006538:	2230      	movs	r2, #48	; 0x30
 800653a:	3701      	adds	r7, #1
 800653c:	700a      	strb	r2, [r1, #0]
 800653e:	781a      	ldrb	r2, [r3, #0]
 8006540:	3201      	adds	r2, #1
 8006542:	701a      	strb	r2, [r3, #0]
 8006544:	e790      	b.n	8006468 <_dtoa_r+0x608>
 8006546:	4ba6      	ldr	r3, [pc, #664]	; (80067e0 <_dtoa_r+0x980>)
 8006548:	2200      	movs	r2, #0
 800654a:	f7fa f875 	bl	8000638 <__aeabi_dmul>
 800654e:	2200      	movs	r2, #0
 8006550:	2300      	movs	r3, #0
 8006552:	4606      	mov	r6, r0
 8006554:	460f      	mov	r7, r1
 8006556:	f7fa fad7 	bl	8000b08 <__aeabi_dcmpeq>
 800655a:	2800      	cmp	r0, #0
 800655c:	d09d      	beq.n	800649a <_dtoa_r+0x63a>
 800655e:	e7cf      	b.n	8006500 <_dtoa_r+0x6a0>
 8006560:	9a08      	ldr	r2, [sp, #32]
 8006562:	2a00      	cmp	r2, #0
 8006564:	f000 80d7 	beq.w	8006716 <_dtoa_r+0x8b6>
 8006568:	9a06      	ldr	r2, [sp, #24]
 800656a:	2a01      	cmp	r2, #1
 800656c:	f300 80ba 	bgt.w	80066e4 <_dtoa_r+0x884>
 8006570:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006572:	2a00      	cmp	r2, #0
 8006574:	f000 80b2 	beq.w	80066dc <_dtoa_r+0x87c>
 8006578:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800657c:	9e07      	ldr	r6, [sp, #28]
 800657e:	9d04      	ldr	r5, [sp, #16]
 8006580:	9a04      	ldr	r2, [sp, #16]
 8006582:	441a      	add	r2, r3
 8006584:	9204      	str	r2, [sp, #16]
 8006586:	9a05      	ldr	r2, [sp, #20]
 8006588:	2101      	movs	r1, #1
 800658a:	441a      	add	r2, r3
 800658c:	4620      	mov	r0, r4
 800658e:	9205      	str	r2, [sp, #20]
 8006590:	f000 fb66 	bl	8006c60 <__i2b>
 8006594:	4607      	mov	r7, r0
 8006596:	2d00      	cmp	r5, #0
 8006598:	dd0c      	ble.n	80065b4 <_dtoa_r+0x754>
 800659a:	9b05      	ldr	r3, [sp, #20]
 800659c:	2b00      	cmp	r3, #0
 800659e:	dd09      	ble.n	80065b4 <_dtoa_r+0x754>
 80065a0:	42ab      	cmp	r3, r5
 80065a2:	9a04      	ldr	r2, [sp, #16]
 80065a4:	bfa8      	it	ge
 80065a6:	462b      	movge	r3, r5
 80065a8:	1ad2      	subs	r2, r2, r3
 80065aa:	9204      	str	r2, [sp, #16]
 80065ac:	9a05      	ldr	r2, [sp, #20]
 80065ae:	1aed      	subs	r5, r5, r3
 80065b0:	1ad3      	subs	r3, r2, r3
 80065b2:	9305      	str	r3, [sp, #20]
 80065b4:	9b07      	ldr	r3, [sp, #28]
 80065b6:	b31b      	cbz	r3, 8006600 <_dtoa_r+0x7a0>
 80065b8:	9b08      	ldr	r3, [sp, #32]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	f000 80af 	beq.w	800671e <_dtoa_r+0x8be>
 80065c0:	2e00      	cmp	r6, #0
 80065c2:	dd13      	ble.n	80065ec <_dtoa_r+0x78c>
 80065c4:	4639      	mov	r1, r7
 80065c6:	4632      	mov	r2, r6
 80065c8:	4620      	mov	r0, r4
 80065ca:	f000 fc09 	bl	8006de0 <__pow5mult>
 80065ce:	ee18 2a10 	vmov	r2, s16
 80065d2:	4601      	mov	r1, r0
 80065d4:	4607      	mov	r7, r0
 80065d6:	4620      	mov	r0, r4
 80065d8:	f000 fb58 	bl	8006c8c <__multiply>
 80065dc:	ee18 1a10 	vmov	r1, s16
 80065e0:	4680      	mov	r8, r0
 80065e2:	4620      	mov	r0, r4
 80065e4:	f000 fa84 	bl	8006af0 <_Bfree>
 80065e8:	ee08 8a10 	vmov	s16, r8
 80065ec:	9b07      	ldr	r3, [sp, #28]
 80065ee:	1b9a      	subs	r2, r3, r6
 80065f0:	d006      	beq.n	8006600 <_dtoa_r+0x7a0>
 80065f2:	ee18 1a10 	vmov	r1, s16
 80065f6:	4620      	mov	r0, r4
 80065f8:	f000 fbf2 	bl	8006de0 <__pow5mult>
 80065fc:	ee08 0a10 	vmov	s16, r0
 8006600:	2101      	movs	r1, #1
 8006602:	4620      	mov	r0, r4
 8006604:	f000 fb2c 	bl	8006c60 <__i2b>
 8006608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800660a:	2b00      	cmp	r3, #0
 800660c:	4606      	mov	r6, r0
 800660e:	f340 8088 	ble.w	8006722 <_dtoa_r+0x8c2>
 8006612:	461a      	mov	r2, r3
 8006614:	4601      	mov	r1, r0
 8006616:	4620      	mov	r0, r4
 8006618:	f000 fbe2 	bl	8006de0 <__pow5mult>
 800661c:	9b06      	ldr	r3, [sp, #24]
 800661e:	2b01      	cmp	r3, #1
 8006620:	4606      	mov	r6, r0
 8006622:	f340 8081 	ble.w	8006728 <_dtoa_r+0x8c8>
 8006626:	f04f 0800 	mov.w	r8, #0
 800662a:	6933      	ldr	r3, [r6, #16]
 800662c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006630:	6918      	ldr	r0, [r3, #16]
 8006632:	f000 fac5 	bl	8006bc0 <__hi0bits>
 8006636:	f1c0 0020 	rsb	r0, r0, #32
 800663a:	9b05      	ldr	r3, [sp, #20]
 800663c:	4418      	add	r0, r3
 800663e:	f010 001f 	ands.w	r0, r0, #31
 8006642:	f000 8092 	beq.w	800676a <_dtoa_r+0x90a>
 8006646:	f1c0 0320 	rsb	r3, r0, #32
 800664a:	2b04      	cmp	r3, #4
 800664c:	f340 808a 	ble.w	8006764 <_dtoa_r+0x904>
 8006650:	f1c0 001c 	rsb	r0, r0, #28
 8006654:	9b04      	ldr	r3, [sp, #16]
 8006656:	4403      	add	r3, r0
 8006658:	9304      	str	r3, [sp, #16]
 800665a:	9b05      	ldr	r3, [sp, #20]
 800665c:	4403      	add	r3, r0
 800665e:	4405      	add	r5, r0
 8006660:	9305      	str	r3, [sp, #20]
 8006662:	9b04      	ldr	r3, [sp, #16]
 8006664:	2b00      	cmp	r3, #0
 8006666:	dd07      	ble.n	8006678 <_dtoa_r+0x818>
 8006668:	ee18 1a10 	vmov	r1, s16
 800666c:	461a      	mov	r2, r3
 800666e:	4620      	mov	r0, r4
 8006670:	f000 fc10 	bl	8006e94 <__lshift>
 8006674:	ee08 0a10 	vmov	s16, r0
 8006678:	9b05      	ldr	r3, [sp, #20]
 800667a:	2b00      	cmp	r3, #0
 800667c:	dd05      	ble.n	800668a <_dtoa_r+0x82a>
 800667e:	4631      	mov	r1, r6
 8006680:	461a      	mov	r2, r3
 8006682:	4620      	mov	r0, r4
 8006684:	f000 fc06 	bl	8006e94 <__lshift>
 8006688:	4606      	mov	r6, r0
 800668a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800668c:	2b00      	cmp	r3, #0
 800668e:	d06e      	beq.n	800676e <_dtoa_r+0x90e>
 8006690:	ee18 0a10 	vmov	r0, s16
 8006694:	4631      	mov	r1, r6
 8006696:	f000 fc6d 	bl	8006f74 <__mcmp>
 800669a:	2800      	cmp	r0, #0
 800669c:	da67      	bge.n	800676e <_dtoa_r+0x90e>
 800669e:	9b00      	ldr	r3, [sp, #0]
 80066a0:	3b01      	subs	r3, #1
 80066a2:	ee18 1a10 	vmov	r1, s16
 80066a6:	9300      	str	r3, [sp, #0]
 80066a8:	220a      	movs	r2, #10
 80066aa:	2300      	movs	r3, #0
 80066ac:	4620      	mov	r0, r4
 80066ae:	f000 fa41 	bl	8006b34 <__multadd>
 80066b2:	9b08      	ldr	r3, [sp, #32]
 80066b4:	ee08 0a10 	vmov	s16, r0
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	f000 81b1 	beq.w	8006a20 <_dtoa_r+0xbc0>
 80066be:	2300      	movs	r3, #0
 80066c0:	4639      	mov	r1, r7
 80066c2:	220a      	movs	r2, #10
 80066c4:	4620      	mov	r0, r4
 80066c6:	f000 fa35 	bl	8006b34 <__multadd>
 80066ca:	9b02      	ldr	r3, [sp, #8]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	4607      	mov	r7, r0
 80066d0:	f300 808e 	bgt.w	80067f0 <_dtoa_r+0x990>
 80066d4:	9b06      	ldr	r3, [sp, #24]
 80066d6:	2b02      	cmp	r3, #2
 80066d8:	dc51      	bgt.n	800677e <_dtoa_r+0x91e>
 80066da:	e089      	b.n	80067f0 <_dtoa_r+0x990>
 80066dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80066de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80066e2:	e74b      	b.n	800657c <_dtoa_r+0x71c>
 80066e4:	9b03      	ldr	r3, [sp, #12]
 80066e6:	1e5e      	subs	r6, r3, #1
 80066e8:	9b07      	ldr	r3, [sp, #28]
 80066ea:	42b3      	cmp	r3, r6
 80066ec:	bfbf      	itttt	lt
 80066ee:	9b07      	ldrlt	r3, [sp, #28]
 80066f0:	9607      	strlt	r6, [sp, #28]
 80066f2:	1af2      	sublt	r2, r6, r3
 80066f4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80066f6:	bfb6      	itet	lt
 80066f8:	189b      	addlt	r3, r3, r2
 80066fa:	1b9e      	subge	r6, r3, r6
 80066fc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80066fe:	9b03      	ldr	r3, [sp, #12]
 8006700:	bfb8      	it	lt
 8006702:	2600      	movlt	r6, #0
 8006704:	2b00      	cmp	r3, #0
 8006706:	bfb7      	itett	lt
 8006708:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800670c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006710:	1a9d      	sublt	r5, r3, r2
 8006712:	2300      	movlt	r3, #0
 8006714:	e734      	b.n	8006580 <_dtoa_r+0x720>
 8006716:	9e07      	ldr	r6, [sp, #28]
 8006718:	9d04      	ldr	r5, [sp, #16]
 800671a:	9f08      	ldr	r7, [sp, #32]
 800671c:	e73b      	b.n	8006596 <_dtoa_r+0x736>
 800671e:	9a07      	ldr	r2, [sp, #28]
 8006720:	e767      	b.n	80065f2 <_dtoa_r+0x792>
 8006722:	9b06      	ldr	r3, [sp, #24]
 8006724:	2b01      	cmp	r3, #1
 8006726:	dc18      	bgt.n	800675a <_dtoa_r+0x8fa>
 8006728:	f1ba 0f00 	cmp.w	sl, #0
 800672c:	d115      	bne.n	800675a <_dtoa_r+0x8fa>
 800672e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006732:	b993      	cbnz	r3, 800675a <_dtoa_r+0x8fa>
 8006734:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006738:	0d1b      	lsrs	r3, r3, #20
 800673a:	051b      	lsls	r3, r3, #20
 800673c:	b183      	cbz	r3, 8006760 <_dtoa_r+0x900>
 800673e:	9b04      	ldr	r3, [sp, #16]
 8006740:	3301      	adds	r3, #1
 8006742:	9304      	str	r3, [sp, #16]
 8006744:	9b05      	ldr	r3, [sp, #20]
 8006746:	3301      	adds	r3, #1
 8006748:	9305      	str	r3, [sp, #20]
 800674a:	f04f 0801 	mov.w	r8, #1
 800674e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006750:	2b00      	cmp	r3, #0
 8006752:	f47f af6a 	bne.w	800662a <_dtoa_r+0x7ca>
 8006756:	2001      	movs	r0, #1
 8006758:	e76f      	b.n	800663a <_dtoa_r+0x7da>
 800675a:	f04f 0800 	mov.w	r8, #0
 800675e:	e7f6      	b.n	800674e <_dtoa_r+0x8ee>
 8006760:	4698      	mov	r8, r3
 8006762:	e7f4      	b.n	800674e <_dtoa_r+0x8ee>
 8006764:	f43f af7d 	beq.w	8006662 <_dtoa_r+0x802>
 8006768:	4618      	mov	r0, r3
 800676a:	301c      	adds	r0, #28
 800676c:	e772      	b.n	8006654 <_dtoa_r+0x7f4>
 800676e:	9b03      	ldr	r3, [sp, #12]
 8006770:	2b00      	cmp	r3, #0
 8006772:	dc37      	bgt.n	80067e4 <_dtoa_r+0x984>
 8006774:	9b06      	ldr	r3, [sp, #24]
 8006776:	2b02      	cmp	r3, #2
 8006778:	dd34      	ble.n	80067e4 <_dtoa_r+0x984>
 800677a:	9b03      	ldr	r3, [sp, #12]
 800677c:	9302      	str	r3, [sp, #8]
 800677e:	9b02      	ldr	r3, [sp, #8]
 8006780:	b96b      	cbnz	r3, 800679e <_dtoa_r+0x93e>
 8006782:	4631      	mov	r1, r6
 8006784:	2205      	movs	r2, #5
 8006786:	4620      	mov	r0, r4
 8006788:	f000 f9d4 	bl	8006b34 <__multadd>
 800678c:	4601      	mov	r1, r0
 800678e:	4606      	mov	r6, r0
 8006790:	ee18 0a10 	vmov	r0, s16
 8006794:	f000 fbee 	bl	8006f74 <__mcmp>
 8006798:	2800      	cmp	r0, #0
 800679a:	f73f adbb 	bgt.w	8006314 <_dtoa_r+0x4b4>
 800679e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067a0:	9d01      	ldr	r5, [sp, #4]
 80067a2:	43db      	mvns	r3, r3
 80067a4:	9300      	str	r3, [sp, #0]
 80067a6:	f04f 0800 	mov.w	r8, #0
 80067aa:	4631      	mov	r1, r6
 80067ac:	4620      	mov	r0, r4
 80067ae:	f000 f99f 	bl	8006af0 <_Bfree>
 80067b2:	2f00      	cmp	r7, #0
 80067b4:	f43f aea4 	beq.w	8006500 <_dtoa_r+0x6a0>
 80067b8:	f1b8 0f00 	cmp.w	r8, #0
 80067bc:	d005      	beq.n	80067ca <_dtoa_r+0x96a>
 80067be:	45b8      	cmp	r8, r7
 80067c0:	d003      	beq.n	80067ca <_dtoa_r+0x96a>
 80067c2:	4641      	mov	r1, r8
 80067c4:	4620      	mov	r0, r4
 80067c6:	f000 f993 	bl	8006af0 <_Bfree>
 80067ca:	4639      	mov	r1, r7
 80067cc:	4620      	mov	r0, r4
 80067ce:	f000 f98f 	bl	8006af0 <_Bfree>
 80067d2:	e695      	b.n	8006500 <_dtoa_r+0x6a0>
 80067d4:	2600      	movs	r6, #0
 80067d6:	4637      	mov	r7, r6
 80067d8:	e7e1      	b.n	800679e <_dtoa_r+0x93e>
 80067da:	9700      	str	r7, [sp, #0]
 80067dc:	4637      	mov	r7, r6
 80067de:	e599      	b.n	8006314 <_dtoa_r+0x4b4>
 80067e0:	40240000 	.word	0x40240000
 80067e4:	9b08      	ldr	r3, [sp, #32]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f000 80ca 	beq.w	8006980 <_dtoa_r+0xb20>
 80067ec:	9b03      	ldr	r3, [sp, #12]
 80067ee:	9302      	str	r3, [sp, #8]
 80067f0:	2d00      	cmp	r5, #0
 80067f2:	dd05      	ble.n	8006800 <_dtoa_r+0x9a0>
 80067f4:	4639      	mov	r1, r7
 80067f6:	462a      	mov	r2, r5
 80067f8:	4620      	mov	r0, r4
 80067fa:	f000 fb4b 	bl	8006e94 <__lshift>
 80067fe:	4607      	mov	r7, r0
 8006800:	f1b8 0f00 	cmp.w	r8, #0
 8006804:	d05b      	beq.n	80068be <_dtoa_r+0xa5e>
 8006806:	6879      	ldr	r1, [r7, #4]
 8006808:	4620      	mov	r0, r4
 800680a:	f000 f931 	bl	8006a70 <_Balloc>
 800680e:	4605      	mov	r5, r0
 8006810:	b928      	cbnz	r0, 800681e <_dtoa_r+0x9be>
 8006812:	4b87      	ldr	r3, [pc, #540]	; (8006a30 <_dtoa_r+0xbd0>)
 8006814:	4602      	mov	r2, r0
 8006816:	f240 21ea 	movw	r1, #746	; 0x2ea
 800681a:	f7ff bb3b 	b.w	8005e94 <_dtoa_r+0x34>
 800681e:	693a      	ldr	r2, [r7, #16]
 8006820:	3202      	adds	r2, #2
 8006822:	0092      	lsls	r2, r2, #2
 8006824:	f107 010c 	add.w	r1, r7, #12
 8006828:	300c      	adds	r0, #12
 800682a:	f000 f913 	bl	8006a54 <memcpy>
 800682e:	2201      	movs	r2, #1
 8006830:	4629      	mov	r1, r5
 8006832:	4620      	mov	r0, r4
 8006834:	f000 fb2e 	bl	8006e94 <__lshift>
 8006838:	9b01      	ldr	r3, [sp, #4]
 800683a:	f103 0901 	add.w	r9, r3, #1
 800683e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006842:	4413      	add	r3, r2
 8006844:	9305      	str	r3, [sp, #20]
 8006846:	f00a 0301 	and.w	r3, sl, #1
 800684a:	46b8      	mov	r8, r7
 800684c:	9304      	str	r3, [sp, #16]
 800684e:	4607      	mov	r7, r0
 8006850:	4631      	mov	r1, r6
 8006852:	ee18 0a10 	vmov	r0, s16
 8006856:	f7ff fa75 	bl	8005d44 <quorem>
 800685a:	4641      	mov	r1, r8
 800685c:	9002      	str	r0, [sp, #8]
 800685e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006862:	ee18 0a10 	vmov	r0, s16
 8006866:	f000 fb85 	bl	8006f74 <__mcmp>
 800686a:	463a      	mov	r2, r7
 800686c:	9003      	str	r0, [sp, #12]
 800686e:	4631      	mov	r1, r6
 8006870:	4620      	mov	r0, r4
 8006872:	f000 fb9b 	bl	8006fac <__mdiff>
 8006876:	68c2      	ldr	r2, [r0, #12]
 8006878:	f109 3bff 	add.w	fp, r9, #4294967295
 800687c:	4605      	mov	r5, r0
 800687e:	bb02      	cbnz	r2, 80068c2 <_dtoa_r+0xa62>
 8006880:	4601      	mov	r1, r0
 8006882:	ee18 0a10 	vmov	r0, s16
 8006886:	f000 fb75 	bl	8006f74 <__mcmp>
 800688a:	4602      	mov	r2, r0
 800688c:	4629      	mov	r1, r5
 800688e:	4620      	mov	r0, r4
 8006890:	9207      	str	r2, [sp, #28]
 8006892:	f000 f92d 	bl	8006af0 <_Bfree>
 8006896:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800689a:	ea43 0102 	orr.w	r1, r3, r2
 800689e:	9b04      	ldr	r3, [sp, #16]
 80068a0:	430b      	orrs	r3, r1
 80068a2:	464d      	mov	r5, r9
 80068a4:	d10f      	bne.n	80068c6 <_dtoa_r+0xa66>
 80068a6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80068aa:	d02a      	beq.n	8006902 <_dtoa_r+0xaa2>
 80068ac:	9b03      	ldr	r3, [sp, #12]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	dd02      	ble.n	80068b8 <_dtoa_r+0xa58>
 80068b2:	9b02      	ldr	r3, [sp, #8]
 80068b4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80068b8:	f88b a000 	strb.w	sl, [fp]
 80068bc:	e775      	b.n	80067aa <_dtoa_r+0x94a>
 80068be:	4638      	mov	r0, r7
 80068c0:	e7ba      	b.n	8006838 <_dtoa_r+0x9d8>
 80068c2:	2201      	movs	r2, #1
 80068c4:	e7e2      	b.n	800688c <_dtoa_r+0xa2c>
 80068c6:	9b03      	ldr	r3, [sp, #12]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	db04      	blt.n	80068d6 <_dtoa_r+0xa76>
 80068cc:	9906      	ldr	r1, [sp, #24]
 80068ce:	430b      	orrs	r3, r1
 80068d0:	9904      	ldr	r1, [sp, #16]
 80068d2:	430b      	orrs	r3, r1
 80068d4:	d122      	bne.n	800691c <_dtoa_r+0xabc>
 80068d6:	2a00      	cmp	r2, #0
 80068d8:	ddee      	ble.n	80068b8 <_dtoa_r+0xa58>
 80068da:	ee18 1a10 	vmov	r1, s16
 80068de:	2201      	movs	r2, #1
 80068e0:	4620      	mov	r0, r4
 80068e2:	f000 fad7 	bl	8006e94 <__lshift>
 80068e6:	4631      	mov	r1, r6
 80068e8:	ee08 0a10 	vmov	s16, r0
 80068ec:	f000 fb42 	bl	8006f74 <__mcmp>
 80068f0:	2800      	cmp	r0, #0
 80068f2:	dc03      	bgt.n	80068fc <_dtoa_r+0xa9c>
 80068f4:	d1e0      	bne.n	80068b8 <_dtoa_r+0xa58>
 80068f6:	f01a 0f01 	tst.w	sl, #1
 80068fa:	d0dd      	beq.n	80068b8 <_dtoa_r+0xa58>
 80068fc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006900:	d1d7      	bne.n	80068b2 <_dtoa_r+0xa52>
 8006902:	2339      	movs	r3, #57	; 0x39
 8006904:	f88b 3000 	strb.w	r3, [fp]
 8006908:	462b      	mov	r3, r5
 800690a:	461d      	mov	r5, r3
 800690c:	3b01      	subs	r3, #1
 800690e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006912:	2a39      	cmp	r2, #57	; 0x39
 8006914:	d071      	beq.n	80069fa <_dtoa_r+0xb9a>
 8006916:	3201      	adds	r2, #1
 8006918:	701a      	strb	r2, [r3, #0]
 800691a:	e746      	b.n	80067aa <_dtoa_r+0x94a>
 800691c:	2a00      	cmp	r2, #0
 800691e:	dd07      	ble.n	8006930 <_dtoa_r+0xad0>
 8006920:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006924:	d0ed      	beq.n	8006902 <_dtoa_r+0xaa2>
 8006926:	f10a 0301 	add.w	r3, sl, #1
 800692a:	f88b 3000 	strb.w	r3, [fp]
 800692e:	e73c      	b.n	80067aa <_dtoa_r+0x94a>
 8006930:	9b05      	ldr	r3, [sp, #20]
 8006932:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006936:	4599      	cmp	r9, r3
 8006938:	d047      	beq.n	80069ca <_dtoa_r+0xb6a>
 800693a:	ee18 1a10 	vmov	r1, s16
 800693e:	2300      	movs	r3, #0
 8006940:	220a      	movs	r2, #10
 8006942:	4620      	mov	r0, r4
 8006944:	f000 f8f6 	bl	8006b34 <__multadd>
 8006948:	45b8      	cmp	r8, r7
 800694a:	ee08 0a10 	vmov	s16, r0
 800694e:	f04f 0300 	mov.w	r3, #0
 8006952:	f04f 020a 	mov.w	r2, #10
 8006956:	4641      	mov	r1, r8
 8006958:	4620      	mov	r0, r4
 800695a:	d106      	bne.n	800696a <_dtoa_r+0xb0a>
 800695c:	f000 f8ea 	bl	8006b34 <__multadd>
 8006960:	4680      	mov	r8, r0
 8006962:	4607      	mov	r7, r0
 8006964:	f109 0901 	add.w	r9, r9, #1
 8006968:	e772      	b.n	8006850 <_dtoa_r+0x9f0>
 800696a:	f000 f8e3 	bl	8006b34 <__multadd>
 800696e:	4639      	mov	r1, r7
 8006970:	4680      	mov	r8, r0
 8006972:	2300      	movs	r3, #0
 8006974:	220a      	movs	r2, #10
 8006976:	4620      	mov	r0, r4
 8006978:	f000 f8dc 	bl	8006b34 <__multadd>
 800697c:	4607      	mov	r7, r0
 800697e:	e7f1      	b.n	8006964 <_dtoa_r+0xb04>
 8006980:	9b03      	ldr	r3, [sp, #12]
 8006982:	9302      	str	r3, [sp, #8]
 8006984:	9d01      	ldr	r5, [sp, #4]
 8006986:	ee18 0a10 	vmov	r0, s16
 800698a:	4631      	mov	r1, r6
 800698c:	f7ff f9da 	bl	8005d44 <quorem>
 8006990:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006994:	9b01      	ldr	r3, [sp, #4]
 8006996:	f805 ab01 	strb.w	sl, [r5], #1
 800699a:	1aea      	subs	r2, r5, r3
 800699c:	9b02      	ldr	r3, [sp, #8]
 800699e:	4293      	cmp	r3, r2
 80069a0:	dd09      	ble.n	80069b6 <_dtoa_r+0xb56>
 80069a2:	ee18 1a10 	vmov	r1, s16
 80069a6:	2300      	movs	r3, #0
 80069a8:	220a      	movs	r2, #10
 80069aa:	4620      	mov	r0, r4
 80069ac:	f000 f8c2 	bl	8006b34 <__multadd>
 80069b0:	ee08 0a10 	vmov	s16, r0
 80069b4:	e7e7      	b.n	8006986 <_dtoa_r+0xb26>
 80069b6:	9b02      	ldr	r3, [sp, #8]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	bfc8      	it	gt
 80069bc:	461d      	movgt	r5, r3
 80069be:	9b01      	ldr	r3, [sp, #4]
 80069c0:	bfd8      	it	le
 80069c2:	2501      	movle	r5, #1
 80069c4:	441d      	add	r5, r3
 80069c6:	f04f 0800 	mov.w	r8, #0
 80069ca:	ee18 1a10 	vmov	r1, s16
 80069ce:	2201      	movs	r2, #1
 80069d0:	4620      	mov	r0, r4
 80069d2:	f000 fa5f 	bl	8006e94 <__lshift>
 80069d6:	4631      	mov	r1, r6
 80069d8:	ee08 0a10 	vmov	s16, r0
 80069dc:	f000 faca 	bl	8006f74 <__mcmp>
 80069e0:	2800      	cmp	r0, #0
 80069e2:	dc91      	bgt.n	8006908 <_dtoa_r+0xaa8>
 80069e4:	d102      	bne.n	80069ec <_dtoa_r+0xb8c>
 80069e6:	f01a 0f01 	tst.w	sl, #1
 80069ea:	d18d      	bne.n	8006908 <_dtoa_r+0xaa8>
 80069ec:	462b      	mov	r3, r5
 80069ee:	461d      	mov	r5, r3
 80069f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80069f4:	2a30      	cmp	r2, #48	; 0x30
 80069f6:	d0fa      	beq.n	80069ee <_dtoa_r+0xb8e>
 80069f8:	e6d7      	b.n	80067aa <_dtoa_r+0x94a>
 80069fa:	9a01      	ldr	r2, [sp, #4]
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d184      	bne.n	800690a <_dtoa_r+0xaaa>
 8006a00:	9b00      	ldr	r3, [sp, #0]
 8006a02:	3301      	adds	r3, #1
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	2331      	movs	r3, #49	; 0x31
 8006a08:	7013      	strb	r3, [r2, #0]
 8006a0a:	e6ce      	b.n	80067aa <_dtoa_r+0x94a>
 8006a0c:	4b09      	ldr	r3, [pc, #36]	; (8006a34 <_dtoa_r+0xbd4>)
 8006a0e:	f7ff ba95 	b.w	8005f3c <_dtoa_r+0xdc>
 8006a12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f47f aa6e 	bne.w	8005ef6 <_dtoa_r+0x96>
 8006a1a:	4b07      	ldr	r3, [pc, #28]	; (8006a38 <_dtoa_r+0xbd8>)
 8006a1c:	f7ff ba8e 	b.w	8005f3c <_dtoa_r+0xdc>
 8006a20:	9b02      	ldr	r3, [sp, #8]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	dcae      	bgt.n	8006984 <_dtoa_r+0xb24>
 8006a26:	9b06      	ldr	r3, [sp, #24]
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	f73f aea8 	bgt.w	800677e <_dtoa_r+0x91e>
 8006a2e:	e7a9      	b.n	8006984 <_dtoa_r+0xb24>
 8006a30:	08008478 	.word	0x08008478
 8006a34:	080082d4 	.word	0x080082d4
 8006a38:	080083f9 	.word	0x080083f9

08006a3c <_localeconv_r>:
 8006a3c:	4800      	ldr	r0, [pc, #0]	; (8006a40 <_localeconv_r+0x4>)
 8006a3e:	4770      	bx	lr
 8006a40:	20000170 	.word	0x20000170

08006a44 <malloc>:
 8006a44:	4b02      	ldr	r3, [pc, #8]	; (8006a50 <malloc+0xc>)
 8006a46:	4601      	mov	r1, r0
 8006a48:	6818      	ldr	r0, [r3, #0]
 8006a4a:	f000 bc17 	b.w	800727c <_malloc_r>
 8006a4e:	bf00      	nop
 8006a50:	2000001c 	.word	0x2000001c

08006a54 <memcpy>:
 8006a54:	440a      	add	r2, r1
 8006a56:	4291      	cmp	r1, r2
 8006a58:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a5c:	d100      	bne.n	8006a60 <memcpy+0xc>
 8006a5e:	4770      	bx	lr
 8006a60:	b510      	push	{r4, lr}
 8006a62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a6a:	4291      	cmp	r1, r2
 8006a6c:	d1f9      	bne.n	8006a62 <memcpy+0xe>
 8006a6e:	bd10      	pop	{r4, pc}

08006a70 <_Balloc>:
 8006a70:	b570      	push	{r4, r5, r6, lr}
 8006a72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006a74:	4604      	mov	r4, r0
 8006a76:	460d      	mov	r5, r1
 8006a78:	b976      	cbnz	r6, 8006a98 <_Balloc+0x28>
 8006a7a:	2010      	movs	r0, #16
 8006a7c:	f7ff ffe2 	bl	8006a44 <malloc>
 8006a80:	4602      	mov	r2, r0
 8006a82:	6260      	str	r0, [r4, #36]	; 0x24
 8006a84:	b920      	cbnz	r0, 8006a90 <_Balloc+0x20>
 8006a86:	4b18      	ldr	r3, [pc, #96]	; (8006ae8 <_Balloc+0x78>)
 8006a88:	4818      	ldr	r0, [pc, #96]	; (8006aec <_Balloc+0x7c>)
 8006a8a:	2166      	movs	r1, #102	; 0x66
 8006a8c:	f000 fdd6 	bl	800763c <__assert_func>
 8006a90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a94:	6006      	str	r6, [r0, #0]
 8006a96:	60c6      	str	r6, [r0, #12]
 8006a98:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006a9a:	68f3      	ldr	r3, [r6, #12]
 8006a9c:	b183      	cbz	r3, 8006ac0 <_Balloc+0x50>
 8006a9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006aa6:	b9b8      	cbnz	r0, 8006ad8 <_Balloc+0x68>
 8006aa8:	2101      	movs	r1, #1
 8006aaa:	fa01 f605 	lsl.w	r6, r1, r5
 8006aae:	1d72      	adds	r2, r6, #5
 8006ab0:	0092      	lsls	r2, r2, #2
 8006ab2:	4620      	mov	r0, r4
 8006ab4:	f000 fb60 	bl	8007178 <_calloc_r>
 8006ab8:	b160      	cbz	r0, 8006ad4 <_Balloc+0x64>
 8006aba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006abe:	e00e      	b.n	8006ade <_Balloc+0x6e>
 8006ac0:	2221      	movs	r2, #33	; 0x21
 8006ac2:	2104      	movs	r1, #4
 8006ac4:	4620      	mov	r0, r4
 8006ac6:	f000 fb57 	bl	8007178 <_calloc_r>
 8006aca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006acc:	60f0      	str	r0, [r6, #12]
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d1e4      	bne.n	8006a9e <_Balloc+0x2e>
 8006ad4:	2000      	movs	r0, #0
 8006ad6:	bd70      	pop	{r4, r5, r6, pc}
 8006ad8:	6802      	ldr	r2, [r0, #0]
 8006ada:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006ade:	2300      	movs	r3, #0
 8006ae0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ae4:	e7f7      	b.n	8006ad6 <_Balloc+0x66>
 8006ae6:	bf00      	nop
 8006ae8:	08008406 	.word	0x08008406
 8006aec:	08008489 	.word	0x08008489

08006af0 <_Bfree>:
 8006af0:	b570      	push	{r4, r5, r6, lr}
 8006af2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006af4:	4605      	mov	r5, r0
 8006af6:	460c      	mov	r4, r1
 8006af8:	b976      	cbnz	r6, 8006b18 <_Bfree+0x28>
 8006afa:	2010      	movs	r0, #16
 8006afc:	f7ff ffa2 	bl	8006a44 <malloc>
 8006b00:	4602      	mov	r2, r0
 8006b02:	6268      	str	r0, [r5, #36]	; 0x24
 8006b04:	b920      	cbnz	r0, 8006b10 <_Bfree+0x20>
 8006b06:	4b09      	ldr	r3, [pc, #36]	; (8006b2c <_Bfree+0x3c>)
 8006b08:	4809      	ldr	r0, [pc, #36]	; (8006b30 <_Bfree+0x40>)
 8006b0a:	218a      	movs	r1, #138	; 0x8a
 8006b0c:	f000 fd96 	bl	800763c <__assert_func>
 8006b10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b14:	6006      	str	r6, [r0, #0]
 8006b16:	60c6      	str	r6, [r0, #12]
 8006b18:	b13c      	cbz	r4, 8006b2a <_Bfree+0x3a>
 8006b1a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006b1c:	6862      	ldr	r2, [r4, #4]
 8006b1e:	68db      	ldr	r3, [r3, #12]
 8006b20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b24:	6021      	str	r1, [r4, #0]
 8006b26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006b2a:	bd70      	pop	{r4, r5, r6, pc}
 8006b2c:	08008406 	.word	0x08008406
 8006b30:	08008489 	.word	0x08008489

08006b34 <__multadd>:
 8006b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b38:	690d      	ldr	r5, [r1, #16]
 8006b3a:	4607      	mov	r7, r0
 8006b3c:	460c      	mov	r4, r1
 8006b3e:	461e      	mov	r6, r3
 8006b40:	f101 0c14 	add.w	ip, r1, #20
 8006b44:	2000      	movs	r0, #0
 8006b46:	f8dc 3000 	ldr.w	r3, [ip]
 8006b4a:	b299      	uxth	r1, r3
 8006b4c:	fb02 6101 	mla	r1, r2, r1, r6
 8006b50:	0c1e      	lsrs	r6, r3, #16
 8006b52:	0c0b      	lsrs	r3, r1, #16
 8006b54:	fb02 3306 	mla	r3, r2, r6, r3
 8006b58:	b289      	uxth	r1, r1
 8006b5a:	3001      	adds	r0, #1
 8006b5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006b60:	4285      	cmp	r5, r0
 8006b62:	f84c 1b04 	str.w	r1, [ip], #4
 8006b66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006b6a:	dcec      	bgt.n	8006b46 <__multadd+0x12>
 8006b6c:	b30e      	cbz	r6, 8006bb2 <__multadd+0x7e>
 8006b6e:	68a3      	ldr	r3, [r4, #8]
 8006b70:	42ab      	cmp	r3, r5
 8006b72:	dc19      	bgt.n	8006ba8 <__multadd+0x74>
 8006b74:	6861      	ldr	r1, [r4, #4]
 8006b76:	4638      	mov	r0, r7
 8006b78:	3101      	adds	r1, #1
 8006b7a:	f7ff ff79 	bl	8006a70 <_Balloc>
 8006b7e:	4680      	mov	r8, r0
 8006b80:	b928      	cbnz	r0, 8006b8e <__multadd+0x5a>
 8006b82:	4602      	mov	r2, r0
 8006b84:	4b0c      	ldr	r3, [pc, #48]	; (8006bb8 <__multadd+0x84>)
 8006b86:	480d      	ldr	r0, [pc, #52]	; (8006bbc <__multadd+0x88>)
 8006b88:	21b5      	movs	r1, #181	; 0xb5
 8006b8a:	f000 fd57 	bl	800763c <__assert_func>
 8006b8e:	6922      	ldr	r2, [r4, #16]
 8006b90:	3202      	adds	r2, #2
 8006b92:	f104 010c 	add.w	r1, r4, #12
 8006b96:	0092      	lsls	r2, r2, #2
 8006b98:	300c      	adds	r0, #12
 8006b9a:	f7ff ff5b 	bl	8006a54 <memcpy>
 8006b9e:	4621      	mov	r1, r4
 8006ba0:	4638      	mov	r0, r7
 8006ba2:	f7ff ffa5 	bl	8006af0 <_Bfree>
 8006ba6:	4644      	mov	r4, r8
 8006ba8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006bac:	3501      	adds	r5, #1
 8006bae:	615e      	str	r6, [r3, #20]
 8006bb0:	6125      	str	r5, [r4, #16]
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bb8:	08008478 	.word	0x08008478
 8006bbc:	08008489 	.word	0x08008489

08006bc0 <__hi0bits>:
 8006bc0:	0c03      	lsrs	r3, r0, #16
 8006bc2:	041b      	lsls	r3, r3, #16
 8006bc4:	b9d3      	cbnz	r3, 8006bfc <__hi0bits+0x3c>
 8006bc6:	0400      	lsls	r0, r0, #16
 8006bc8:	2310      	movs	r3, #16
 8006bca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006bce:	bf04      	itt	eq
 8006bd0:	0200      	lsleq	r0, r0, #8
 8006bd2:	3308      	addeq	r3, #8
 8006bd4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006bd8:	bf04      	itt	eq
 8006bda:	0100      	lsleq	r0, r0, #4
 8006bdc:	3304      	addeq	r3, #4
 8006bde:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006be2:	bf04      	itt	eq
 8006be4:	0080      	lsleq	r0, r0, #2
 8006be6:	3302      	addeq	r3, #2
 8006be8:	2800      	cmp	r0, #0
 8006bea:	db05      	blt.n	8006bf8 <__hi0bits+0x38>
 8006bec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006bf0:	f103 0301 	add.w	r3, r3, #1
 8006bf4:	bf08      	it	eq
 8006bf6:	2320      	moveq	r3, #32
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	4770      	bx	lr
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	e7e4      	b.n	8006bca <__hi0bits+0xa>

08006c00 <__lo0bits>:
 8006c00:	6803      	ldr	r3, [r0, #0]
 8006c02:	f013 0207 	ands.w	r2, r3, #7
 8006c06:	4601      	mov	r1, r0
 8006c08:	d00b      	beq.n	8006c22 <__lo0bits+0x22>
 8006c0a:	07da      	lsls	r2, r3, #31
 8006c0c:	d423      	bmi.n	8006c56 <__lo0bits+0x56>
 8006c0e:	0798      	lsls	r0, r3, #30
 8006c10:	bf49      	itett	mi
 8006c12:	085b      	lsrmi	r3, r3, #1
 8006c14:	089b      	lsrpl	r3, r3, #2
 8006c16:	2001      	movmi	r0, #1
 8006c18:	600b      	strmi	r3, [r1, #0]
 8006c1a:	bf5c      	itt	pl
 8006c1c:	600b      	strpl	r3, [r1, #0]
 8006c1e:	2002      	movpl	r0, #2
 8006c20:	4770      	bx	lr
 8006c22:	b298      	uxth	r0, r3
 8006c24:	b9a8      	cbnz	r0, 8006c52 <__lo0bits+0x52>
 8006c26:	0c1b      	lsrs	r3, r3, #16
 8006c28:	2010      	movs	r0, #16
 8006c2a:	b2da      	uxtb	r2, r3
 8006c2c:	b90a      	cbnz	r2, 8006c32 <__lo0bits+0x32>
 8006c2e:	3008      	adds	r0, #8
 8006c30:	0a1b      	lsrs	r3, r3, #8
 8006c32:	071a      	lsls	r2, r3, #28
 8006c34:	bf04      	itt	eq
 8006c36:	091b      	lsreq	r3, r3, #4
 8006c38:	3004      	addeq	r0, #4
 8006c3a:	079a      	lsls	r2, r3, #30
 8006c3c:	bf04      	itt	eq
 8006c3e:	089b      	lsreq	r3, r3, #2
 8006c40:	3002      	addeq	r0, #2
 8006c42:	07da      	lsls	r2, r3, #31
 8006c44:	d403      	bmi.n	8006c4e <__lo0bits+0x4e>
 8006c46:	085b      	lsrs	r3, r3, #1
 8006c48:	f100 0001 	add.w	r0, r0, #1
 8006c4c:	d005      	beq.n	8006c5a <__lo0bits+0x5a>
 8006c4e:	600b      	str	r3, [r1, #0]
 8006c50:	4770      	bx	lr
 8006c52:	4610      	mov	r0, r2
 8006c54:	e7e9      	b.n	8006c2a <__lo0bits+0x2a>
 8006c56:	2000      	movs	r0, #0
 8006c58:	4770      	bx	lr
 8006c5a:	2020      	movs	r0, #32
 8006c5c:	4770      	bx	lr
	...

08006c60 <__i2b>:
 8006c60:	b510      	push	{r4, lr}
 8006c62:	460c      	mov	r4, r1
 8006c64:	2101      	movs	r1, #1
 8006c66:	f7ff ff03 	bl	8006a70 <_Balloc>
 8006c6a:	4602      	mov	r2, r0
 8006c6c:	b928      	cbnz	r0, 8006c7a <__i2b+0x1a>
 8006c6e:	4b05      	ldr	r3, [pc, #20]	; (8006c84 <__i2b+0x24>)
 8006c70:	4805      	ldr	r0, [pc, #20]	; (8006c88 <__i2b+0x28>)
 8006c72:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006c76:	f000 fce1 	bl	800763c <__assert_func>
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	6144      	str	r4, [r0, #20]
 8006c7e:	6103      	str	r3, [r0, #16]
 8006c80:	bd10      	pop	{r4, pc}
 8006c82:	bf00      	nop
 8006c84:	08008478 	.word	0x08008478
 8006c88:	08008489 	.word	0x08008489

08006c8c <__multiply>:
 8006c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c90:	4691      	mov	r9, r2
 8006c92:	690a      	ldr	r2, [r1, #16]
 8006c94:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	bfb8      	it	lt
 8006c9c:	460b      	movlt	r3, r1
 8006c9e:	460c      	mov	r4, r1
 8006ca0:	bfbc      	itt	lt
 8006ca2:	464c      	movlt	r4, r9
 8006ca4:	4699      	movlt	r9, r3
 8006ca6:	6927      	ldr	r7, [r4, #16]
 8006ca8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006cac:	68a3      	ldr	r3, [r4, #8]
 8006cae:	6861      	ldr	r1, [r4, #4]
 8006cb0:	eb07 060a 	add.w	r6, r7, sl
 8006cb4:	42b3      	cmp	r3, r6
 8006cb6:	b085      	sub	sp, #20
 8006cb8:	bfb8      	it	lt
 8006cba:	3101      	addlt	r1, #1
 8006cbc:	f7ff fed8 	bl	8006a70 <_Balloc>
 8006cc0:	b930      	cbnz	r0, 8006cd0 <__multiply+0x44>
 8006cc2:	4602      	mov	r2, r0
 8006cc4:	4b44      	ldr	r3, [pc, #272]	; (8006dd8 <__multiply+0x14c>)
 8006cc6:	4845      	ldr	r0, [pc, #276]	; (8006ddc <__multiply+0x150>)
 8006cc8:	f240 115d 	movw	r1, #349	; 0x15d
 8006ccc:	f000 fcb6 	bl	800763c <__assert_func>
 8006cd0:	f100 0514 	add.w	r5, r0, #20
 8006cd4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006cd8:	462b      	mov	r3, r5
 8006cda:	2200      	movs	r2, #0
 8006cdc:	4543      	cmp	r3, r8
 8006cde:	d321      	bcc.n	8006d24 <__multiply+0x98>
 8006ce0:	f104 0314 	add.w	r3, r4, #20
 8006ce4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006ce8:	f109 0314 	add.w	r3, r9, #20
 8006cec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006cf0:	9202      	str	r2, [sp, #8]
 8006cf2:	1b3a      	subs	r2, r7, r4
 8006cf4:	3a15      	subs	r2, #21
 8006cf6:	f022 0203 	bic.w	r2, r2, #3
 8006cfa:	3204      	adds	r2, #4
 8006cfc:	f104 0115 	add.w	r1, r4, #21
 8006d00:	428f      	cmp	r7, r1
 8006d02:	bf38      	it	cc
 8006d04:	2204      	movcc	r2, #4
 8006d06:	9201      	str	r2, [sp, #4]
 8006d08:	9a02      	ldr	r2, [sp, #8]
 8006d0a:	9303      	str	r3, [sp, #12]
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d80c      	bhi.n	8006d2a <__multiply+0x9e>
 8006d10:	2e00      	cmp	r6, #0
 8006d12:	dd03      	ble.n	8006d1c <__multiply+0x90>
 8006d14:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d05a      	beq.n	8006dd2 <__multiply+0x146>
 8006d1c:	6106      	str	r6, [r0, #16]
 8006d1e:	b005      	add	sp, #20
 8006d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d24:	f843 2b04 	str.w	r2, [r3], #4
 8006d28:	e7d8      	b.n	8006cdc <__multiply+0x50>
 8006d2a:	f8b3 a000 	ldrh.w	sl, [r3]
 8006d2e:	f1ba 0f00 	cmp.w	sl, #0
 8006d32:	d024      	beq.n	8006d7e <__multiply+0xf2>
 8006d34:	f104 0e14 	add.w	lr, r4, #20
 8006d38:	46a9      	mov	r9, r5
 8006d3a:	f04f 0c00 	mov.w	ip, #0
 8006d3e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006d42:	f8d9 1000 	ldr.w	r1, [r9]
 8006d46:	fa1f fb82 	uxth.w	fp, r2
 8006d4a:	b289      	uxth	r1, r1
 8006d4c:	fb0a 110b 	mla	r1, sl, fp, r1
 8006d50:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006d54:	f8d9 2000 	ldr.w	r2, [r9]
 8006d58:	4461      	add	r1, ip
 8006d5a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006d5e:	fb0a c20b 	mla	r2, sl, fp, ip
 8006d62:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006d66:	b289      	uxth	r1, r1
 8006d68:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006d6c:	4577      	cmp	r7, lr
 8006d6e:	f849 1b04 	str.w	r1, [r9], #4
 8006d72:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006d76:	d8e2      	bhi.n	8006d3e <__multiply+0xb2>
 8006d78:	9a01      	ldr	r2, [sp, #4]
 8006d7a:	f845 c002 	str.w	ip, [r5, r2]
 8006d7e:	9a03      	ldr	r2, [sp, #12]
 8006d80:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006d84:	3304      	adds	r3, #4
 8006d86:	f1b9 0f00 	cmp.w	r9, #0
 8006d8a:	d020      	beq.n	8006dce <__multiply+0x142>
 8006d8c:	6829      	ldr	r1, [r5, #0]
 8006d8e:	f104 0c14 	add.w	ip, r4, #20
 8006d92:	46ae      	mov	lr, r5
 8006d94:	f04f 0a00 	mov.w	sl, #0
 8006d98:	f8bc b000 	ldrh.w	fp, [ip]
 8006d9c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006da0:	fb09 220b 	mla	r2, r9, fp, r2
 8006da4:	4492      	add	sl, r2
 8006da6:	b289      	uxth	r1, r1
 8006da8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006dac:	f84e 1b04 	str.w	r1, [lr], #4
 8006db0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006db4:	f8be 1000 	ldrh.w	r1, [lr]
 8006db8:	0c12      	lsrs	r2, r2, #16
 8006dba:	fb09 1102 	mla	r1, r9, r2, r1
 8006dbe:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006dc2:	4567      	cmp	r7, ip
 8006dc4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006dc8:	d8e6      	bhi.n	8006d98 <__multiply+0x10c>
 8006dca:	9a01      	ldr	r2, [sp, #4]
 8006dcc:	50a9      	str	r1, [r5, r2]
 8006dce:	3504      	adds	r5, #4
 8006dd0:	e79a      	b.n	8006d08 <__multiply+0x7c>
 8006dd2:	3e01      	subs	r6, #1
 8006dd4:	e79c      	b.n	8006d10 <__multiply+0x84>
 8006dd6:	bf00      	nop
 8006dd8:	08008478 	.word	0x08008478
 8006ddc:	08008489 	.word	0x08008489

08006de0 <__pow5mult>:
 8006de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006de4:	4615      	mov	r5, r2
 8006de6:	f012 0203 	ands.w	r2, r2, #3
 8006dea:	4606      	mov	r6, r0
 8006dec:	460f      	mov	r7, r1
 8006dee:	d007      	beq.n	8006e00 <__pow5mult+0x20>
 8006df0:	4c25      	ldr	r4, [pc, #148]	; (8006e88 <__pow5mult+0xa8>)
 8006df2:	3a01      	subs	r2, #1
 8006df4:	2300      	movs	r3, #0
 8006df6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006dfa:	f7ff fe9b 	bl	8006b34 <__multadd>
 8006dfe:	4607      	mov	r7, r0
 8006e00:	10ad      	asrs	r5, r5, #2
 8006e02:	d03d      	beq.n	8006e80 <__pow5mult+0xa0>
 8006e04:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006e06:	b97c      	cbnz	r4, 8006e28 <__pow5mult+0x48>
 8006e08:	2010      	movs	r0, #16
 8006e0a:	f7ff fe1b 	bl	8006a44 <malloc>
 8006e0e:	4602      	mov	r2, r0
 8006e10:	6270      	str	r0, [r6, #36]	; 0x24
 8006e12:	b928      	cbnz	r0, 8006e20 <__pow5mult+0x40>
 8006e14:	4b1d      	ldr	r3, [pc, #116]	; (8006e8c <__pow5mult+0xac>)
 8006e16:	481e      	ldr	r0, [pc, #120]	; (8006e90 <__pow5mult+0xb0>)
 8006e18:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006e1c:	f000 fc0e 	bl	800763c <__assert_func>
 8006e20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e24:	6004      	str	r4, [r0, #0]
 8006e26:	60c4      	str	r4, [r0, #12]
 8006e28:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006e2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e30:	b94c      	cbnz	r4, 8006e46 <__pow5mult+0x66>
 8006e32:	f240 2171 	movw	r1, #625	; 0x271
 8006e36:	4630      	mov	r0, r6
 8006e38:	f7ff ff12 	bl	8006c60 <__i2b>
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e42:	4604      	mov	r4, r0
 8006e44:	6003      	str	r3, [r0, #0]
 8006e46:	f04f 0900 	mov.w	r9, #0
 8006e4a:	07eb      	lsls	r3, r5, #31
 8006e4c:	d50a      	bpl.n	8006e64 <__pow5mult+0x84>
 8006e4e:	4639      	mov	r1, r7
 8006e50:	4622      	mov	r2, r4
 8006e52:	4630      	mov	r0, r6
 8006e54:	f7ff ff1a 	bl	8006c8c <__multiply>
 8006e58:	4639      	mov	r1, r7
 8006e5a:	4680      	mov	r8, r0
 8006e5c:	4630      	mov	r0, r6
 8006e5e:	f7ff fe47 	bl	8006af0 <_Bfree>
 8006e62:	4647      	mov	r7, r8
 8006e64:	106d      	asrs	r5, r5, #1
 8006e66:	d00b      	beq.n	8006e80 <__pow5mult+0xa0>
 8006e68:	6820      	ldr	r0, [r4, #0]
 8006e6a:	b938      	cbnz	r0, 8006e7c <__pow5mult+0x9c>
 8006e6c:	4622      	mov	r2, r4
 8006e6e:	4621      	mov	r1, r4
 8006e70:	4630      	mov	r0, r6
 8006e72:	f7ff ff0b 	bl	8006c8c <__multiply>
 8006e76:	6020      	str	r0, [r4, #0]
 8006e78:	f8c0 9000 	str.w	r9, [r0]
 8006e7c:	4604      	mov	r4, r0
 8006e7e:	e7e4      	b.n	8006e4a <__pow5mult+0x6a>
 8006e80:	4638      	mov	r0, r7
 8006e82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e86:	bf00      	nop
 8006e88:	080085d8 	.word	0x080085d8
 8006e8c:	08008406 	.word	0x08008406
 8006e90:	08008489 	.word	0x08008489

08006e94 <__lshift>:
 8006e94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e98:	460c      	mov	r4, r1
 8006e9a:	6849      	ldr	r1, [r1, #4]
 8006e9c:	6923      	ldr	r3, [r4, #16]
 8006e9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ea2:	68a3      	ldr	r3, [r4, #8]
 8006ea4:	4607      	mov	r7, r0
 8006ea6:	4691      	mov	r9, r2
 8006ea8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006eac:	f108 0601 	add.w	r6, r8, #1
 8006eb0:	42b3      	cmp	r3, r6
 8006eb2:	db0b      	blt.n	8006ecc <__lshift+0x38>
 8006eb4:	4638      	mov	r0, r7
 8006eb6:	f7ff fddb 	bl	8006a70 <_Balloc>
 8006eba:	4605      	mov	r5, r0
 8006ebc:	b948      	cbnz	r0, 8006ed2 <__lshift+0x3e>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	4b2a      	ldr	r3, [pc, #168]	; (8006f6c <__lshift+0xd8>)
 8006ec2:	482b      	ldr	r0, [pc, #172]	; (8006f70 <__lshift+0xdc>)
 8006ec4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006ec8:	f000 fbb8 	bl	800763c <__assert_func>
 8006ecc:	3101      	adds	r1, #1
 8006ece:	005b      	lsls	r3, r3, #1
 8006ed0:	e7ee      	b.n	8006eb0 <__lshift+0x1c>
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	f100 0114 	add.w	r1, r0, #20
 8006ed8:	f100 0210 	add.w	r2, r0, #16
 8006edc:	4618      	mov	r0, r3
 8006ede:	4553      	cmp	r3, sl
 8006ee0:	db37      	blt.n	8006f52 <__lshift+0xbe>
 8006ee2:	6920      	ldr	r0, [r4, #16]
 8006ee4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006ee8:	f104 0314 	add.w	r3, r4, #20
 8006eec:	f019 091f 	ands.w	r9, r9, #31
 8006ef0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006ef4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006ef8:	d02f      	beq.n	8006f5a <__lshift+0xc6>
 8006efa:	f1c9 0e20 	rsb	lr, r9, #32
 8006efe:	468a      	mov	sl, r1
 8006f00:	f04f 0c00 	mov.w	ip, #0
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	fa02 f209 	lsl.w	r2, r2, r9
 8006f0a:	ea42 020c 	orr.w	r2, r2, ip
 8006f0e:	f84a 2b04 	str.w	r2, [sl], #4
 8006f12:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f16:	4298      	cmp	r0, r3
 8006f18:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006f1c:	d8f2      	bhi.n	8006f04 <__lshift+0x70>
 8006f1e:	1b03      	subs	r3, r0, r4
 8006f20:	3b15      	subs	r3, #21
 8006f22:	f023 0303 	bic.w	r3, r3, #3
 8006f26:	3304      	adds	r3, #4
 8006f28:	f104 0215 	add.w	r2, r4, #21
 8006f2c:	4290      	cmp	r0, r2
 8006f2e:	bf38      	it	cc
 8006f30:	2304      	movcc	r3, #4
 8006f32:	f841 c003 	str.w	ip, [r1, r3]
 8006f36:	f1bc 0f00 	cmp.w	ip, #0
 8006f3a:	d001      	beq.n	8006f40 <__lshift+0xac>
 8006f3c:	f108 0602 	add.w	r6, r8, #2
 8006f40:	3e01      	subs	r6, #1
 8006f42:	4638      	mov	r0, r7
 8006f44:	612e      	str	r6, [r5, #16]
 8006f46:	4621      	mov	r1, r4
 8006f48:	f7ff fdd2 	bl	8006af0 <_Bfree>
 8006f4c:	4628      	mov	r0, r5
 8006f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f52:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f56:	3301      	adds	r3, #1
 8006f58:	e7c1      	b.n	8006ede <__lshift+0x4a>
 8006f5a:	3904      	subs	r1, #4
 8006f5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f60:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f64:	4298      	cmp	r0, r3
 8006f66:	d8f9      	bhi.n	8006f5c <__lshift+0xc8>
 8006f68:	e7ea      	b.n	8006f40 <__lshift+0xac>
 8006f6a:	bf00      	nop
 8006f6c:	08008478 	.word	0x08008478
 8006f70:	08008489 	.word	0x08008489

08006f74 <__mcmp>:
 8006f74:	b530      	push	{r4, r5, lr}
 8006f76:	6902      	ldr	r2, [r0, #16]
 8006f78:	690c      	ldr	r4, [r1, #16]
 8006f7a:	1b12      	subs	r2, r2, r4
 8006f7c:	d10e      	bne.n	8006f9c <__mcmp+0x28>
 8006f7e:	f100 0314 	add.w	r3, r0, #20
 8006f82:	3114      	adds	r1, #20
 8006f84:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006f88:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006f8c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006f90:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006f94:	42a5      	cmp	r5, r4
 8006f96:	d003      	beq.n	8006fa0 <__mcmp+0x2c>
 8006f98:	d305      	bcc.n	8006fa6 <__mcmp+0x32>
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	4610      	mov	r0, r2
 8006f9e:	bd30      	pop	{r4, r5, pc}
 8006fa0:	4283      	cmp	r3, r0
 8006fa2:	d3f3      	bcc.n	8006f8c <__mcmp+0x18>
 8006fa4:	e7fa      	b.n	8006f9c <__mcmp+0x28>
 8006fa6:	f04f 32ff 	mov.w	r2, #4294967295
 8006faa:	e7f7      	b.n	8006f9c <__mcmp+0x28>

08006fac <__mdiff>:
 8006fac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb0:	460c      	mov	r4, r1
 8006fb2:	4606      	mov	r6, r0
 8006fb4:	4611      	mov	r1, r2
 8006fb6:	4620      	mov	r0, r4
 8006fb8:	4690      	mov	r8, r2
 8006fba:	f7ff ffdb 	bl	8006f74 <__mcmp>
 8006fbe:	1e05      	subs	r5, r0, #0
 8006fc0:	d110      	bne.n	8006fe4 <__mdiff+0x38>
 8006fc2:	4629      	mov	r1, r5
 8006fc4:	4630      	mov	r0, r6
 8006fc6:	f7ff fd53 	bl	8006a70 <_Balloc>
 8006fca:	b930      	cbnz	r0, 8006fda <__mdiff+0x2e>
 8006fcc:	4b3a      	ldr	r3, [pc, #232]	; (80070b8 <__mdiff+0x10c>)
 8006fce:	4602      	mov	r2, r0
 8006fd0:	f240 2132 	movw	r1, #562	; 0x232
 8006fd4:	4839      	ldr	r0, [pc, #228]	; (80070bc <__mdiff+0x110>)
 8006fd6:	f000 fb31 	bl	800763c <__assert_func>
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006fe0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fe4:	bfa4      	itt	ge
 8006fe6:	4643      	movge	r3, r8
 8006fe8:	46a0      	movge	r8, r4
 8006fea:	4630      	mov	r0, r6
 8006fec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006ff0:	bfa6      	itte	ge
 8006ff2:	461c      	movge	r4, r3
 8006ff4:	2500      	movge	r5, #0
 8006ff6:	2501      	movlt	r5, #1
 8006ff8:	f7ff fd3a 	bl	8006a70 <_Balloc>
 8006ffc:	b920      	cbnz	r0, 8007008 <__mdiff+0x5c>
 8006ffe:	4b2e      	ldr	r3, [pc, #184]	; (80070b8 <__mdiff+0x10c>)
 8007000:	4602      	mov	r2, r0
 8007002:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007006:	e7e5      	b.n	8006fd4 <__mdiff+0x28>
 8007008:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800700c:	6926      	ldr	r6, [r4, #16]
 800700e:	60c5      	str	r5, [r0, #12]
 8007010:	f104 0914 	add.w	r9, r4, #20
 8007014:	f108 0514 	add.w	r5, r8, #20
 8007018:	f100 0e14 	add.w	lr, r0, #20
 800701c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007020:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007024:	f108 0210 	add.w	r2, r8, #16
 8007028:	46f2      	mov	sl, lr
 800702a:	2100      	movs	r1, #0
 800702c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007030:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007034:	fa1f f883 	uxth.w	r8, r3
 8007038:	fa11 f18b 	uxtah	r1, r1, fp
 800703c:	0c1b      	lsrs	r3, r3, #16
 800703e:	eba1 0808 	sub.w	r8, r1, r8
 8007042:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007046:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800704a:	fa1f f888 	uxth.w	r8, r8
 800704e:	1419      	asrs	r1, r3, #16
 8007050:	454e      	cmp	r6, r9
 8007052:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007056:	f84a 3b04 	str.w	r3, [sl], #4
 800705a:	d8e7      	bhi.n	800702c <__mdiff+0x80>
 800705c:	1b33      	subs	r3, r6, r4
 800705e:	3b15      	subs	r3, #21
 8007060:	f023 0303 	bic.w	r3, r3, #3
 8007064:	3304      	adds	r3, #4
 8007066:	3415      	adds	r4, #21
 8007068:	42a6      	cmp	r6, r4
 800706a:	bf38      	it	cc
 800706c:	2304      	movcc	r3, #4
 800706e:	441d      	add	r5, r3
 8007070:	4473      	add	r3, lr
 8007072:	469e      	mov	lr, r3
 8007074:	462e      	mov	r6, r5
 8007076:	4566      	cmp	r6, ip
 8007078:	d30e      	bcc.n	8007098 <__mdiff+0xec>
 800707a:	f10c 0203 	add.w	r2, ip, #3
 800707e:	1b52      	subs	r2, r2, r5
 8007080:	f022 0203 	bic.w	r2, r2, #3
 8007084:	3d03      	subs	r5, #3
 8007086:	45ac      	cmp	ip, r5
 8007088:	bf38      	it	cc
 800708a:	2200      	movcc	r2, #0
 800708c:	441a      	add	r2, r3
 800708e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007092:	b17b      	cbz	r3, 80070b4 <__mdiff+0x108>
 8007094:	6107      	str	r7, [r0, #16]
 8007096:	e7a3      	b.n	8006fe0 <__mdiff+0x34>
 8007098:	f856 8b04 	ldr.w	r8, [r6], #4
 800709c:	fa11 f288 	uxtah	r2, r1, r8
 80070a0:	1414      	asrs	r4, r2, #16
 80070a2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80070a6:	b292      	uxth	r2, r2
 80070a8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80070ac:	f84e 2b04 	str.w	r2, [lr], #4
 80070b0:	1421      	asrs	r1, r4, #16
 80070b2:	e7e0      	b.n	8007076 <__mdiff+0xca>
 80070b4:	3f01      	subs	r7, #1
 80070b6:	e7ea      	b.n	800708e <__mdiff+0xe2>
 80070b8:	08008478 	.word	0x08008478
 80070bc:	08008489 	.word	0x08008489

080070c0 <__d2b>:
 80070c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80070c4:	4689      	mov	r9, r1
 80070c6:	2101      	movs	r1, #1
 80070c8:	ec57 6b10 	vmov	r6, r7, d0
 80070cc:	4690      	mov	r8, r2
 80070ce:	f7ff fccf 	bl	8006a70 <_Balloc>
 80070d2:	4604      	mov	r4, r0
 80070d4:	b930      	cbnz	r0, 80070e4 <__d2b+0x24>
 80070d6:	4602      	mov	r2, r0
 80070d8:	4b25      	ldr	r3, [pc, #148]	; (8007170 <__d2b+0xb0>)
 80070da:	4826      	ldr	r0, [pc, #152]	; (8007174 <__d2b+0xb4>)
 80070dc:	f240 310a 	movw	r1, #778	; 0x30a
 80070e0:	f000 faac 	bl	800763c <__assert_func>
 80070e4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80070e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80070ec:	bb35      	cbnz	r5, 800713c <__d2b+0x7c>
 80070ee:	2e00      	cmp	r6, #0
 80070f0:	9301      	str	r3, [sp, #4]
 80070f2:	d028      	beq.n	8007146 <__d2b+0x86>
 80070f4:	4668      	mov	r0, sp
 80070f6:	9600      	str	r6, [sp, #0]
 80070f8:	f7ff fd82 	bl	8006c00 <__lo0bits>
 80070fc:	9900      	ldr	r1, [sp, #0]
 80070fe:	b300      	cbz	r0, 8007142 <__d2b+0x82>
 8007100:	9a01      	ldr	r2, [sp, #4]
 8007102:	f1c0 0320 	rsb	r3, r0, #32
 8007106:	fa02 f303 	lsl.w	r3, r2, r3
 800710a:	430b      	orrs	r3, r1
 800710c:	40c2      	lsrs	r2, r0
 800710e:	6163      	str	r3, [r4, #20]
 8007110:	9201      	str	r2, [sp, #4]
 8007112:	9b01      	ldr	r3, [sp, #4]
 8007114:	61a3      	str	r3, [r4, #24]
 8007116:	2b00      	cmp	r3, #0
 8007118:	bf14      	ite	ne
 800711a:	2202      	movne	r2, #2
 800711c:	2201      	moveq	r2, #1
 800711e:	6122      	str	r2, [r4, #16]
 8007120:	b1d5      	cbz	r5, 8007158 <__d2b+0x98>
 8007122:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007126:	4405      	add	r5, r0
 8007128:	f8c9 5000 	str.w	r5, [r9]
 800712c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007130:	f8c8 0000 	str.w	r0, [r8]
 8007134:	4620      	mov	r0, r4
 8007136:	b003      	add	sp, #12
 8007138:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800713c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007140:	e7d5      	b.n	80070ee <__d2b+0x2e>
 8007142:	6161      	str	r1, [r4, #20]
 8007144:	e7e5      	b.n	8007112 <__d2b+0x52>
 8007146:	a801      	add	r0, sp, #4
 8007148:	f7ff fd5a 	bl	8006c00 <__lo0bits>
 800714c:	9b01      	ldr	r3, [sp, #4]
 800714e:	6163      	str	r3, [r4, #20]
 8007150:	2201      	movs	r2, #1
 8007152:	6122      	str	r2, [r4, #16]
 8007154:	3020      	adds	r0, #32
 8007156:	e7e3      	b.n	8007120 <__d2b+0x60>
 8007158:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800715c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007160:	f8c9 0000 	str.w	r0, [r9]
 8007164:	6918      	ldr	r0, [r3, #16]
 8007166:	f7ff fd2b 	bl	8006bc0 <__hi0bits>
 800716a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800716e:	e7df      	b.n	8007130 <__d2b+0x70>
 8007170:	08008478 	.word	0x08008478
 8007174:	08008489 	.word	0x08008489

08007178 <_calloc_r>:
 8007178:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800717a:	fba1 2402 	umull	r2, r4, r1, r2
 800717e:	b94c      	cbnz	r4, 8007194 <_calloc_r+0x1c>
 8007180:	4611      	mov	r1, r2
 8007182:	9201      	str	r2, [sp, #4]
 8007184:	f000 f87a 	bl	800727c <_malloc_r>
 8007188:	9a01      	ldr	r2, [sp, #4]
 800718a:	4605      	mov	r5, r0
 800718c:	b930      	cbnz	r0, 800719c <_calloc_r+0x24>
 800718e:	4628      	mov	r0, r5
 8007190:	b003      	add	sp, #12
 8007192:	bd30      	pop	{r4, r5, pc}
 8007194:	220c      	movs	r2, #12
 8007196:	6002      	str	r2, [r0, #0]
 8007198:	2500      	movs	r5, #0
 800719a:	e7f8      	b.n	800718e <_calloc_r+0x16>
 800719c:	4621      	mov	r1, r4
 800719e:	f7fe f8b3 	bl	8005308 <memset>
 80071a2:	e7f4      	b.n	800718e <_calloc_r+0x16>

080071a4 <_free_r>:
 80071a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80071a6:	2900      	cmp	r1, #0
 80071a8:	d044      	beq.n	8007234 <_free_r+0x90>
 80071aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071ae:	9001      	str	r0, [sp, #4]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	f1a1 0404 	sub.w	r4, r1, #4
 80071b6:	bfb8      	it	lt
 80071b8:	18e4      	addlt	r4, r4, r3
 80071ba:	f000 fa9b 	bl	80076f4 <__malloc_lock>
 80071be:	4a1e      	ldr	r2, [pc, #120]	; (8007238 <_free_r+0x94>)
 80071c0:	9801      	ldr	r0, [sp, #4]
 80071c2:	6813      	ldr	r3, [r2, #0]
 80071c4:	b933      	cbnz	r3, 80071d4 <_free_r+0x30>
 80071c6:	6063      	str	r3, [r4, #4]
 80071c8:	6014      	str	r4, [r2, #0]
 80071ca:	b003      	add	sp, #12
 80071cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80071d0:	f000 ba96 	b.w	8007700 <__malloc_unlock>
 80071d4:	42a3      	cmp	r3, r4
 80071d6:	d908      	bls.n	80071ea <_free_r+0x46>
 80071d8:	6825      	ldr	r5, [r4, #0]
 80071da:	1961      	adds	r1, r4, r5
 80071dc:	428b      	cmp	r3, r1
 80071de:	bf01      	itttt	eq
 80071e0:	6819      	ldreq	r1, [r3, #0]
 80071e2:	685b      	ldreq	r3, [r3, #4]
 80071e4:	1949      	addeq	r1, r1, r5
 80071e6:	6021      	streq	r1, [r4, #0]
 80071e8:	e7ed      	b.n	80071c6 <_free_r+0x22>
 80071ea:	461a      	mov	r2, r3
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	b10b      	cbz	r3, 80071f4 <_free_r+0x50>
 80071f0:	42a3      	cmp	r3, r4
 80071f2:	d9fa      	bls.n	80071ea <_free_r+0x46>
 80071f4:	6811      	ldr	r1, [r2, #0]
 80071f6:	1855      	adds	r5, r2, r1
 80071f8:	42a5      	cmp	r5, r4
 80071fa:	d10b      	bne.n	8007214 <_free_r+0x70>
 80071fc:	6824      	ldr	r4, [r4, #0]
 80071fe:	4421      	add	r1, r4
 8007200:	1854      	adds	r4, r2, r1
 8007202:	42a3      	cmp	r3, r4
 8007204:	6011      	str	r1, [r2, #0]
 8007206:	d1e0      	bne.n	80071ca <_free_r+0x26>
 8007208:	681c      	ldr	r4, [r3, #0]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	6053      	str	r3, [r2, #4]
 800720e:	4421      	add	r1, r4
 8007210:	6011      	str	r1, [r2, #0]
 8007212:	e7da      	b.n	80071ca <_free_r+0x26>
 8007214:	d902      	bls.n	800721c <_free_r+0x78>
 8007216:	230c      	movs	r3, #12
 8007218:	6003      	str	r3, [r0, #0]
 800721a:	e7d6      	b.n	80071ca <_free_r+0x26>
 800721c:	6825      	ldr	r5, [r4, #0]
 800721e:	1961      	adds	r1, r4, r5
 8007220:	428b      	cmp	r3, r1
 8007222:	bf04      	itt	eq
 8007224:	6819      	ldreq	r1, [r3, #0]
 8007226:	685b      	ldreq	r3, [r3, #4]
 8007228:	6063      	str	r3, [r4, #4]
 800722a:	bf04      	itt	eq
 800722c:	1949      	addeq	r1, r1, r5
 800722e:	6021      	streq	r1, [r4, #0]
 8007230:	6054      	str	r4, [r2, #4]
 8007232:	e7ca      	b.n	80071ca <_free_r+0x26>
 8007234:	b003      	add	sp, #12
 8007236:	bd30      	pop	{r4, r5, pc}
 8007238:	200004c4 	.word	0x200004c4

0800723c <sbrk_aligned>:
 800723c:	b570      	push	{r4, r5, r6, lr}
 800723e:	4e0e      	ldr	r6, [pc, #56]	; (8007278 <sbrk_aligned+0x3c>)
 8007240:	460c      	mov	r4, r1
 8007242:	6831      	ldr	r1, [r6, #0]
 8007244:	4605      	mov	r5, r0
 8007246:	b911      	cbnz	r1, 800724e <sbrk_aligned+0x12>
 8007248:	f000 f9e8 	bl	800761c <_sbrk_r>
 800724c:	6030      	str	r0, [r6, #0]
 800724e:	4621      	mov	r1, r4
 8007250:	4628      	mov	r0, r5
 8007252:	f000 f9e3 	bl	800761c <_sbrk_r>
 8007256:	1c43      	adds	r3, r0, #1
 8007258:	d00a      	beq.n	8007270 <sbrk_aligned+0x34>
 800725a:	1cc4      	adds	r4, r0, #3
 800725c:	f024 0403 	bic.w	r4, r4, #3
 8007260:	42a0      	cmp	r0, r4
 8007262:	d007      	beq.n	8007274 <sbrk_aligned+0x38>
 8007264:	1a21      	subs	r1, r4, r0
 8007266:	4628      	mov	r0, r5
 8007268:	f000 f9d8 	bl	800761c <_sbrk_r>
 800726c:	3001      	adds	r0, #1
 800726e:	d101      	bne.n	8007274 <sbrk_aligned+0x38>
 8007270:	f04f 34ff 	mov.w	r4, #4294967295
 8007274:	4620      	mov	r0, r4
 8007276:	bd70      	pop	{r4, r5, r6, pc}
 8007278:	200004c8 	.word	0x200004c8

0800727c <_malloc_r>:
 800727c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007280:	1ccd      	adds	r5, r1, #3
 8007282:	f025 0503 	bic.w	r5, r5, #3
 8007286:	3508      	adds	r5, #8
 8007288:	2d0c      	cmp	r5, #12
 800728a:	bf38      	it	cc
 800728c:	250c      	movcc	r5, #12
 800728e:	2d00      	cmp	r5, #0
 8007290:	4607      	mov	r7, r0
 8007292:	db01      	blt.n	8007298 <_malloc_r+0x1c>
 8007294:	42a9      	cmp	r1, r5
 8007296:	d905      	bls.n	80072a4 <_malloc_r+0x28>
 8007298:	230c      	movs	r3, #12
 800729a:	603b      	str	r3, [r7, #0]
 800729c:	2600      	movs	r6, #0
 800729e:	4630      	mov	r0, r6
 80072a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072a4:	4e2e      	ldr	r6, [pc, #184]	; (8007360 <_malloc_r+0xe4>)
 80072a6:	f000 fa25 	bl	80076f4 <__malloc_lock>
 80072aa:	6833      	ldr	r3, [r6, #0]
 80072ac:	461c      	mov	r4, r3
 80072ae:	bb34      	cbnz	r4, 80072fe <_malloc_r+0x82>
 80072b0:	4629      	mov	r1, r5
 80072b2:	4638      	mov	r0, r7
 80072b4:	f7ff ffc2 	bl	800723c <sbrk_aligned>
 80072b8:	1c43      	adds	r3, r0, #1
 80072ba:	4604      	mov	r4, r0
 80072bc:	d14d      	bne.n	800735a <_malloc_r+0xde>
 80072be:	6834      	ldr	r4, [r6, #0]
 80072c0:	4626      	mov	r6, r4
 80072c2:	2e00      	cmp	r6, #0
 80072c4:	d140      	bne.n	8007348 <_malloc_r+0xcc>
 80072c6:	6823      	ldr	r3, [r4, #0]
 80072c8:	4631      	mov	r1, r6
 80072ca:	4638      	mov	r0, r7
 80072cc:	eb04 0803 	add.w	r8, r4, r3
 80072d0:	f000 f9a4 	bl	800761c <_sbrk_r>
 80072d4:	4580      	cmp	r8, r0
 80072d6:	d13a      	bne.n	800734e <_malloc_r+0xd2>
 80072d8:	6821      	ldr	r1, [r4, #0]
 80072da:	3503      	adds	r5, #3
 80072dc:	1a6d      	subs	r5, r5, r1
 80072de:	f025 0503 	bic.w	r5, r5, #3
 80072e2:	3508      	adds	r5, #8
 80072e4:	2d0c      	cmp	r5, #12
 80072e6:	bf38      	it	cc
 80072e8:	250c      	movcc	r5, #12
 80072ea:	4629      	mov	r1, r5
 80072ec:	4638      	mov	r0, r7
 80072ee:	f7ff ffa5 	bl	800723c <sbrk_aligned>
 80072f2:	3001      	adds	r0, #1
 80072f4:	d02b      	beq.n	800734e <_malloc_r+0xd2>
 80072f6:	6823      	ldr	r3, [r4, #0]
 80072f8:	442b      	add	r3, r5
 80072fa:	6023      	str	r3, [r4, #0]
 80072fc:	e00e      	b.n	800731c <_malloc_r+0xa0>
 80072fe:	6822      	ldr	r2, [r4, #0]
 8007300:	1b52      	subs	r2, r2, r5
 8007302:	d41e      	bmi.n	8007342 <_malloc_r+0xc6>
 8007304:	2a0b      	cmp	r2, #11
 8007306:	d916      	bls.n	8007336 <_malloc_r+0xba>
 8007308:	1961      	adds	r1, r4, r5
 800730a:	42a3      	cmp	r3, r4
 800730c:	6025      	str	r5, [r4, #0]
 800730e:	bf18      	it	ne
 8007310:	6059      	strne	r1, [r3, #4]
 8007312:	6863      	ldr	r3, [r4, #4]
 8007314:	bf08      	it	eq
 8007316:	6031      	streq	r1, [r6, #0]
 8007318:	5162      	str	r2, [r4, r5]
 800731a:	604b      	str	r3, [r1, #4]
 800731c:	4638      	mov	r0, r7
 800731e:	f104 060b 	add.w	r6, r4, #11
 8007322:	f000 f9ed 	bl	8007700 <__malloc_unlock>
 8007326:	f026 0607 	bic.w	r6, r6, #7
 800732a:	1d23      	adds	r3, r4, #4
 800732c:	1af2      	subs	r2, r6, r3
 800732e:	d0b6      	beq.n	800729e <_malloc_r+0x22>
 8007330:	1b9b      	subs	r3, r3, r6
 8007332:	50a3      	str	r3, [r4, r2]
 8007334:	e7b3      	b.n	800729e <_malloc_r+0x22>
 8007336:	6862      	ldr	r2, [r4, #4]
 8007338:	42a3      	cmp	r3, r4
 800733a:	bf0c      	ite	eq
 800733c:	6032      	streq	r2, [r6, #0]
 800733e:	605a      	strne	r2, [r3, #4]
 8007340:	e7ec      	b.n	800731c <_malloc_r+0xa0>
 8007342:	4623      	mov	r3, r4
 8007344:	6864      	ldr	r4, [r4, #4]
 8007346:	e7b2      	b.n	80072ae <_malloc_r+0x32>
 8007348:	4634      	mov	r4, r6
 800734a:	6876      	ldr	r6, [r6, #4]
 800734c:	e7b9      	b.n	80072c2 <_malloc_r+0x46>
 800734e:	230c      	movs	r3, #12
 8007350:	603b      	str	r3, [r7, #0]
 8007352:	4638      	mov	r0, r7
 8007354:	f000 f9d4 	bl	8007700 <__malloc_unlock>
 8007358:	e7a1      	b.n	800729e <_malloc_r+0x22>
 800735a:	6025      	str	r5, [r4, #0]
 800735c:	e7de      	b.n	800731c <_malloc_r+0xa0>
 800735e:	bf00      	nop
 8007360:	200004c4 	.word	0x200004c4

08007364 <__ssputs_r>:
 8007364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007368:	688e      	ldr	r6, [r1, #8]
 800736a:	429e      	cmp	r6, r3
 800736c:	4682      	mov	sl, r0
 800736e:	460c      	mov	r4, r1
 8007370:	4690      	mov	r8, r2
 8007372:	461f      	mov	r7, r3
 8007374:	d838      	bhi.n	80073e8 <__ssputs_r+0x84>
 8007376:	898a      	ldrh	r2, [r1, #12]
 8007378:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800737c:	d032      	beq.n	80073e4 <__ssputs_r+0x80>
 800737e:	6825      	ldr	r5, [r4, #0]
 8007380:	6909      	ldr	r1, [r1, #16]
 8007382:	eba5 0901 	sub.w	r9, r5, r1
 8007386:	6965      	ldr	r5, [r4, #20]
 8007388:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800738c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007390:	3301      	adds	r3, #1
 8007392:	444b      	add	r3, r9
 8007394:	106d      	asrs	r5, r5, #1
 8007396:	429d      	cmp	r5, r3
 8007398:	bf38      	it	cc
 800739a:	461d      	movcc	r5, r3
 800739c:	0553      	lsls	r3, r2, #21
 800739e:	d531      	bpl.n	8007404 <__ssputs_r+0xa0>
 80073a0:	4629      	mov	r1, r5
 80073a2:	f7ff ff6b 	bl	800727c <_malloc_r>
 80073a6:	4606      	mov	r6, r0
 80073a8:	b950      	cbnz	r0, 80073c0 <__ssputs_r+0x5c>
 80073aa:	230c      	movs	r3, #12
 80073ac:	f8ca 3000 	str.w	r3, [sl]
 80073b0:	89a3      	ldrh	r3, [r4, #12]
 80073b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073b6:	81a3      	strh	r3, [r4, #12]
 80073b8:	f04f 30ff 	mov.w	r0, #4294967295
 80073bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073c0:	6921      	ldr	r1, [r4, #16]
 80073c2:	464a      	mov	r2, r9
 80073c4:	f7ff fb46 	bl	8006a54 <memcpy>
 80073c8:	89a3      	ldrh	r3, [r4, #12]
 80073ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80073ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073d2:	81a3      	strh	r3, [r4, #12]
 80073d4:	6126      	str	r6, [r4, #16]
 80073d6:	6165      	str	r5, [r4, #20]
 80073d8:	444e      	add	r6, r9
 80073da:	eba5 0509 	sub.w	r5, r5, r9
 80073de:	6026      	str	r6, [r4, #0]
 80073e0:	60a5      	str	r5, [r4, #8]
 80073e2:	463e      	mov	r6, r7
 80073e4:	42be      	cmp	r6, r7
 80073e6:	d900      	bls.n	80073ea <__ssputs_r+0x86>
 80073e8:	463e      	mov	r6, r7
 80073ea:	6820      	ldr	r0, [r4, #0]
 80073ec:	4632      	mov	r2, r6
 80073ee:	4641      	mov	r1, r8
 80073f0:	f000 f966 	bl	80076c0 <memmove>
 80073f4:	68a3      	ldr	r3, [r4, #8]
 80073f6:	1b9b      	subs	r3, r3, r6
 80073f8:	60a3      	str	r3, [r4, #8]
 80073fa:	6823      	ldr	r3, [r4, #0]
 80073fc:	4433      	add	r3, r6
 80073fe:	6023      	str	r3, [r4, #0]
 8007400:	2000      	movs	r0, #0
 8007402:	e7db      	b.n	80073bc <__ssputs_r+0x58>
 8007404:	462a      	mov	r2, r5
 8007406:	f000 f981 	bl	800770c <_realloc_r>
 800740a:	4606      	mov	r6, r0
 800740c:	2800      	cmp	r0, #0
 800740e:	d1e1      	bne.n	80073d4 <__ssputs_r+0x70>
 8007410:	6921      	ldr	r1, [r4, #16]
 8007412:	4650      	mov	r0, sl
 8007414:	f7ff fec6 	bl	80071a4 <_free_r>
 8007418:	e7c7      	b.n	80073aa <__ssputs_r+0x46>
	...

0800741c <_svfiprintf_r>:
 800741c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007420:	4698      	mov	r8, r3
 8007422:	898b      	ldrh	r3, [r1, #12]
 8007424:	061b      	lsls	r3, r3, #24
 8007426:	b09d      	sub	sp, #116	; 0x74
 8007428:	4607      	mov	r7, r0
 800742a:	460d      	mov	r5, r1
 800742c:	4614      	mov	r4, r2
 800742e:	d50e      	bpl.n	800744e <_svfiprintf_r+0x32>
 8007430:	690b      	ldr	r3, [r1, #16]
 8007432:	b963      	cbnz	r3, 800744e <_svfiprintf_r+0x32>
 8007434:	2140      	movs	r1, #64	; 0x40
 8007436:	f7ff ff21 	bl	800727c <_malloc_r>
 800743a:	6028      	str	r0, [r5, #0]
 800743c:	6128      	str	r0, [r5, #16]
 800743e:	b920      	cbnz	r0, 800744a <_svfiprintf_r+0x2e>
 8007440:	230c      	movs	r3, #12
 8007442:	603b      	str	r3, [r7, #0]
 8007444:	f04f 30ff 	mov.w	r0, #4294967295
 8007448:	e0d1      	b.n	80075ee <_svfiprintf_r+0x1d2>
 800744a:	2340      	movs	r3, #64	; 0x40
 800744c:	616b      	str	r3, [r5, #20]
 800744e:	2300      	movs	r3, #0
 8007450:	9309      	str	r3, [sp, #36]	; 0x24
 8007452:	2320      	movs	r3, #32
 8007454:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007458:	f8cd 800c 	str.w	r8, [sp, #12]
 800745c:	2330      	movs	r3, #48	; 0x30
 800745e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007608 <_svfiprintf_r+0x1ec>
 8007462:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007466:	f04f 0901 	mov.w	r9, #1
 800746a:	4623      	mov	r3, r4
 800746c:	469a      	mov	sl, r3
 800746e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007472:	b10a      	cbz	r2, 8007478 <_svfiprintf_r+0x5c>
 8007474:	2a25      	cmp	r2, #37	; 0x25
 8007476:	d1f9      	bne.n	800746c <_svfiprintf_r+0x50>
 8007478:	ebba 0b04 	subs.w	fp, sl, r4
 800747c:	d00b      	beq.n	8007496 <_svfiprintf_r+0x7a>
 800747e:	465b      	mov	r3, fp
 8007480:	4622      	mov	r2, r4
 8007482:	4629      	mov	r1, r5
 8007484:	4638      	mov	r0, r7
 8007486:	f7ff ff6d 	bl	8007364 <__ssputs_r>
 800748a:	3001      	adds	r0, #1
 800748c:	f000 80aa 	beq.w	80075e4 <_svfiprintf_r+0x1c8>
 8007490:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007492:	445a      	add	r2, fp
 8007494:	9209      	str	r2, [sp, #36]	; 0x24
 8007496:	f89a 3000 	ldrb.w	r3, [sl]
 800749a:	2b00      	cmp	r3, #0
 800749c:	f000 80a2 	beq.w	80075e4 <_svfiprintf_r+0x1c8>
 80074a0:	2300      	movs	r3, #0
 80074a2:	f04f 32ff 	mov.w	r2, #4294967295
 80074a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074aa:	f10a 0a01 	add.w	sl, sl, #1
 80074ae:	9304      	str	r3, [sp, #16]
 80074b0:	9307      	str	r3, [sp, #28]
 80074b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80074b6:	931a      	str	r3, [sp, #104]	; 0x68
 80074b8:	4654      	mov	r4, sl
 80074ba:	2205      	movs	r2, #5
 80074bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074c0:	4851      	ldr	r0, [pc, #324]	; (8007608 <_svfiprintf_r+0x1ec>)
 80074c2:	f7f8 fead 	bl	8000220 <memchr>
 80074c6:	9a04      	ldr	r2, [sp, #16]
 80074c8:	b9d8      	cbnz	r0, 8007502 <_svfiprintf_r+0xe6>
 80074ca:	06d0      	lsls	r0, r2, #27
 80074cc:	bf44      	itt	mi
 80074ce:	2320      	movmi	r3, #32
 80074d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074d4:	0711      	lsls	r1, r2, #28
 80074d6:	bf44      	itt	mi
 80074d8:	232b      	movmi	r3, #43	; 0x2b
 80074da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074de:	f89a 3000 	ldrb.w	r3, [sl]
 80074e2:	2b2a      	cmp	r3, #42	; 0x2a
 80074e4:	d015      	beq.n	8007512 <_svfiprintf_r+0xf6>
 80074e6:	9a07      	ldr	r2, [sp, #28]
 80074e8:	4654      	mov	r4, sl
 80074ea:	2000      	movs	r0, #0
 80074ec:	f04f 0c0a 	mov.w	ip, #10
 80074f0:	4621      	mov	r1, r4
 80074f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074f6:	3b30      	subs	r3, #48	; 0x30
 80074f8:	2b09      	cmp	r3, #9
 80074fa:	d94e      	bls.n	800759a <_svfiprintf_r+0x17e>
 80074fc:	b1b0      	cbz	r0, 800752c <_svfiprintf_r+0x110>
 80074fe:	9207      	str	r2, [sp, #28]
 8007500:	e014      	b.n	800752c <_svfiprintf_r+0x110>
 8007502:	eba0 0308 	sub.w	r3, r0, r8
 8007506:	fa09 f303 	lsl.w	r3, r9, r3
 800750a:	4313      	orrs	r3, r2
 800750c:	9304      	str	r3, [sp, #16]
 800750e:	46a2      	mov	sl, r4
 8007510:	e7d2      	b.n	80074b8 <_svfiprintf_r+0x9c>
 8007512:	9b03      	ldr	r3, [sp, #12]
 8007514:	1d19      	adds	r1, r3, #4
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	9103      	str	r1, [sp, #12]
 800751a:	2b00      	cmp	r3, #0
 800751c:	bfbb      	ittet	lt
 800751e:	425b      	neglt	r3, r3
 8007520:	f042 0202 	orrlt.w	r2, r2, #2
 8007524:	9307      	strge	r3, [sp, #28]
 8007526:	9307      	strlt	r3, [sp, #28]
 8007528:	bfb8      	it	lt
 800752a:	9204      	strlt	r2, [sp, #16]
 800752c:	7823      	ldrb	r3, [r4, #0]
 800752e:	2b2e      	cmp	r3, #46	; 0x2e
 8007530:	d10c      	bne.n	800754c <_svfiprintf_r+0x130>
 8007532:	7863      	ldrb	r3, [r4, #1]
 8007534:	2b2a      	cmp	r3, #42	; 0x2a
 8007536:	d135      	bne.n	80075a4 <_svfiprintf_r+0x188>
 8007538:	9b03      	ldr	r3, [sp, #12]
 800753a:	1d1a      	adds	r2, r3, #4
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	9203      	str	r2, [sp, #12]
 8007540:	2b00      	cmp	r3, #0
 8007542:	bfb8      	it	lt
 8007544:	f04f 33ff 	movlt.w	r3, #4294967295
 8007548:	3402      	adds	r4, #2
 800754a:	9305      	str	r3, [sp, #20]
 800754c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007618 <_svfiprintf_r+0x1fc>
 8007550:	7821      	ldrb	r1, [r4, #0]
 8007552:	2203      	movs	r2, #3
 8007554:	4650      	mov	r0, sl
 8007556:	f7f8 fe63 	bl	8000220 <memchr>
 800755a:	b140      	cbz	r0, 800756e <_svfiprintf_r+0x152>
 800755c:	2340      	movs	r3, #64	; 0x40
 800755e:	eba0 000a 	sub.w	r0, r0, sl
 8007562:	fa03 f000 	lsl.w	r0, r3, r0
 8007566:	9b04      	ldr	r3, [sp, #16]
 8007568:	4303      	orrs	r3, r0
 800756a:	3401      	adds	r4, #1
 800756c:	9304      	str	r3, [sp, #16]
 800756e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007572:	4826      	ldr	r0, [pc, #152]	; (800760c <_svfiprintf_r+0x1f0>)
 8007574:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007578:	2206      	movs	r2, #6
 800757a:	f7f8 fe51 	bl	8000220 <memchr>
 800757e:	2800      	cmp	r0, #0
 8007580:	d038      	beq.n	80075f4 <_svfiprintf_r+0x1d8>
 8007582:	4b23      	ldr	r3, [pc, #140]	; (8007610 <_svfiprintf_r+0x1f4>)
 8007584:	bb1b      	cbnz	r3, 80075ce <_svfiprintf_r+0x1b2>
 8007586:	9b03      	ldr	r3, [sp, #12]
 8007588:	3307      	adds	r3, #7
 800758a:	f023 0307 	bic.w	r3, r3, #7
 800758e:	3308      	adds	r3, #8
 8007590:	9303      	str	r3, [sp, #12]
 8007592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007594:	4433      	add	r3, r6
 8007596:	9309      	str	r3, [sp, #36]	; 0x24
 8007598:	e767      	b.n	800746a <_svfiprintf_r+0x4e>
 800759a:	fb0c 3202 	mla	r2, ip, r2, r3
 800759e:	460c      	mov	r4, r1
 80075a0:	2001      	movs	r0, #1
 80075a2:	e7a5      	b.n	80074f0 <_svfiprintf_r+0xd4>
 80075a4:	2300      	movs	r3, #0
 80075a6:	3401      	adds	r4, #1
 80075a8:	9305      	str	r3, [sp, #20]
 80075aa:	4619      	mov	r1, r3
 80075ac:	f04f 0c0a 	mov.w	ip, #10
 80075b0:	4620      	mov	r0, r4
 80075b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075b6:	3a30      	subs	r2, #48	; 0x30
 80075b8:	2a09      	cmp	r2, #9
 80075ba:	d903      	bls.n	80075c4 <_svfiprintf_r+0x1a8>
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d0c5      	beq.n	800754c <_svfiprintf_r+0x130>
 80075c0:	9105      	str	r1, [sp, #20]
 80075c2:	e7c3      	b.n	800754c <_svfiprintf_r+0x130>
 80075c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80075c8:	4604      	mov	r4, r0
 80075ca:	2301      	movs	r3, #1
 80075cc:	e7f0      	b.n	80075b0 <_svfiprintf_r+0x194>
 80075ce:	ab03      	add	r3, sp, #12
 80075d0:	9300      	str	r3, [sp, #0]
 80075d2:	462a      	mov	r2, r5
 80075d4:	4b0f      	ldr	r3, [pc, #60]	; (8007614 <_svfiprintf_r+0x1f8>)
 80075d6:	a904      	add	r1, sp, #16
 80075d8:	4638      	mov	r0, r7
 80075da:	f7fd ff3d 	bl	8005458 <_printf_float>
 80075de:	1c42      	adds	r2, r0, #1
 80075e0:	4606      	mov	r6, r0
 80075e2:	d1d6      	bne.n	8007592 <_svfiprintf_r+0x176>
 80075e4:	89ab      	ldrh	r3, [r5, #12]
 80075e6:	065b      	lsls	r3, r3, #25
 80075e8:	f53f af2c 	bmi.w	8007444 <_svfiprintf_r+0x28>
 80075ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80075ee:	b01d      	add	sp, #116	; 0x74
 80075f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075f4:	ab03      	add	r3, sp, #12
 80075f6:	9300      	str	r3, [sp, #0]
 80075f8:	462a      	mov	r2, r5
 80075fa:	4b06      	ldr	r3, [pc, #24]	; (8007614 <_svfiprintf_r+0x1f8>)
 80075fc:	a904      	add	r1, sp, #16
 80075fe:	4638      	mov	r0, r7
 8007600:	f7fe f9ce 	bl	80059a0 <_printf_i>
 8007604:	e7eb      	b.n	80075de <_svfiprintf_r+0x1c2>
 8007606:	bf00      	nop
 8007608:	080085e4 	.word	0x080085e4
 800760c:	080085ee 	.word	0x080085ee
 8007610:	08005459 	.word	0x08005459
 8007614:	08007365 	.word	0x08007365
 8007618:	080085ea 	.word	0x080085ea

0800761c <_sbrk_r>:
 800761c:	b538      	push	{r3, r4, r5, lr}
 800761e:	4d06      	ldr	r5, [pc, #24]	; (8007638 <_sbrk_r+0x1c>)
 8007620:	2300      	movs	r3, #0
 8007622:	4604      	mov	r4, r0
 8007624:	4608      	mov	r0, r1
 8007626:	602b      	str	r3, [r5, #0]
 8007628:	f7fa fd80 	bl	800212c <_sbrk>
 800762c:	1c43      	adds	r3, r0, #1
 800762e:	d102      	bne.n	8007636 <_sbrk_r+0x1a>
 8007630:	682b      	ldr	r3, [r5, #0]
 8007632:	b103      	cbz	r3, 8007636 <_sbrk_r+0x1a>
 8007634:	6023      	str	r3, [r4, #0]
 8007636:	bd38      	pop	{r3, r4, r5, pc}
 8007638:	200004cc 	.word	0x200004cc

0800763c <__assert_func>:
 800763c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800763e:	4614      	mov	r4, r2
 8007640:	461a      	mov	r2, r3
 8007642:	4b09      	ldr	r3, [pc, #36]	; (8007668 <__assert_func+0x2c>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4605      	mov	r5, r0
 8007648:	68d8      	ldr	r0, [r3, #12]
 800764a:	b14c      	cbz	r4, 8007660 <__assert_func+0x24>
 800764c:	4b07      	ldr	r3, [pc, #28]	; (800766c <__assert_func+0x30>)
 800764e:	9100      	str	r1, [sp, #0]
 8007650:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007654:	4906      	ldr	r1, [pc, #24]	; (8007670 <__assert_func+0x34>)
 8007656:	462b      	mov	r3, r5
 8007658:	f000 f80e 	bl	8007678 <fiprintf>
 800765c:	f000 faac 	bl	8007bb8 <abort>
 8007660:	4b04      	ldr	r3, [pc, #16]	; (8007674 <__assert_func+0x38>)
 8007662:	461c      	mov	r4, r3
 8007664:	e7f3      	b.n	800764e <__assert_func+0x12>
 8007666:	bf00      	nop
 8007668:	2000001c 	.word	0x2000001c
 800766c:	080085f5 	.word	0x080085f5
 8007670:	08008602 	.word	0x08008602
 8007674:	08008630 	.word	0x08008630

08007678 <fiprintf>:
 8007678:	b40e      	push	{r1, r2, r3}
 800767a:	b503      	push	{r0, r1, lr}
 800767c:	4601      	mov	r1, r0
 800767e:	ab03      	add	r3, sp, #12
 8007680:	4805      	ldr	r0, [pc, #20]	; (8007698 <fiprintf+0x20>)
 8007682:	f853 2b04 	ldr.w	r2, [r3], #4
 8007686:	6800      	ldr	r0, [r0, #0]
 8007688:	9301      	str	r3, [sp, #4]
 800768a:	f000 f897 	bl	80077bc <_vfiprintf_r>
 800768e:	b002      	add	sp, #8
 8007690:	f85d eb04 	ldr.w	lr, [sp], #4
 8007694:	b003      	add	sp, #12
 8007696:	4770      	bx	lr
 8007698:	2000001c 	.word	0x2000001c

0800769c <__ascii_mbtowc>:
 800769c:	b082      	sub	sp, #8
 800769e:	b901      	cbnz	r1, 80076a2 <__ascii_mbtowc+0x6>
 80076a0:	a901      	add	r1, sp, #4
 80076a2:	b142      	cbz	r2, 80076b6 <__ascii_mbtowc+0x1a>
 80076a4:	b14b      	cbz	r3, 80076ba <__ascii_mbtowc+0x1e>
 80076a6:	7813      	ldrb	r3, [r2, #0]
 80076a8:	600b      	str	r3, [r1, #0]
 80076aa:	7812      	ldrb	r2, [r2, #0]
 80076ac:	1e10      	subs	r0, r2, #0
 80076ae:	bf18      	it	ne
 80076b0:	2001      	movne	r0, #1
 80076b2:	b002      	add	sp, #8
 80076b4:	4770      	bx	lr
 80076b6:	4610      	mov	r0, r2
 80076b8:	e7fb      	b.n	80076b2 <__ascii_mbtowc+0x16>
 80076ba:	f06f 0001 	mvn.w	r0, #1
 80076be:	e7f8      	b.n	80076b2 <__ascii_mbtowc+0x16>

080076c0 <memmove>:
 80076c0:	4288      	cmp	r0, r1
 80076c2:	b510      	push	{r4, lr}
 80076c4:	eb01 0402 	add.w	r4, r1, r2
 80076c8:	d902      	bls.n	80076d0 <memmove+0x10>
 80076ca:	4284      	cmp	r4, r0
 80076cc:	4623      	mov	r3, r4
 80076ce:	d807      	bhi.n	80076e0 <memmove+0x20>
 80076d0:	1e43      	subs	r3, r0, #1
 80076d2:	42a1      	cmp	r1, r4
 80076d4:	d008      	beq.n	80076e8 <memmove+0x28>
 80076d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80076de:	e7f8      	b.n	80076d2 <memmove+0x12>
 80076e0:	4402      	add	r2, r0
 80076e2:	4601      	mov	r1, r0
 80076e4:	428a      	cmp	r2, r1
 80076e6:	d100      	bne.n	80076ea <memmove+0x2a>
 80076e8:	bd10      	pop	{r4, pc}
 80076ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80076ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80076f2:	e7f7      	b.n	80076e4 <memmove+0x24>

080076f4 <__malloc_lock>:
 80076f4:	4801      	ldr	r0, [pc, #4]	; (80076fc <__malloc_lock+0x8>)
 80076f6:	f000 bc1f 	b.w	8007f38 <__retarget_lock_acquire_recursive>
 80076fa:	bf00      	nop
 80076fc:	200004d0 	.word	0x200004d0

08007700 <__malloc_unlock>:
 8007700:	4801      	ldr	r0, [pc, #4]	; (8007708 <__malloc_unlock+0x8>)
 8007702:	f000 bc1a 	b.w	8007f3a <__retarget_lock_release_recursive>
 8007706:	bf00      	nop
 8007708:	200004d0 	.word	0x200004d0

0800770c <_realloc_r>:
 800770c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007710:	4680      	mov	r8, r0
 8007712:	4614      	mov	r4, r2
 8007714:	460e      	mov	r6, r1
 8007716:	b921      	cbnz	r1, 8007722 <_realloc_r+0x16>
 8007718:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800771c:	4611      	mov	r1, r2
 800771e:	f7ff bdad 	b.w	800727c <_malloc_r>
 8007722:	b92a      	cbnz	r2, 8007730 <_realloc_r+0x24>
 8007724:	f7ff fd3e 	bl	80071a4 <_free_r>
 8007728:	4625      	mov	r5, r4
 800772a:	4628      	mov	r0, r5
 800772c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007730:	f000 fc6a 	bl	8008008 <_malloc_usable_size_r>
 8007734:	4284      	cmp	r4, r0
 8007736:	4607      	mov	r7, r0
 8007738:	d802      	bhi.n	8007740 <_realloc_r+0x34>
 800773a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800773e:	d812      	bhi.n	8007766 <_realloc_r+0x5a>
 8007740:	4621      	mov	r1, r4
 8007742:	4640      	mov	r0, r8
 8007744:	f7ff fd9a 	bl	800727c <_malloc_r>
 8007748:	4605      	mov	r5, r0
 800774a:	2800      	cmp	r0, #0
 800774c:	d0ed      	beq.n	800772a <_realloc_r+0x1e>
 800774e:	42bc      	cmp	r4, r7
 8007750:	4622      	mov	r2, r4
 8007752:	4631      	mov	r1, r6
 8007754:	bf28      	it	cs
 8007756:	463a      	movcs	r2, r7
 8007758:	f7ff f97c 	bl	8006a54 <memcpy>
 800775c:	4631      	mov	r1, r6
 800775e:	4640      	mov	r0, r8
 8007760:	f7ff fd20 	bl	80071a4 <_free_r>
 8007764:	e7e1      	b.n	800772a <_realloc_r+0x1e>
 8007766:	4635      	mov	r5, r6
 8007768:	e7df      	b.n	800772a <_realloc_r+0x1e>

0800776a <__sfputc_r>:
 800776a:	6893      	ldr	r3, [r2, #8]
 800776c:	3b01      	subs	r3, #1
 800776e:	2b00      	cmp	r3, #0
 8007770:	b410      	push	{r4}
 8007772:	6093      	str	r3, [r2, #8]
 8007774:	da08      	bge.n	8007788 <__sfputc_r+0x1e>
 8007776:	6994      	ldr	r4, [r2, #24]
 8007778:	42a3      	cmp	r3, r4
 800777a:	db01      	blt.n	8007780 <__sfputc_r+0x16>
 800777c:	290a      	cmp	r1, #10
 800777e:	d103      	bne.n	8007788 <__sfputc_r+0x1e>
 8007780:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007784:	f000 b94a 	b.w	8007a1c <__swbuf_r>
 8007788:	6813      	ldr	r3, [r2, #0]
 800778a:	1c58      	adds	r0, r3, #1
 800778c:	6010      	str	r0, [r2, #0]
 800778e:	7019      	strb	r1, [r3, #0]
 8007790:	4608      	mov	r0, r1
 8007792:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007796:	4770      	bx	lr

08007798 <__sfputs_r>:
 8007798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800779a:	4606      	mov	r6, r0
 800779c:	460f      	mov	r7, r1
 800779e:	4614      	mov	r4, r2
 80077a0:	18d5      	adds	r5, r2, r3
 80077a2:	42ac      	cmp	r4, r5
 80077a4:	d101      	bne.n	80077aa <__sfputs_r+0x12>
 80077a6:	2000      	movs	r0, #0
 80077a8:	e007      	b.n	80077ba <__sfputs_r+0x22>
 80077aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077ae:	463a      	mov	r2, r7
 80077b0:	4630      	mov	r0, r6
 80077b2:	f7ff ffda 	bl	800776a <__sfputc_r>
 80077b6:	1c43      	adds	r3, r0, #1
 80077b8:	d1f3      	bne.n	80077a2 <__sfputs_r+0xa>
 80077ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080077bc <_vfiprintf_r>:
 80077bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077c0:	460d      	mov	r5, r1
 80077c2:	b09d      	sub	sp, #116	; 0x74
 80077c4:	4614      	mov	r4, r2
 80077c6:	4698      	mov	r8, r3
 80077c8:	4606      	mov	r6, r0
 80077ca:	b118      	cbz	r0, 80077d4 <_vfiprintf_r+0x18>
 80077cc:	6983      	ldr	r3, [r0, #24]
 80077ce:	b90b      	cbnz	r3, 80077d4 <_vfiprintf_r+0x18>
 80077d0:	f000 fb14 	bl	8007dfc <__sinit>
 80077d4:	4b89      	ldr	r3, [pc, #548]	; (80079fc <_vfiprintf_r+0x240>)
 80077d6:	429d      	cmp	r5, r3
 80077d8:	d11b      	bne.n	8007812 <_vfiprintf_r+0x56>
 80077da:	6875      	ldr	r5, [r6, #4]
 80077dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80077de:	07d9      	lsls	r1, r3, #31
 80077e0:	d405      	bmi.n	80077ee <_vfiprintf_r+0x32>
 80077e2:	89ab      	ldrh	r3, [r5, #12]
 80077e4:	059a      	lsls	r2, r3, #22
 80077e6:	d402      	bmi.n	80077ee <_vfiprintf_r+0x32>
 80077e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80077ea:	f000 fba5 	bl	8007f38 <__retarget_lock_acquire_recursive>
 80077ee:	89ab      	ldrh	r3, [r5, #12]
 80077f0:	071b      	lsls	r3, r3, #28
 80077f2:	d501      	bpl.n	80077f8 <_vfiprintf_r+0x3c>
 80077f4:	692b      	ldr	r3, [r5, #16]
 80077f6:	b9eb      	cbnz	r3, 8007834 <_vfiprintf_r+0x78>
 80077f8:	4629      	mov	r1, r5
 80077fa:	4630      	mov	r0, r6
 80077fc:	f000 f96e 	bl	8007adc <__swsetup_r>
 8007800:	b1c0      	cbz	r0, 8007834 <_vfiprintf_r+0x78>
 8007802:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007804:	07dc      	lsls	r4, r3, #31
 8007806:	d50e      	bpl.n	8007826 <_vfiprintf_r+0x6a>
 8007808:	f04f 30ff 	mov.w	r0, #4294967295
 800780c:	b01d      	add	sp, #116	; 0x74
 800780e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007812:	4b7b      	ldr	r3, [pc, #492]	; (8007a00 <_vfiprintf_r+0x244>)
 8007814:	429d      	cmp	r5, r3
 8007816:	d101      	bne.n	800781c <_vfiprintf_r+0x60>
 8007818:	68b5      	ldr	r5, [r6, #8]
 800781a:	e7df      	b.n	80077dc <_vfiprintf_r+0x20>
 800781c:	4b79      	ldr	r3, [pc, #484]	; (8007a04 <_vfiprintf_r+0x248>)
 800781e:	429d      	cmp	r5, r3
 8007820:	bf08      	it	eq
 8007822:	68f5      	ldreq	r5, [r6, #12]
 8007824:	e7da      	b.n	80077dc <_vfiprintf_r+0x20>
 8007826:	89ab      	ldrh	r3, [r5, #12]
 8007828:	0598      	lsls	r0, r3, #22
 800782a:	d4ed      	bmi.n	8007808 <_vfiprintf_r+0x4c>
 800782c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800782e:	f000 fb84 	bl	8007f3a <__retarget_lock_release_recursive>
 8007832:	e7e9      	b.n	8007808 <_vfiprintf_r+0x4c>
 8007834:	2300      	movs	r3, #0
 8007836:	9309      	str	r3, [sp, #36]	; 0x24
 8007838:	2320      	movs	r3, #32
 800783a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800783e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007842:	2330      	movs	r3, #48	; 0x30
 8007844:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007a08 <_vfiprintf_r+0x24c>
 8007848:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800784c:	f04f 0901 	mov.w	r9, #1
 8007850:	4623      	mov	r3, r4
 8007852:	469a      	mov	sl, r3
 8007854:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007858:	b10a      	cbz	r2, 800785e <_vfiprintf_r+0xa2>
 800785a:	2a25      	cmp	r2, #37	; 0x25
 800785c:	d1f9      	bne.n	8007852 <_vfiprintf_r+0x96>
 800785e:	ebba 0b04 	subs.w	fp, sl, r4
 8007862:	d00b      	beq.n	800787c <_vfiprintf_r+0xc0>
 8007864:	465b      	mov	r3, fp
 8007866:	4622      	mov	r2, r4
 8007868:	4629      	mov	r1, r5
 800786a:	4630      	mov	r0, r6
 800786c:	f7ff ff94 	bl	8007798 <__sfputs_r>
 8007870:	3001      	adds	r0, #1
 8007872:	f000 80aa 	beq.w	80079ca <_vfiprintf_r+0x20e>
 8007876:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007878:	445a      	add	r2, fp
 800787a:	9209      	str	r2, [sp, #36]	; 0x24
 800787c:	f89a 3000 	ldrb.w	r3, [sl]
 8007880:	2b00      	cmp	r3, #0
 8007882:	f000 80a2 	beq.w	80079ca <_vfiprintf_r+0x20e>
 8007886:	2300      	movs	r3, #0
 8007888:	f04f 32ff 	mov.w	r2, #4294967295
 800788c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007890:	f10a 0a01 	add.w	sl, sl, #1
 8007894:	9304      	str	r3, [sp, #16]
 8007896:	9307      	str	r3, [sp, #28]
 8007898:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800789c:	931a      	str	r3, [sp, #104]	; 0x68
 800789e:	4654      	mov	r4, sl
 80078a0:	2205      	movs	r2, #5
 80078a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078a6:	4858      	ldr	r0, [pc, #352]	; (8007a08 <_vfiprintf_r+0x24c>)
 80078a8:	f7f8 fcba 	bl	8000220 <memchr>
 80078ac:	9a04      	ldr	r2, [sp, #16]
 80078ae:	b9d8      	cbnz	r0, 80078e8 <_vfiprintf_r+0x12c>
 80078b0:	06d1      	lsls	r1, r2, #27
 80078b2:	bf44      	itt	mi
 80078b4:	2320      	movmi	r3, #32
 80078b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078ba:	0713      	lsls	r3, r2, #28
 80078bc:	bf44      	itt	mi
 80078be:	232b      	movmi	r3, #43	; 0x2b
 80078c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078c4:	f89a 3000 	ldrb.w	r3, [sl]
 80078c8:	2b2a      	cmp	r3, #42	; 0x2a
 80078ca:	d015      	beq.n	80078f8 <_vfiprintf_r+0x13c>
 80078cc:	9a07      	ldr	r2, [sp, #28]
 80078ce:	4654      	mov	r4, sl
 80078d0:	2000      	movs	r0, #0
 80078d2:	f04f 0c0a 	mov.w	ip, #10
 80078d6:	4621      	mov	r1, r4
 80078d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078dc:	3b30      	subs	r3, #48	; 0x30
 80078de:	2b09      	cmp	r3, #9
 80078e0:	d94e      	bls.n	8007980 <_vfiprintf_r+0x1c4>
 80078e2:	b1b0      	cbz	r0, 8007912 <_vfiprintf_r+0x156>
 80078e4:	9207      	str	r2, [sp, #28]
 80078e6:	e014      	b.n	8007912 <_vfiprintf_r+0x156>
 80078e8:	eba0 0308 	sub.w	r3, r0, r8
 80078ec:	fa09 f303 	lsl.w	r3, r9, r3
 80078f0:	4313      	orrs	r3, r2
 80078f2:	9304      	str	r3, [sp, #16]
 80078f4:	46a2      	mov	sl, r4
 80078f6:	e7d2      	b.n	800789e <_vfiprintf_r+0xe2>
 80078f8:	9b03      	ldr	r3, [sp, #12]
 80078fa:	1d19      	adds	r1, r3, #4
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	9103      	str	r1, [sp, #12]
 8007900:	2b00      	cmp	r3, #0
 8007902:	bfbb      	ittet	lt
 8007904:	425b      	neglt	r3, r3
 8007906:	f042 0202 	orrlt.w	r2, r2, #2
 800790a:	9307      	strge	r3, [sp, #28]
 800790c:	9307      	strlt	r3, [sp, #28]
 800790e:	bfb8      	it	lt
 8007910:	9204      	strlt	r2, [sp, #16]
 8007912:	7823      	ldrb	r3, [r4, #0]
 8007914:	2b2e      	cmp	r3, #46	; 0x2e
 8007916:	d10c      	bne.n	8007932 <_vfiprintf_r+0x176>
 8007918:	7863      	ldrb	r3, [r4, #1]
 800791a:	2b2a      	cmp	r3, #42	; 0x2a
 800791c:	d135      	bne.n	800798a <_vfiprintf_r+0x1ce>
 800791e:	9b03      	ldr	r3, [sp, #12]
 8007920:	1d1a      	adds	r2, r3, #4
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	9203      	str	r2, [sp, #12]
 8007926:	2b00      	cmp	r3, #0
 8007928:	bfb8      	it	lt
 800792a:	f04f 33ff 	movlt.w	r3, #4294967295
 800792e:	3402      	adds	r4, #2
 8007930:	9305      	str	r3, [sp, #20]
 8007932:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007a18 <_vfiprintf_r+0x25c>
 8007936:	7821      	ldrb	r1, [r4, #0]
 8007938:	2203      	movs	r2, #3
 800793a:	4650      	mov	r0, sl
 800793c:	f7f8 fc70 	bl	8000220 <memchr>
 8007940:	b140      	cbz	r0, 8007954 <_vfiprintf_r+0x198>
 8007942:	2340      	movs	r3, #64	; 0x40
 8007944:	eba0 000a 	sub.w	r0, r0, sl
 8007948:	fa03 f000 	lsl.w	r0, r3, r0
 800794c:	9b04      	ldr	r3, [sp, #16]
 800794e:	4303      	orrs	r3, r0
 8007950:	3401      	adds	r4, #1
 8007952:	9304      	str	r3, [sp, #16]
 8007954:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007958:	482c      	ldr	r0, [pc, #176]	; (8007a0c <_vfiprintf_r+0x250>)
 800795a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800795e:	2206      	movs	r2, #6
 8007960:	f7f8 fc5e 	bl	8000220 <memchr>
 8007964:	2800      	cmp	r0, #0
 8007966:	d03f      	beq.n	80079e8 <_vfiprintf_r+0x22c>
 8007968:	4b29      	ldr	r3, [pc, #164]	; (8007a10 <_vfiprintf_r+0x254>)
 800796a:	bb1b      	cbnz	r3, 80079b4 <_vfiprintf_r+0x1f8>
 800796c:	9b03      	ldr	r3, [sp, #12]
 800796e:	3307      	adds	r3, #7
 8007970:	f023 0307 	bic.w	r3, r3, #7
 8007974:	3308      	adds	r3, #8
 8007976:	9303      	str	r3, [sp, #12]
 8007978:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800797a:	443b      	add	r3, r7
 800797c:	9309      	str	r3, [sp, #36]	; 0x24
 800797e:	e767      	b.n	8007850 <_vfiprintf_r+0x94>
 8007980:	fb0c 3202 	mla	r2, ip, r2, r3
 8007984:	460c      	mov	r4, r1
 8007986:	2001      	movs	r0, #1
 8007988:	e7a5      	b.n	80078d6 <_vfiprintf_r+0x11a>
 800798a:	2300      	movs	r3, #0
 800798c:	3401      	adds	r4, #1
 800798e:	9305      	str	r3, [sp, #20]
 8007990:	4619      	mov	r1, r3
 8007992:	f04f 0c0a 	mov.w	ip, #10
 8007996:	4620      	mov	r0, r4
 8007998:	f810 2b01 	ldrb.w	r2, [r0], #1
 800799c:	3a30      	subs	r2, #48	; 0x30
 800799e:	2a09      	cmp	r2, #9
 80079a0:	d903      	bls.n	80079aa <_vfiprintf_r+0x1ee>
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d0c5      	beq.n	8007932 <_vfiprintf_r+0x176>
 80079a6:	9105      	str	r1, [sp, #20]
 80079a8:	e7c3      	b.n	8007932 <_vfiprintf_r+0x176>
 80079aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80079ae:	4604      	mov	r4, r0
 80079b0:	2301      	movs	r3, #1
 80079b2:	e7f0      	b.n	8007996 <_vfiprintf_r+0x1da>
 80079b4:	ab03      	add	r3, sp, #12
 80079b6:	9300      	str	r3, [sp, #0]
 80079b8:	462a      	mov	r2, r5
 80079ba:	4b16      	ldr	r3, [pc, #88]	; (8007a14 <_vfiprintf_r+0x258>)
 80079bc:	a904      	add	r1, sp, #16
 80079be:	4630      	mov	r0, r6
 80079c0:	f7fd fd4a 	bl	8005458 <_printf_float>
 80079c4:	4607      	mov	r7, r0
 80079c6:	1c78      	adds	r0, r7, #1
 80079c8:	d1d6      	bne.n	8007978 <_vfiprintf_r+0x1bc>
 80079ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80079cc:	07d9      	lsls	r1, r3, #31
 80079ce:	d405      	bmi.n	80079dc <_vfiprintf_r+0x220>
 80079d0:	89ab      	ldrh	r3, [r5, #12]
 80079d2:	059a      	lsls	r2, r3, #22
 80079d4:	d402      	bmi.n	80079dc <_vfiprintf_r+0x220>
 80079d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80079d8:	f000 faaf 	bl	8007f3a <__retarget_lock_release_recursive>
 80079dc:	89ab      	ldrh	r3, [r5, #12]
 80079de:	065b      	lsls	r3, r3, #25
 80079e0:	f53f af12 	bmi.w	8007808 <_vfiprintf_r+0x4c>
 80079e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80079e6:	e711      	b.n	800780c <_vfiprintf_r+0x50>
 80079e8:	ab03      	add	r3, sp, #12
 80079ea:	9300      	str	r3, [sp, #0]
 80079ec:	462a      	mov	r2, r5
 80079ee:	4b09      	ldr	r3, [pc, #36]	; (8007a14 <_vfiprintf_r+0x258>)
 80079f0:	a904      	add	r1, sp, #16
 80079f2:	4630      	mov	r0, r6
 80079f4:	f7fd ffd4 	bl	80059a0 <_printf_i>
 80079f8:	e7e4      	b.n	80079c4 <_vfiprintf_r+0x208>
 80079fa:	bf00      	nop
 80079fc:	0800865c 	.word	0x0800865c
 8007a00:	0800867c 	.word	0x0800867c
 8007a04:	0800863c 	.word	0x0800863c
 8007a08:	080085e4 	.word	0x080085e4
 8007a0c:	080085ee 	.word	0x080085ee
 8007a10:	08005459 	.word	0x08005459
 8007a14:	08007799 	.word	0x08007799
 8007a18:	080085ea 	.word	0x080085ea

08007a1c <__swbuf_r>:
 8007a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a1e:	460e      	mov	r6, r1
 8007a20:	4614      	mov	r4, r2
 8007a22:	4605      	mov	r5, r0
 8007a24:	b118      	cbz	r0, 8007a2e <__swbuf_r+0x12>
 8007a26:	6983      	ldr	r3, [r0, #24]
 8007a28:	b90b      	cbnz	r3, 8007a2e <__swbuf_r+0x12>
 8007a2a:	f000 f9e7 	bl	8007dfc <__sinit>
 8007a2e:	4b21      	ldr	r3, [pc, #132]	; (8007ab4 <__swbuf_r+0x98>)
 8007a30:	429c      	cmp	r4, r3
 8007a32:	d12b      	bne.n	8007a8c <__swbuf_r+0x70>
 8007a34:	686c      	ldr	r4, [r5, #4]
 8007a36:	69a3      	ldr	r3, [r4, #24]
 8007a38:	60a3      	str	r3, [r4, #8]
 8007a3a:	89a3      	ldrh	r3, [r4, #12]
 8007a3c:	071a      	lsls	r2, r3, #28
 8007a3e:	d52f      	bpl.n	8007aa0 <__swbuf_r+0x84>
 8007a40:	6923      	ldr	r3, [r4, #16]
 8007a42:	b36b      	cbz	r3, 8007aa0 <__swbuf_r+0x84>
 8007a44:	6923      	ldr	r3, [r4, #16]
 8007a46:	6820      	ldr	r0, [r4, #0]
 8007a48:	1ac0      	subs	r0, r0, r3
 8007a4a:	6963      	ldr	r3, [r4, #20]
 8007a4c:	b2f6      	uxtb	r6, r6
 8007a4e:	4283      	cmp	r3, r0
 8007a50:	4637      	mov	r7, r6
 8007a52:	dc04      	bgt.n	8007a5e <__swbuf_r+0x42>
 8007a54:	4621      	mov	r1, r4
 8007a56:	4628      	mov	r0, r5
 8007a58:	f000 f93c 	bl	8007cd4 <_fflush_r>
 8007a5c:	bb30      	cbnz	r0, 8007aac <__swbuf_r+0x90>
 8007a5e:	68a3      	ldr	r3, [r4, #8]
 8007a60:	3b01      	subs	r3, #1
 8007a62:	60a3      	str	r3, [r4, #8]
 8007a64:	6823      	ldr	r3, [r4, #0]
 8007a66:	1c5a      	adds	r2, r3, #1
 8007a68:	6022      	str	r2, [r4, #0]
 8007a6a:	701e      	strb	r6, [r3, #0]
 8007a6c:	6963      	ldr	r3, [r4, #20]
 8007a6e:	3001      	adds	r0, #1
 8007a70:	4283      	cmp	r3, r0
 8007a72:	d004      	beq.n	8007a7e <__swbuf_r+0x62>
 8007a74:	89a3      	ldrh	r3, [r4, #12]
 8007a76:	07db      	lsls	r3, r3, #31
 8007a78:	d506      	bpl.n	8007a88 <__swbuf_r+0x6c>
 8007a7a:	2e0a      	cmp	r6, #10
 8007a7c:	d104      	bne.n	8007a88 <__swbuf_r+0x6c>
 8007a7e:	4621      	mov	r1, r4
 8007a80:	4628      	mov	r0, r5
 8007a82:	f000 f927 	bl	8007cd4 <_fflush_r>
 8007a86:	b988      	cbnz	r0, 8007aac <__swbuf_r+0x90>
 8007a88:	4638      	mov	r0, r7
 8007a8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a8c:	4b0a      	ldr	r3, [pc, #40]	; (8007ab8 <__swbuf_r+0x9c>)
 8007a8e:	429c      	cmp	r4, r3
 8007a90:	d101      	bne.n	8007a96 <__swbuf_r+0x7a>
 8007a92:	68ac      	ldr	r4, [r5, #8]
 8007a94:	e7cf      	b.n	8007a36 <__swbuf_r+0x1a>
 8007a96:	4b09      	ldr	r3, [pc, #36]	; (8007abc <__swbuf_r+0xa0>)
 8007a98:	429c      	cmp	r4, r3
 8007a9a:	bf08      	it	eq
 8007a9c:	68ec      	ldreq	r4, [r5, #12]
 8007a9e:	e7ca      	b.n	8007a36 <__swbuf_r+0x1a>
 8007aa0:	4621      	mov	r1, r4
 8007aa2:	4628      	mov	r0, r5
 8007aa4:	f000 f81a 	bl	8007adc <__swsetup_r>
 8007aa8:	2800      	cmp	r0, #0
 8007aaa:	d0cb      	beq.n	8007a44 <__swbuf_r+0x28>
 8007aac:	f04f 37ff 	mov.w	r7, #4294967295
 8007ab0:	e7ea      	b.n	8007a88 <__swbuf_r+0x6c>
 8007ab2:	bf00      	nop
 8007ab4:	0800865c 	.word	0x0800865c
 8007ab8:	0800867c 	.word	0x0800867c
 8007abc:	0800863c 	.word	0x0800863c

08007ac0 <__ascii_wctomb>:
 8007ac0:	b149      	cbz	r1, 8007ad6 <__ascii_wctomb+0x16>
 8007ac2:	2aff      	cmp	r2, #255	; 0xff
 8007ac4:	bf85      	ittet	hi
 8007ac6:	238a      	movhi	r3, #138	; 0x8a
 8007ac8:	6003      	strhi	r3, [r0, #0]
 8007aca:	700a      	strbls	r2, [r1, #0]
 8007acc:	f04f 30ff 	movhi.w	r0, #4294967295
 8007ad0:	bf98      	it	ls
 8007ad2:	2001      	movls	r0, #1
 8007ad4:	4770      	bx	lr
 8007ad6:	4608      	mov	r0, r1
 8007ad8:	4770      	bx	lr
	...

08007adc <__swsetup_r>:
 8007adc:	4b32      	ldr	r3, [pc, #200]	; (8007ba8 <__swsetup_r+0xcc>)
 8007ade:	b570      	push	{r4, r5, r6, lr}
 8007ae0:	681d      	ldr	r5, [r3, #0]
 8007ae2:	4606      	mov	r6, r0
 8007ae4:	460c      	mov	r4, r1
 8007ae6:	b125      	cbz	r5, 8007af2 <__swsetup_r+0x16>
 8007ae8:	69ab      	ldr	r3, [r5, #24]
 8007aea:	b913      	cbnz	r3, 8007af2 <__swsetup_r+0x16>
 8007aec:	4628      	mov	r0, r5
 8007aee:	f000 f985 	bl	8007dfc <__sinit>
 8007af2:	4b2e      	ldr	r3, [pc, #184]	; (8007bac <__swsetup_r+0xd0>)
 8007af4:	429c      	cmp	r4, r3
 8007af6:	d10f      	bne.n	8007b18 <__swsetup_r+0x3c>
 8007af8:	686c      	ldr	r4, [r5, #4]
 8007afa:	89a3      	ldrh	r3, [r4, #12]
 8007afc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b00:	0719      	lsls	r1, r3, #28
 8007b02:	d42c      	bmi.n	8007b5e <__swsetup_r+0x82>
 8007b04:	06dd      	lsls	r5, r3, #27
 8007b06:	d411      	bmi.n	8007b2c <__swsetup_r+0x50>
 8007b08:	2309      	movs	r3, #9
 8007b0a:	6033      	str	r3, [r6, #0]
 8007b0c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007b10:	81a3      	strh	r3, [r4, #12]
 8007b12:	f04f 30ff 	mov.w	r0, #4294967295
 8007b16:	e03e      	b.n	8007b96 <__swsetup_r+0xba>
 8007b18:	4b25      	ldr	r3, [pc, #148]	; (8007bb0 <__swsetup_r+0xd4>)
 8007b1a:	429c      	cmp	r4, r3
 8007b1c:	d101      	bne.n	8007b22 <__swsetup_r+0x46>
 8007b1e:	68ac      	ldr	r4, [r5, #8]
 8007b20:	e7eb      	b.n	8007afa <__swsetup_r+0x1e>
 8007b22:	4b24      	ldr	r3, [pc, #144]	; (8007bb4 <__swsetup_r+0xd8>)
 8007b24:	429c      	cmp	r4, r3
 8007b26:	bf08      	it	eq
 8007b28:	68ec      	ldreq	r4, [r5, #12]
 8007b2a:	e7e6      	b.n	8007afa <__swsetup_r+0x1e>
 8007b2c:	0758      	lsls	r0, r3, #29
 8007b2e:	d512      	bpl.n	8007b56 <__swsetup_r+0x7a>
 8007b30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b32:	b141      	cbz	r1, 8007b46 <__swsetup_r+0x6a>
 8007b34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b38:	4299      	cmp	r1, r3
 8007b3a:	d002      	beq.n	8007b42 <__swsetup_r+0x66>
 8007b3c:	4630      	mov	r0, r6
 8007b3e:	f7ff fb31 	bl	80071a4 <_free_r>
 8007b42:	2300      	movs	r3, #0
 8007b44:	6363      	str	r3, [r4, #52]	; 0x34
 8007b46:	89a3      	ldrh	r3, [r4, #12]
 8007b48:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007b4c:	81a3      	strh	r3, [r4, #12]
 8007b4e:	2300      	movs	r3, #0
 8007b50:	6063      	str	r3, [r4, #4]
 8007b52:	6923      	ldr	r3, [r4, #16]
 8007b54:	6023      	str	r3, [r4, #0]
 8007b56:	89a3      	ldrh	r3, [r4, #12]
 8007b58:	f043 0308 	orr.w	r3, r3, #8
 8007b5c:	81a3      	strh	r3, [r4, #12]
 8007b5e:	6923      	ldr	r3, [r4, #16]
 8007b60:	b94b      	cbnz	r3, 8007b76 <__swsetup_r+0x9a>
 8007b62:	89a3      	ldrh	r3, [r4, #12]
 8007b64:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007b68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b6c:	d003      	beq.n	8007b76 <__swsetup_r+0x9a>
 8007b6e:	4621      	mov	r1, r4
 8007b70:	4630      	mov	r0, r6
 8007b72:	f000 fa09 	bl	8007f88 <__smakebuf_r>
 8007b76:	89a0      	ldrh	r0, [r4, #12]
 8007b78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b7c:	f010 0301 	ands.w	r3, r0, #1
 8007b80:	d00a      	beq.n	8007b98 <__swsetup_r+0xbc>
 8007b82:	2300      	movs	r3, #0
 8007b84:	60a3      	str	r3, [r4, #8]
 8007b86:	6963      	ldr	r3, [r4, #20]
 8007b88:	425b      	negs	r3, r3
 8007b8a:	61a3      	str	r3, [r4, #24]
 8007b8c:	6923      	ldr	r3, [r4, #16]
 8007b8e:	b943      	cbnz	r3, 8007ba2 <__swsetup_r+0xc6>
 8007b90:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007b94:	d1ba      	bne.n	8007b0c <__swsetup_r+0x30>
 8007b96:	bd70      	pop	{r4, r5, r6, pc}
 8007b98:	0781      	lsls	r1, r0, #30
 8007b9a:	bf58      	it	pl
 8007b9c:	6963      	ldrpl	r3, [r4, #20]
 8007b9e:	60a3      	str	r3, [r4, #8]
 8007ba0:	e7f4      	b.n	8007b8c <__swsetup_r+0xb0>
 8007ba2:	2000      	movs	r0, #0
 8007ba4:	e7f7      	b.n	8007b96 <__swsetup_r+0xba>
 8007ba6:	bf00      	nop
 8007ba8:	2000001c 	.word	0x2000001c
 8007bac:	0800865c 	.word	0x0800865c
 8007bb0:	0800867c 	.word	0x0800867c
 8007bb4:	0800863c 	.word	0x0800863c

08007bb8 <abort>:
 8007bb8:	b508      	push	{r3, lr}
 8007bba:	2006      	movs	r0, #6
 8007bbc:	f000 fa54 	bl	8008068 <raise>
 8007bc0:	2001      	movs	r0, #1
 8007bc2:	f7fa fa3b 	bl	800203c <_exit>
	...

08007bc8 <__sflush_r>:
 8007bc8:	898a      	ldrh	r2, [r1, #12]
 8007bca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bce:	4605      	mov	r5, r0
 8007bd0:	0710      	lsls	r0, r2, #28
 8007bd2:	460c      	mov	r4, r1
 8007bd4:	d458      	bmi.n	8007c88 <__sflush_r+0xc0>
 8007bd6:	684b      	ldr	r3, [r1, #4]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	dc05      	bgt.n	8007be8 <__sflush_r+0x20>
 8007bdc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	dc02      	bgt.n	8007be8 <__sflush_r+0x20>
 8007be2:	2000      	movs	r0, #0
 8007be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007be8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007bea:	2e00      	cmp	r6, #0
 8007bec:	d0f9      	beq.n	8007be2 <__sflush_r+0x1a>
 8007bee:	2300      	movs	r3, #0
 8007bf0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007bf4:	682f      	ldr	r7, [r5, #0]
 8007bf6:	602b      	str	r3, [r5, #0]
 8007bf8:	d032      	beq.n	8007c60 <__sflush_r+0x98>
 8007bfa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007bfc:	89a3      	ldrh	r3, [r4, #12]
 8007bfe:	075a      	lsls	r2, r3, #29
 8007c00:	d505      	bpl.n	8007c0e <__sflush_r+0x46>
 8007c02:	6863      	ldr	r3, [r4, #4]
 8007c04:	1ac0      	subs	r0, r0, r3
 8007c06:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c08:	b10b      	cbz	r3, 8007c0e <__sflush_r+0x46>
 8007c0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c0c:	1ac0      	subs	r0, r0, r3
 8007c0e:	2300      	movs	r3, #0
 8007c10:	4602      	mov	r2, r0
 8007c12:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c14:	6a21      	ldr	r1, [r4, #32]
 8007c16:	4628      	mov	r0, r5
 8007c18:	47b0      	blx	r6
 8007c1a:	1c43      	adds	r3, r0, #1
 8007c1c:	89a3      	ldrh	r3, [r4, #12]
 8007c1e:	d106      	bne.n	8007c2e <__sflush_r+0x66>
 8007c20:	6829      	ldr	r1, [r5, #0]
 8007c22:	291d      	cmp	r1, #29
 8007c24:	d82c      	bhi.n	8007c80 <__sflush_r+0xb8>
 8007c26:	4a2a      	ldr	r2, [pc, #168]	; (8007cd0 <__sflush_r+0x108>)
 8007c28:	40ca      	lsrs	r2, r1
 8007c2a:	07d6      	lsls	r6, r2, #31
 8007c2c:	d528      	bpl.n	8007c80 <__sflush_r+0xb8>
 8007c2e:	2200      	movs	r2, #0
 8007c30:	6062      	str	r2, [r4, #4]
 8007c32:	04d9      	lsls	r1, r3, #19
 8007c34:	6922      	ldr	r2, [r4, #16]
 8007c36:	6022      	str	r2, [r4, #0]
 8007c38:	d504      	bpl.n	8007c44 <__sflush_r+0x7c>
 8007c3a:	1c42      	adds	r2, r0, #1
 8007c3c:	d101      	bne.n	8007c42 <__sflush_r+0x7a>
 8007c3e:	682b      	ldr	r3, [r5, #0]
 8007c40:	b903      	cbnz	r3, 8007c44 <__sflush_r+0x7c>
 8007c42:	6560      	str	r0, [r4, #84]	; 0x54
 8007c44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c46:	602f      	str	r7, [r5, #0]
 8007c48:	2900      	cmp	r1, #0
 8007c4a:	d0ca      	beq.n	8007be2 <__sflush_r+0x1a>
 8007c4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c50:	4299      	cmp	r1, r3
 8007c52:	d002      	beq.n	8007c5a <__sflush_r+0x92>
 8007c54:	4628      	mov	r0, r5
 8007c56:	f7ff faa5 	bl	80071a4 <_free_r>
 8007c5a:	2000      	movs	r0, #0
 8007c5c:	6360      	str	r0, [r4, #52]	; 0x34
 8007c5e:	e7c1      	b.n	8007be4 <__sflush_r+0x1c>
 8007c60:	6a21      	ldr	r1, [r4, #32]
 8007c62:	2301      	movs	r3, #1
 8007c64:	4628      	mov	r0, r5
 8007c66:	47b0      	blx	r6
 8007c68:	1c41      	adds	r1, r0, #1
 8007c6a:	d1c7      	bne.n	8007bfc <__sflush_r+0x34>
 8007c6c:	682b      	ldr	r3, [r5, #0]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d0c4      	beq.n	8007bfc <__sflush_r+0x34>
 8007c72:	2b1d      	cmp	r3, #29
 8007c74:	d001      	beq.n	8007c7a <__sflush_r+0xb2>
 8007c76:	2b16      	cmp	r3, #22
 8007c78:	d101      	bne.n	8007c7e <__sflush_r+0xb6>
 8007c7a:	602f      	str	r7, [r5, #0]
 8007c7c:	e7b1      	b.n	8007be2 <__sflush_r+0x1a>
 8007c7e:	89a3      	ldrh	r3, [r4, #12]
 8007c80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c84:	81a3      	strh	r3, [r4, #12]
 8007c86:	e7ad      	b.n	8007be4 <__sflush_r+0x1c>
 8007c88:	690f      	ldr	r7, [r1, #16]
 8007c8a:	2f00      	cmp	r7, #0
 8007c8c:	d0a9      	beq.n	8007be2 <__sflush_r+0x1a>
 8007c8e:	0793      	lsls	r3, r2, #30
 8007c90:	680e      	ldr	r6, [r1, #0]
 8007c92:	bf08      	it	eq
 8007c94:	694b      	ldreq	r3, [r1, #20]
 8007c96:	600f      	str	r7, [r1, #0]
 8007c98:	bf18      	it	ne
 8007c9a:	2300      	movne	r3, #0
 8007c9c:	eba6 0807 	sub.w	r8, r6, r7
 8007ca0:	608b      	str	r3, [r1, #8]
 8007ca2:	f1b8 0f00 	cmp.w	r8, #0
 8007ca6:	dd9c      	ble.n	8007be2 <__sflush_r+0x1a>
 8007ca8:	6a21      	ldr	r1, [r4, #32]
 8007caa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007cac:	4643      	mov	r3, r8
 8007cae:	463a      	mov	r2, r7
 8007cb0:	4628      	mov	r0, r5
 8007cb2:	47b0      	blx	r6
 8007cb4:	2800      	cmp	r0, #0
 8007cb6:	dc06      	bgt.n	8007cc6 <__sflush_r+0xfe>
 8007cb8:	89a3      	ldrh	r3, [r4, #12]
 8007cba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cbe:	81a3      	strh	r3, [r4, #12]
 8007cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8007cc4:	e78e      	b.n	8007be4 <__sflush_r+0x1c>
 8007cc6:	4407      	add	r7, r0
 8007cc8:	eba8 0800 	sub.w	r8, r8, r0
 8007ccc:	e7e9      	b.n	8007ca2 <__sflush_r+0xda>
 8007cce:	bf00      	nop
 8007cd0:	20400001 	.word	0x20400001

08007cd4 <_fflush_r>:
 8007cd4:	b538      	push	{r3, r4, r5, lr}
 8007cd6:	690b      	ldr	r3, [r1, #16]
 8007cd8:	4605      	mov	r5, r0
 8007cda:	460c      	mov	r4, r1
 8007cdc:	b913      	cbnz	r3, 8007ce4 <_fflush_r+0x10>
 8007cde:	2500      	movs	r5, #0
 8007ce0:	4628      	mov	r0, r5
 8007ce2:	bd38      	pop	{r3, r4, r5, pc}
 8007ce4:	b118      	cbz	r0, 8007cee <_fflush_r+0x1a>
 8007ce6:	6983      	ldr	r3, [r0, #24]
 8007ce8:	b90b      	cbnz	r3, 8007cee <_fflush_r+0x1a>
 8007cea:	f000 f887 	bl	8007dfc <__sinit>
 8007cee:	4b14      	ldr	r3, [pc, #80]	; (8007d40 <_fflush_r+0x6c>)
 8007cf0:	429c      	cmp	r4, r3
 8007cf2:	d11b      	bne.n	8007d2c <_fflush_r+0x58>
 8007cf4:	686c      	ldr	r4, [r5, #4]
 8007cf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d0ef      	beq.n	8007cde <_fflush_r+0xa>
 8007cfe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d00:	07d0      	lsls	r0, r2, #31
 8007d02:	d404      	bmi.n	8007d0e <_fflush_r+0x3a>
 8007d04:	0599      	lsls	r1, r3, #22
 8007d06:	d402      	bmi.n	8007d0e <_fflush_r+0x3a>
 8007d08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d0a:	f000 f915 	bl	8007f38 <__retarget_lock_acquire_recursive>
 8007d0e:	4628      	mov	r0, r5
 8007d10:	4621      	mov	r1, r4
 8007d12:	f7ff ff59 	bl	8007bc8 <__sflush_r>
 8007d16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d18:	07da      	lsls	r2, r3, #31
 8007d1a:	4605      	mov	r5, r0
 8007d1c:	d4e0      	bmi.n	8007ce0 <_fflush_r+0xc>
 8007d1e:	89a3      	ldrh	r3, [r4, #12]
 8007d20:	059b      	lsls	r3, r3, #22
 8007d22:	d4dd      	bmi.n	8007ce0 <_fflush_r+0xc>
 8007d24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d26:	f000 f908 	bl	8007f3a <__retarget_lock_release_recursive>
 8007d2a:	e7d9      	b.n	8007ce0 <_fflush_r+0xc>
 8007d2c:	4b05      	ldr	r3, [pc, #20]	; (8007d44 <_fflush_r+0x70>)
 8007d2e:	429c      	cmp	r4, r3
 8007d30:	d101      	bne.n	8007d36 <_fflush_r+0x62>
 8007d32:	68ac      	ldr	r4, [r5, #8]
 8007d34:	e7df      	b.n	8007cf6 <_fflush_r+0x22>
 8007d36:	4b04      	ldr	r3, [pc, #16]	; (8007d48 <_fflush_r+0x74>)
 8007d38:	429c      	cmp	r4, r3
 8007d3a:	bf08      	it	eq
 8007d3c:	68ec      	ldreq	r4, [r5, #12]
 8007d3e:	e7da      	b.n	8007cf6 <_fflush_r+0x22>
 8007d40:	0800865c 	.word	0x0800865c
 8007d44:	0800867c 	.word	0x0800867c
 8007d48:	0800863c 	.word	0x0800863c

08007d4c <std>:
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	b510      	push	{r4, lr}
 8007d50:	4604      	mov	r4, r0
 8007d52:	e9c0 3300 	strd	r3, r3, [r0]
 8007d56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d5a:	6083      	str	r3, [r0, #8]
 8007d5c:	8181      	strh	r1, [r0, #12]
 8007d5e:	6643      	str	r3, [r0, #100]	; 0x64
 8007d60:	81c2      	strh	r2, [r0, #14]
 8007d62:	6183      	str	r3, [r0, #24]
 8007d64:	4619      	mov	r1, r3
 8007d66:	2208      	movs	r2, #8
 8007d68:	305c      	adds	r0, #92	; 0x5c
 8007d6a:	f7fd facd 	bl	8005308 <memset>
 8007d6e:	4b05      	ldr	r3, [pc, #20]	; (8007d84 <std+0x38>)
 8007d70:	6263      	str	r3, [r4, #36]	; 0x24
 8007d72:	4b05      	ldr	r3, [pc, #20]	; (8007d88 <std+0x3c>)
 8007d74:	62a3      	str	r3, [r4, #40]	; 0x28
 8007d76:	4b05      	ldr	r3, [pc, #20]	; (8007d8c <std+0x40>)
 8007d78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007d7a:	4b05      	ldr	r3, [pc, #20]	; (8007d90 <std+0x44>)
 8007d7c:	6224      	str	r4, [r4, #32]
 8007d7e:	6323      	str	r3, [r4, #48]	; 0x30
 8007d80:	bd10      	pop	{r4, pc}
 8007d82:	bf00      	nop
 8007d84:	080080a1 	.word	0x080080a1
 8007d88:	080080c3 	.word	0x080080c3
 8007d8c:	080080fb 	.word	0x080080fb
 8007d90:	0800811f 	.word	0x0800811f

08007d94 <_cleanup_r>:
 8007d94:	4901      	ldr	r1, [pc, #4]	; (8007d9c <_cleanup_r+0x8>)
 8007d96:	f000 b8af 	b.w	8007ef8 <_fwalk_reent>
 8007d9a:	bf00      	nop
 8007d9c:	08007cd5 	.word	0x08007cd5

08007da0 <__sfmoreglue>:
 8007da0:	b570      	push	{r4, r5, r6, lr}
 8007da2:	2268      	movs	r2, #104	; 0x68
 8007da4:	1e4d      	subs	r5, r1, #1
 8007da6:	4355      	muls	r5, r2
 8007da8:	460e      	mov	r6, r1
 8007daa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007dae:	f7ff fa65 	bl	800727c <_malloc_r>
 8007db2:	4604      	mov	r4, r0
 8007db4:	b140      	cbz	r0, 8007dc8 <__sfmoreglue+0x28>
 8007db6:	2100      	movs	r1, #0
 8007db8:	e9c0 1600 	strd	r1, r6, [r0]
 8007dbc:	300c      	adds	r0, #12
 8007dbe:	60a0      	str	r0, [r4, #8]
 8007dc0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007dc4:	f7fd faa0 	bl	8005308 <memset>
 8007dc8:	4620      	mov	r0, r4
 8007dca:	bd70      	pop	{r4, r5, r6, pc}

08007dcc <__sfp_lock_acquire>:
 8007dcc:	4801      	ldr	r0, [pc, #4]	; (8007dd4 <__sfp_lock_acquire+0x8>)
 8007dce:	f000 b8b3 	b.w	8007f38 <__retarget_lock_acquire_recursive>
 8007dd2:	bf00      	nop
 8007dd4:	200004d1 	.word	0x200004d1

08007dd8 <__sfp_lock_release>:
 8007dd8:	4801      	ldr	r0, [pc, #4]	; (8007de0 <__sfp_lock_release+0x8>)
 8007dda:	f000 b8ae 	b.w	8007f3a <__retarget_lock_release_recursive>
 8007dde:	bf00      	nop
 8007de0:	200004d1 	.word	0x200004d1

08007de4 <__sinit_lock_acquire>:
 8007de4:	4801      	ldr	r0, [pc, #4]	; (8007dec <__sinit_lock_acquire+0x8>)
 8007de6:	f000 b8a7 	b.w	8007f38 <__retarget_lock_acquire_recursive>
 8007dea:	bf00      	nop
 8007dec:	200004d2 	.word	0x200004d2

08007df0 <__sinit_lock_release>:
 8007df0:	4801      	ldr	r0, [pc, #4]	; (8007df8 <__sinit_lock_release+0x8>)
 8007df2:	f000 b8a2 	b.w	8007f3a <__retarget_lock_release_recursive>
 8007df6:	bf00      	nop
 8007df8:	200004d2 	.word	0x200004d2

08007dfc <__sinit>:
 8007dfc:	b510      	push	{r4, lr}
 8007dfe:	4604      	mov	r4, r0
 8007e00:	f7ff fff0 	bl	8007de4 <__sinit_lock_acquire>
 8007e04:	69a3      	ldr	r3, [r4, #24]
 8007e06:	b11b      	cbz	r3, 8007e10 <__sinit+0x14>
 8007e08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e0c:	f7ff bff0 	b.w	8007df0 <__sinit_lock_release>
 8007e10:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007e14:	6523      	str	r3, [r4, #80]	; 0x50
 8007e16:	4b13      	ldr	r3, [pc, #76]	; (8007e64 <__sinit+0x68>)
 8007e18:	4a13      	ldr	r2, [pc, #76]	; (8007e68 <__sinit+0x6c>)
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	62a2      	str	r2, [r4, #40]	; 0x28
 8007e1e:	42a3      	cmp	r3, r4
 8007e20:	bf04      	itt	eq
 8007e22:	2301      	moveq	r3, #1
 8007e24:	61a3      	streq	r3, [r4, #24]
 8007e26:	4620      	mov	r0, r4
 8007e28:	f000 f820 	bl	8007e6c <__sfp>
 8007e2c:	6060      	str	r0, [r4, #4]
 8007e2e:	4620      	mov	r0, r4
 8007e30:	f000 f81c 	bl	8007e6c <__sfp>
 8007e34:	60a0      	str	r0, [r4, #8]
 8007e36:	4620      	mov	r0, r4
 8007e38:	f000 f818 	bl	8007e6c <__sfp>
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	60e0      	str	r0, [r4, #12]
 8007e40:	2104      	movs	r1, #4
 8007e42:	6860      	ldr	r0, [r4, #4]
 8007e44:	f7ff ff82 	bl	8007d4c <std>
 8007e48:	68a0      	ldr	r0, [r4, #8]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	2109      	movs	r1, #9
 8007e4e:	f7ff ff7d 	bl	8007d4c <std>
 8007e52:	68e0      	ldr	r0, [r4, #12]
 8007e54:	2202      	movs	r2, #2
 8007e56:	2112      	movs	r1, #18
 8007e58:	f7ff ff78 	bl	8007d4c <std>
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	61a3      	str	r3, [r4, #24]
 8007e60:	e7d2      	b.n	8007e08 <__sinit+0xc>
 8007e62:	bf00      	nop
 8007e64:	080082c0 	.word	0x080082c0
 8007e68:	08007d95 	.word	0x08007d95

08007e6c <__sfp>:
 8007e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6e:	4607      	mov	r7, r0
 8007e70:	f7ff ffac 	bl	8007dcc <__sfp_lock_acquire>
 8007e74:	4b1e      	ldr	r3, [pc, #120]	; (8007ef0 <__sfp+0x84>)
 8007e76:	681e      	ldr	r6, [r3, #0]
 8007e78:	69b3      	ldr	r3, [r6, #24]
 8007e7a:	b913      	cbnz	r3, 8007e82 <__sfp+0x16>
 8007e7c:	4630      	mov	r0, r6
 8007e7e:	f7ff ffbd 	bl	8007dfc <__sinit>
 8007e82:	3648      	adds	r6, #72	; 0x48
 8007e84:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007e88:	3b01      	subs	r3, #1
 8007e8a:	d503      	bpl.n	8007e94 <__sfp+0x28>
 8007e8c:	6833      	ldr	r3, [r6, #0]
 8007e8e:	b30b      	cbz	r3, 8007ed4 <__sfp+0x68>
 8007e90:	6836      	ldr	r6, [r6, #0]
 8007e92:	e7f7      	b.n	8007e84 <__sfp+0x18>
 8007e94:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007e98:	b9d5      	cbnz	r5, 8007ed0 <__sfp+0x64>
 8007e9a:	4b16      	ldr	r3, [pc, #88]	; (8007ef4 <__sfp+0x88>)
 8007e9c:	60e3      	str	r3, [r4, #12]
 8007e9e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007ea2:	6665      	str	r5, [r4, #100]	; 0x64
 8007ea4:	f000 f847 	bl	8007f36 <__retarget_lock_init_recursive>
 8007ea8:	f7ff ff96 	bl	8007dd8 <__sfp_lock_release>
 8007eac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007eb0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007eb4:	6025      	str	r5, [r4, #0]
 8007eb6:	61a5      	str	r5, [r4, #24]
 8007eb8:	2208      	movs	r2, #8
 8007eba:	4629      	mov	r1, r5
 8007ebc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007ec0:	f7fd fa22 	bl	8005308 <memset>
 8007ec4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007ec8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007ecc:	4620      	mov	r0, r4
 8007ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ed0:	3468      	adds	r4, #104	; 0x68
 8007ed2:	e7d9      	b.n	8007e88 <__sfp+0x1c>
 8007ed4:	2104      	movs	r1, #4
 8007ed6:	4638      	mov	r0, r7
 8007ed8:	f7ff ff62 	bl	8007da0 <__sfmoreglue>
 8007edc:	4604      	mov	r4, r0
 8007ede:	6030      	str	r0, [r6, #0]
 8007ee0:	2800      	cmp	r0, #0
 8007ee2:	d1d5      	bne.n	8007e90 <__sfp+0x24>
 8007ee4:	f7ff ff78 	bl	8007dd8 <__sfp_lock_release>
 8007ee8:	230c      	movs	r3, #12
 8007eea:	603b      	str	r3, [r7, #0]
 8007eec:	e7ee      	b.n	8007ecc <__sfp+0x60>
 8007eee:	bf00      	nop
 8007ef0:	080082c0 	.word	0x080082c0
 8007ef4:	ffff0001 	.word	0xffff0001

08007ef8 <_fwalk_reent>:
 8007ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007efc:	4606      	mov	r6, r0
 8007efe:	4688      	mov	r8, r1
 8007f00:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f04:	2700      	movs	r7, #0
 8007f06:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f0a:	f1b9 0901 	subs.w	r9, r9, #1
 8007f0e:	d505      	bpl.n	8007f1c <_fwalk_reent+0x24>
 8007f10:	6824      	ldr	r4, [r4, #0]
 8007f12:	2c00      	cmp	r4, #0
 8007f14:	d1f7      	bne.n	8007f06 <_fwalk_reent+0xe>
 8007f16:	4638      	mov	r0, r7
 8007f18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f1c:	89ab      	ldrh	r3, [r5, #12]
 8007f1e:	2b01      	cmp	r3, #1
 8007f20:	d907      	bls.n	8007f32 <_fwalk_reent+0x3a>
 8007f22:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f26:	3301      	adds	r3, #1
 8007f28:	d003      	beq.n	8007f32 <_fwalk_reent+0x3a>
 8007f2a:	4629      	mov	r1, r5
 8007f2c:	4630      	mov	r0, r6
 8007f2e:	47c0      	blx	r8
 8007f30:	4307      	orrs	r7, r0
 8007f32:	3568      	adds	r5, #104	; 0x68
 8007f34:	e7e9      	b.n	8007f0a <_fwalk_reent+0x12>

08007f36 <__retarget_lock_init_recursive>:
 8007f36:	4770      	bx	lr

08007f38 <__retarget_lock_acquire_recursive>:
 8007f38:	4770      	bx	lr

08007f3a <__retarget_lock_release_recursive>:
 8007f3a:	4770      	bx	lr

08007f3c <__swhatbuf_r>:
 8007f3c:	b570      	push	{r4, r5, r6, lr}
 8007f3e:	460e      	mov	r6, r1
 8007f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f44:	2900      	cmp	r1, #0
 8007f46:	b096      	sub	sp, #88	; 0x58
 8007f48:	4614      	mov	r4, r2
 8007f4a:	461d      	mov	r5, r3
 8007f4c:	da08      	bge.n	8007f60 <__swhatbuf_r+0x24>
 8007f4e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007f52:	2200      	movs	r2, #0
 8007f54:	602a      	str	r2, [r5, #0]
 8007f56:	061a      	lsls	r2, r3, #24
 8007f58:	d410      	bmi.n	8007f7c <__swhatbuf_r+0x40>
 8007f5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f5e:	e00e      	b.n	8007f7e <__swhatbuf_r+0x42>
 8007f60:	466a      	mov	r2, sp
 8007f62:	f000 f903 	bl	800816c <_fstat_r>
 8007f66:	2800      	cmp	r0, #0
 8007f68:	dbf1      	blt.n	8007f4e <__swhatbuf_r+0x12>
 8007f6a:	9a01      	ldr	r2, [sp, #4]
 8007f6c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007f70:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007f74:	425a      	negs	r2, r3
 8007f76:	415a      	adcs	r2, r3
 8007f78:	602a      	str	r2, [r5, #0]
 8007f7a:	e7ee      	b.n	8007f5a <__swhatbuf_r+0x1e>
 8007f7c:	2340      	movs	r3, #64	; 0x40
 8007f7e:	2000      	movs	r0, #0
 8007f80:	6023      	str	r3, [r4, #0]
 8007f82:	b016      	add	sp, #88	; 0x58
 8007f84:	bd70      	pop	{r4, r5, r6, pc}
	...

08007f88 <__smakebuf_r>:
 8007f88:	898b      	ldrh	r3, [r1, #12]
 8007f8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007f8c:	079d      	lsls	r5, r3, #30
 8007f8e:	4606      	mov	r6, r0
 8007f90:	460c      	mov	r4, r1
 8007f92:	d507      	bpl.n	8007fa4 <__smakebuf_r+0x1c>
 8007f94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007f98:	6023      	str	r3, [r4, #0]
 8007f9a:	6123      	str	r3, [r4, #16]
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	6163      	str	r3, [r4, #20]
 8007fa0:	b002      	add	sp, #8
 8007fa2:	bd70      	pop	{r4, r5, r6, pc}
 8007fa4:	ab01      	add	r3, sp, #4
 8007fa6:	466a      	mov	r2, sp
 8007fa8:	f7ff ffc8 	bl	8007f3c <__swhatbuf_r>
 8007fac:	9900      	ldr	r1, [sp, #0]
 8007fae:	4605      	mov	r5, r0
 8007fb0:	4630      	mov	r0, r6
 8007fb2:	f7ff f963 	bl	800727c <_malloc_r>
 8007fb6:	b948      	cbnz	r0, 8007fcc <__smakebuf_r+0x44>
 8007fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fbc:	059a      	lsls	r2, r3, #22
 8007fbe:	d4ef      	bmi.n	8007fa0 <__smakebuf_r+0x18>
 8007fc0:	f023 0303 	bic.w	r3, r3, #3
 8007fc4:	f043 0302 	orr.w	r3, r3, #2
 8007fc8:	81a3      	strh	r3, [r4, #12]
 8007fca:	e7e3      	b.n	8007f94 <__smakebuf_r+0xc>
 8007fcc:	4b0d      	ldr	r3, [pc, #52]	; (8008004 <__smakebuf_r+0x7c>)
 8007fce:	62b3      	str	r3, [r6, #40]	; 0x28
 8007fd0:	89a3      	ldrh	r3, [r4, #12]
 8007fd2:	6020      	str	r0, [r4, #0]
 8007fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fd8:	81a3      	strh	r3, [r4, #12]
 8007fda:	9b00      	ldr	r3, [sp, #0]
 8007fdc:	6163      	str	r3, [r4, #20]
 8007fde:	9b01      	ldr	r3, [sp, #4]
 8007fe0:	6120      	str	r0, [r4, #16]
 8007fe2:	b15b      	cbz	r3, 8007ffc <__smakebuf_r+0x74>
 8007fe4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007fe8:	4630      	mov	r0, r6
 8007fea:	f000 f8d1 	bl	8008190 <_isatty_r>
 8007fee:	b128      	cbz	r0, 8007ffc <__smakebuf_r+0x74>
 8007ff0:	89a3      	ldrh	r3, [r4, #12]
 8007ff2:	f023 0303 	bic.w	r3, r3, #3
 8007ff6:	f043 0301 	orr.w	r3, r3, #1
 8007ffa:	81a3      	strh	r3, [r4, #12]
 8007ffc:	89a0      	ldrh	r0, [r4, #12]
 8007ffe:	4305      	orrs	r5, r0
 8008000:	81a5      	strh	r5, [r4, #12]
 8008002:	e7cd      	b.n	8007fa0 <__smakebuf_r+0x18>
 8008004:	08007d95 	.word	0x08007d95

08008008 <_malloc_usable_size_r>:
 8008008:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800800c:	1f18      	subs	r0, r3, #4
 800800e:	2b00      	cmp	r3, #0
 8008010:	bfbc      	itt	lt
 8008012:	580b      	ldrlt	r3, [r1, r0]
 8008014:	18c0      	addlt	r0, r0, r3
 8008016:	4770      	bx	lr

08008018 <_raise_r>:
 8008018:	291f      	cmp	r1, #31
 800801a:	b538      	push	{r3, r4, r5, lr}
 800801c:	4604      	mov	r4, r0
 800801e:	460d      	mov	r5, r1
 8008020:	d904      	bls.n	800802c <_raise_r+0x14>
 8008022:	2316      	movs	r3, #22
 8008024:	6003      	str	r3, [r0, #0]
 8008026:	f04f 30ff 	mov.w	r0, #4294967295
 800802a:	bd38      	pop	{r3, r4, r5, pc}
 800802c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800802e:	b112      	cbz	r2, 8008036 <_raise_r+0x1e>
 8008030:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008034:	b94b      	cbnz	r3, 800804a <_raise_r+0x32>
 8008036:	4620      	mov	r0, r4
 8008038:	f000 f830 	bl	800809c <_getpid_r>
 800803c:	462a      	mov	r2, r5
 800803e:	4601      	mov	r1, r0
 8008040:	4620      	mov	r0, r4
 8008042:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008046:	f000 b817 	b.w	8008078 <_kill_r>
 800804a:	2b01      	cmp	r3, #1
 800804c:	d00a      	beq.n	8008064 <_raise_r+0x4c>
 800804e:	1c59      	adds	r1, r3, #1
 8008050:	d103      	bne.n	800805a <_raise_r+0x42>
 8008052:	2316      	movs	r3, #22
 8008054:	6003      	str	r3, [r0, #0]
 8008056:	2001      	movs	r0, #1
 8008058:	e7e7      	b.n	800802a <_raise_r+0x12>
 800805a:	2400      	movs	r4, #0
 800805c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008060:	4628      	mov	r0, r5
 8008062:	4798      	blx	r3
 8008064:	2000      	movs	r0, #0
 8008066:	e7e0      	b.n	800802a <_raise_r+0x12>

08008068 <raise>:
 8008068:	4b02      	ldr	r3, [pc, #8]	; (8008074 <raise+0xc>)
 800806a:	4601      	mov	r1, r0
 800806c:	6818      	ldr	r0, [r3, #0]
 800806e:	f7ff bfd3 	b.w	8008018 <_raise_r>
 8008072:	bf00      	nop
 8008074:	2000001c 	.word	0x2000001c

08008078 <_kill_r>:
 8008078:	b538      	push	{r3, r4, r5, lr}
 800807a:	4d07      	ldr	r5, [pc, #28]	; (8008098 <_kill_r+0x20>)
 800807c:	2300      	movs	r3, #0
 800807e:	4604      	mov	r4, r0
 8008080:	4608      	mov	r0, r1
 8008082:	4611      	mov	r1, r2
 8008084:	602b      	str	r3, [r5, #0]
 8008086:	f7f9 ffc9 	bl	800201c <_kill>
 800808a:	1c43      	adds	r3, r0, #1
 800808c:	d102      	bne.n	8008094 <_kill_r+0x1c>
 800808e:	682b      	ldr	r3, [r5, #0]
 8008090:	b103      	cbz	r3, 8008094 <_kill_r+0x1c>
 8008092:	6023      	str	r3, [r4, #0]
 8008094:	bd38      	pop	{r3, r4, r5, pc}
 8008096:	bf00      	nop
 8008098:	200004cc 	.word	0x200004cc

0800809c <_getpid_r>:
 800809c:	f7f9 bfb6 	b.w	800200c <_getpid>

080080a0 <__sread>:
 80080a0:	b510      	push	{r4, lr}
 80080a2:	460c      	mov	r4, r1
 80080a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080a8:	f000 f894 	bl	80081d4 <_read_r>
 80080ac:	2800      	cmp	r0, #0
 80080ae:	bfab      	itete	ge
 80080b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80080b2:	89a3      	ldrhlt	r3, [r4, #12]
 80080b4:	181b      	addge	r3, r3, r0
 80080b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80080ba:	bfac      	ite	ge
 80080bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80080be:	81a3      	strhlt	r3, [r4, #12]
 80080c0:	bd10      	pop	{r4, pc}

080080c2 <__swrite>:
 80080c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080c6:	461f      	mov	r7, r3
 80080c8:	898b      	ldrh	r3, [r1, #12]
 80080ca:	05db      	lsls	r3, r3, #23
 80080cc:	4605      	mov	r5, r0
 80080ce:	460c      	mov	r4, r1
 80080d0:	4616      	mov	r6, r2
 80080d2:	d505      	bpl.n	80080e0 <__swrite+0x1e>
 80080d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080d8:	2302      	movs	r3, #2
 80080da:	2200      	movs	r2, #0
 80080dc:	f000 f868 	bl	80081b0 <_lseek_r>
 80080e0:	89a3      	ldrh	r3, [r4, #12]
 80080e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80080ea:	81a3      	strh	r3, [r4, #12]
 80080ec:	4632      	mov	r2, r6
 80080ee:	463b      	mov	r3, r7
 80080f0:	4628      	mov	r0, r5
 80080f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080f6:	f000 b817 	b.w	8008128 <_write_r>

080080fa <__sseek>:
 80080fa:	b510      	push	{r4, lr}
 80080fc:	460c      	mov	r4, r1
 80080fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008102:	f000 f855 	bl	80081b0 <_lseek_r>
 8008106:	1c43      	adds	r3, r0, #1
 8008108:	89a3      	ldrh	r3, [r4, #12]
 800810a:	bf15      	itete	ne
 800810c:	6560      	strne	r0, [r4, #84]	; 0x54
 800810e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008112:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008116:	81a3      	strheq	r3, [r4, #12]
 8008118:	bf18      	it	ne
 800811a:	81a3      	strhne	r3, [r4, #12]
 800811c:	bd10      	pop	{r4, pc}

0800811e <__sclose>:
 800811e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008122:	f000 b813 	b.w	800814c <_close_r>
	...

08008128 <_write_r>:
 8008128:	b538      	push	{r3, r4, r5, lr}
 800812a:	4d07      	ldr	r5, [pc, #28]	; (8008148 <_write_r+0x20>)
 800812c:	4604      	mov	r4, r0
 800812e:	4608      	mov	r0, r1
 8008130:	4611      	mov	r1, r2
 8008132:	2200      	movs	r2, #0
 8008134:	602a      	str	r2, [r5, #0]
 8008136:	461a      	mov	r2, r3
 8008138:	f7f9 ffa7 	bl	800208a <_write>
 800813c:	1c43      	adds	r3, r0, #1
 800813e:	d102      	bne.n	8008146 <_write_r+0x1e>
 8008140:	682b      	ldr	r3, [r5, #0]
 8008142:	b103      	cbz	r3, 8008146 <_write_r+0x1e>
 8008144:	6023      	str	r3, [r4, #0]
 8008146:	bd38      	pop	{r3, r4, r5, pc}
 8008148:	200004cc 	.word	0x200004cc

0800814c <_close_r>:
 800814c:	b538      	push	{r3, r4, r5, lr}
 800814e:	4d06      	ldr	r5, [pc, #24]	; (8008168 <_close_r+0x1c>)
 8008150:	2300      	movs	r3, #0
 8008152:	4604      	mov	r4, r0
 8008154:	4608      	mov	r0, r1
 8008156:	602b      	str	r3, [r5, #0]
 8008158:	f7f9 ffb3 	bl	80020c2 <_close>
 800815c:	1c43      	adds	r3, r0, #1
 800815e:	d102      	bne.n	8008166 <_close_r+0x1a>
 8008160:	682b      	ldr	r3, [r5, #0]
 8008162:	b103      	cbz	r3, 8008166 <_close_r+0x1a>
 8008164:	6023      	str	r3, [r4, #0]
 8008166:	bd38      	pop	{r3, r4, r5, pc}
 8008168:	200004cc 	.word	0x200004cc

0800816c <_fstat_r>:
 800816c:	b538      	push	{r3, r4, r5, lr}
 800816e:	4d07      	ldr	r5, [pc, #28]	; (800818c <_fstat_r+0x20>)
 8008170:	2300      	movs	r3, #0
 8008172:	4604      	mov	r4, r0
 8008174:	4608      	mov	r0, r1
 8008176:	4611      	mov	r1, r2
 8008178:	602b      	str	r3, [r5, #0]
 800817a:	f7f9 ffae 	bl	80020da <_fstat>
 800817e:	1c43      	adds	r3, r0, #1
 8008180:	d102      	bne.n	8008188 <_fstat_r+0x1c>
 8008182:	682b      	ldr	r3, [r5, #0]
 8008184:	b103      	cbz	r3, 8008188 <_fstat_r+0x1c>
 8008186:	6023      	str	r3, [r4, #0]
 8008188:	bd38      	pop	{r3, r4, r5, pc}
 800818a:	bf00      	nop
 800818c:	200004cc 	.word	0x200004cc

08008190 <_isatty_r>:
 8008190:	b538      	push	{r3, r4, r5, lr}
 8008192:	4d06      	ldr	r5, [pc, #24]	; (80081ac <_isatty_r+0x1c>)
 8008194:	2300      	movs	r3, #0
 8008196:	4604      	mov	r4, r0
 8008198:	4608      	mov	r0, r1
 800819a:	602b      	str	r3, [r5, #0]
 800819c:	f7f9 ffad 	bl	80020fa <_isatty>
 80081a0:	1c43      	adds	r3, r0, #1
 80081a2:	d102      	bne.n	80081aa <_isatty_r+0x1a>
 80081a4:	682b      	ldr	r3, [r5, #0]
 80081a6:	b103      	cbz	r3, 80081aa <_isatty_r+0x1a>
 80081a8:	6023      	str	r3, [r4, #0]
 80081aa:	bd38      	pop	{r3, r4, r5, pc}
 80081ac:	200004cc 	.word	0x200004cc

080081b0 <_lseek_r>:
 80081b0:	b538      	push	{r3, r4, r5, lr}
 80081b2:	4d07      	ldr	r5, [pc, #28]	; (80081d0 <_lseek_r+0x20>)
 80081b4:	4604      	mov	r4, r0
 80081b6:	4608      	mov	r0, r1
 80081b8:	4611      	mov	r1, r2
 80081ba:	2200      	movs	r2, #0
 80081bc:	602a      	str	r2, [r5, #0]
 80081be:	461a      	mov	r2, r3
 80081c0:	f7f9 ffa6 	bl	8002110 <_lseek>
 80081c4:	1c43      	adds	r3, r0, #1
 80081c6:	d102      	bne.n	80081ce <_lseek_r+0x1e>
 80081c8:	682b      	ldr	r3, [r5, #0]
 80081ca:	b103      	cbz	r3, 80081ce <_lseek_r+0x1e>
 80081cc:	6023      	str	r3, [r4, #0]
 80081ce:	bd38      	pop	{r3, r4, r5, pc}
 80081d0:	200004cc 	.word	0x200004cc

080081d4 <_read_r>:
 80081d4:	b538      	push	{r3, r4, r5, lr}
 80081d6:	4d07      	ldr	r5, [pc, #28]	; (80081f4 <_read_r+0x20>)
 80081d8:	4604      	mov	r4, r0
 80081da:	4608      	mov	r0, r1
 80081dc:	4611      	mov	r1, r2
 80081de:	2200      	movs	r2, #0
 80081e0:	602a      	str	r2, [r5, #0]
 80081e2:	461a      	mov	r2, r3
 80081e4:	f7f9 ff34 	bl	8002050 <_read>
 80081e8:	1c43      	adds	r3, r0, #1
 80081ea:	d102      	bne.n	80081f2 <_read_r+0x1e>
 80081ec:	682b      	ldr	r3, [r5, #0]
 80081ee:	b103      	cbz	r3, 80081f2 <_read_r+0x1e>
 80081f0:	6023      	str	r3, [r4, #0]
 80081f2:	bd38      	pop	{r3, r4, r5, pc}
 80081f4:	200004cc 	.word	0x200004cc

080081f8 <_init>:
 80081f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081fa:	bf00      	nop
 80081fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081fe:	bc08      	pop	{r3}
 8008200:	469e      	mov	lr, r3
 8008202:	4770      	bx	lr

08008204 <_fini>:
 8008204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008206:	bf00      	nop
 8008208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800820a:	bc08      	pop	{r3}
 800820c:	469e      	mov	lr, r3
 800820e:	4770      	bx	lr
