// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_rx_process_exh_64_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_shift2exhFifo_dout,
        rx_shift2exhFifo_num_data_valid,
        rx_shift2exhFifo_fifo_cap,
        rx_shift2exhFifo_empty_n,
        rx_shift2exhFifo_read,
        rx_ibh2exh_MetaFifo_dout,
        rx_ibh2exh_MetaFifo_num_data_valid,
        rx_ibh2exh_MetaFifo_fifo_cap,
        rx_ibh2exh_MetaFifo_empty_n,
        rx_ibh2exh_MetaFifo_read,
        rx_exh2dropFifo_din,
        rx_exh2dropFifo_num_data_valid,
        rx_exh2dropFifo_fifo_cap,
        rx_exh2dropFifo_full_n,
        rx_exh2dropFifo_write,
        rx_exhMetaFifo_din,
        rx_exhMetaFifo_num_data_valid,
        rx_exhMetaFifo_fifo_cap,
        rx_exhMetaFifo_full_n,
        rx_exhMetaFifo_write,
        rx_exh2drop_MetaFifo_din,
        rx_exh2drop_MetaFifo_num_data_valid,
        rx_exh2drop_MetaFifo_fifo_cap,
        rx_exh2drop_MetaFifo_full_n,
        rx_exh2drop_MetaFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] rx_shift2exhFifo_dout;
input  [1:0] rx_shift2exhFifo_num_data_valid;
input  [1:0] rx_shift2exhFifo_fifo_cap;
input   rx_shift2exhFifo_empty_n;
output   rx_shift2exhFifo_read;
input  [31:0] rx_ibh2exh_MetaFifo_dout;
input  [1:0] rx_ibh2exh_MetaFifo_num_data_valid;
input  [1:0] rx_ibh2exh_MetaFifo_fifo_cap;
input   rx_ibh2exh_MetaFifo_empty_n;
output   rx_ibh2exh_MetaFifo_read;
output  [127:0] rx_exh2dropFifo_din;
input  [5:0] rx_exh2dropFifo_num_data_valid;
input  [5:0] rx_exh2dropFifo_fifo_cap;
input   rx_exh2dropFifo_full_n;
output   rx_exh2dropFifo_write;
output  [22:0] rx_exhMetaFifo_din;
input  [1:0] rx_exhMetaFifo_num_data_valid;
input  [1:0] rx_exhMetaFifo_fifo_cap;
input   rx_exhMetaFifo_full_n;
output   rx_exhMetaFifo_write;
output  [240:0] rx_exh2drop_MetaFifo_din;
input  [3:0] rx_exh2drop_MetaFifo_num_data_valid;
input  [3:0] rx_exh2drop_MetaFifo_fifo_cap;
input   rx_exh2drop_MetaFifo_full_n;
output   rx_exh2drop_MetaFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_shift2exhFifo_read;
reg rx_ibh2exh_MetaFifo_read;
reg rx_exh2dropFifo_write;
reg[22:0] rx_exhMetaFifo_din;
reg rx_exhMetaFifo_write;
reg[240:0] rx_exh2drop_MetaFifo_din;
reg rx_exh2drop_MetaFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_164_p3;
reg    ap_predicate_op12_read_state1;
reg    ap_predicate_op21_read_state1;
reg    ap_predicate_op31_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_178_p3;
reg    ap_predicate_op40_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg   [1:0] state_1_load_reg_882;
reg   [1:0] state_1_load_reg_882_pp0_iter2_reg;
reg   [0:0] tmp_22_i_reg_892;
reg   [0:0] tmp_22_i_reg_892_pp0_iter2_reg;
reg   [0:0] metaWritten_1_load_reg_950;
reg    ap_predicate_op144_write_state4;
reg   [0:0] tmp_i_148_reg_906;
reg   [0:0] tmp_i_148_reg_906_pp0_iter2_reg;
reg   [0:0] icmp_ln140_reg_914;
reg   [0:0] icmp_ln140_reg_914_pp0_iter2_reg;
reg    ap_predicate_op157_write_state4;
reg   [0:0] tmp_21_i_reg_918;
reg   [0:0] tmp_21_i_reg_918_pp0_iter2_reg;
reg    ap_predicate_op167_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg   [1:0] state_1_load_reg_882_pp0_iter4_reg;
reg   [0:0] tmp_22_i_reg_892_pp0_iter4_reg;
reg   [0:0] metaWritten_1_load_reg_950_pp0_iter4_reg;
reg   [0:0] empty_reg_318;
reg   [0:0] empty_reg_318_pp0_iter4_reg;
reg   [0:0] empty_151_reg_954;
reg   [0:0] empty_151_reg_954_pp0_iter4_reg;
reg    ap_predicate_op171_write_state6;
reg    ap_predicate_op174_write_state6;
reg    ap_predicate_op178_write_state6;
reg   [0:0] tmp_i_148_reg_906_pp0_iter4_reg;
reg    ap_predicate_op184_write_state6;
reg    ap_predicate_op187_write_state6;
reg   [0:0] tmp_21_i_reg_918_pp0_iter4_reg;
reg    ap_predicate_op189_write_state6;
reg    ap_predicate_op190_write_state6;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] state_1;
reg   [31:0] opCode;
reg   [0:0] metaWritten_1;
reg   [0:0] ackHeader_ready;
reg   [15:0] ackHeader_idx;
reg   [31:0] ackHeader_header_V;
reg   [0:0] rdmaHeader_ready;
reg   [15:0] rdmaHeader_idx;
reg   [127:0] rdmaHeader_header_V;
reg    rx_ibh2exh_MetaFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_shift2exhFifo_blk_n;
reg    rx_exh2dropFifo_blk_n;
reg    rx_exhMetaFifo_blk_n;
reg    rx_exh2drop_MetaFifo_blk_n;
reg   [127:0] p_Val2_4_reg_308;
reg   [127:0] p_Val2_4_reg_308_pp0_iter3_reg;
reg    ap_block_pp0_stage0_11001;
reg   [127:0] p_Val2_4_reg_308_pp0_iter4_reg;
reg   [0:0] empty_reg_318_pp0_iter3_reg;
reg   [31:0] p_Val2_3_reg_387;
reg   [127:0] reg_405;
reg   [127:0] reg_405_pp0_iter1_reg;
reg   [127:0] reg_405_pp0_iter2_reg;
reg   [1:0] state_1_load_reg_882_pp0_iter1_reg;
reg   [1:0] state_1_load_reg_882_pp0_iter3_reg;
reg   [31:0] opCode_load_reg_886;
reg   [31:0] opCode_load_reg_886_pp0_iter1_reg;
reg   [0:0] tmp_22_i_reg_892_pp0_iter1_reg;
reg   [0:0] tmp_22_i_reg_892_pp0_iter3_reg;
wire   [63:0] currWord_data_V_fu_418_p1;
reg   [63:0] currWord_data_V_reg_896;
wire   [0:0] grp_fu_397_p3;
reg   [0:0] currWord_last_V_13_reg_902;
reg   [0:0] tmp_i_148_reg_906_pp0_iter1_reg;
reg   [0:0] tmp_i_148_reg_906_pp0_iter3_reg;
reg   [0:0] currWord_last_V_12_reg_910;
reg   [0:0] currWord_last_V_12_reg_910_pp0_iter1_reg;
reg   [0:0] currWord_last_V_12_reg_910_pp0_iter2_reg;
wire   [0:0] icmp_ln140_fu_428_p2;
reg   [0:0] icmp_ln140_reg_914_pp0_iter1_reg;
reg   [0:0] tmp_21_i_reg_918_pp0_iter1_reg;
reg   [0:0] tmp_21_i_reg_918_pp0_iter3_reg;
reg   [0:0] tmp_i_reg_925;
reg   [0:0] tmp_i_reg_925_pp0_iter1_reg;
wire   [127:0] p_Result_5_fu_612_p3;
wire   [0:0] rdmaHeader_ready_load_load_fu_458_p1;
wire   [0:0] xor_ln58_fu_620_p2;
reg   [0:0] metaWritten_1_load_reg_950_pp0_iter3_reg;
wire   [0:0] empty_151_fu_666_p2;
reg   [0:0] empty_151_reg_954_pp0_iter3_reg;
wire   [31:0] tmp_20_fu_780_p1;
wire   [0:0] ackHeader_ready_load_load_fu_768_p1;
reg   [21:0] tmp_reg_976;
reg   [1:0] ap_phi_mux_storemerge1_i_phi_fu_218_p6;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge1_i_reg_215;
wire   [31:0] rx_ibh2exh_MetaFifo_read_read_fu_186_p2;
reg   [0:0] ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_1_i_reg_229;
reg   [0:0] ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_0_i_reg_239;
reg   [15:0] ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_253_p4;
wire   [15:0] add_ln67_1_fu_633_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_0_i_reg_250;
reg   [0:0] ap_phi_mux_rdmaHeader_ready_flag_2_i_phi_fu_264_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_2_i_reg_260;
reg   [0:0] ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_2_i_reg_260;
reg   [0:0] ap_phi_mux_rdmaHeader_ready_new_2_i_phi_fu_276_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_rdmaHeader_ready_new_2_i_reg_272;
reg   [0:0] ap_phi_reg_pp0_iter1_rdmaHeader_ready_new_2_i_reg_272;
reg   [0:0] ap_phi_mux_rdmaHeader_idx_flag_1_i_phi_fu_288_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_rdmaHeader_idx_flag_1_i_reg_284;
reg   [0:0] ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_1_i_reg_284;
reg   [15:0] ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_300_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_1_i_reg_296;
reg   [15:0] ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_1_i_reg_296;
wire   [127:0] ap_phi_reg_pp0_iter0_p_Val2_4_reg_308;
reg   [127:0] ap_phi_reg_pp0_iter1_p_Val2_4_reg_308;
reg   [127:0] ap_phi_reg_pp0_iter2_p_Val2_4_reg_308;
wire   [0:0] ap_phi_reg_pp0_iter0_empty_reg_318;
reg   [0:0] ap_phi_reg_pp0_iter1_empty_reg_318;
reg   [0:0] ap_phi_reg_pp0_iter2_empty_reg_318;
reg   [0:0] ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4;
wire   [0:0] ap_phi_reg_pp0_iter3_ackHeader_ready_flag_0_i_reg_330;
reg   [15:0] ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_344_p4;
wire   [15:0] add_ln67_fu_784_p2;
wire   [15:0] ap_phi_reg_pp0_iter3_ackHeader_idx_new_0_i_reg_341;
reg   [0:0] ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_355_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_ackHeader_ready_flag_1_i_reg_351;
reg   [0:0] ap_phi_reg_pp0_iter1_ackHeader_ready_flag_1_i_reg_351;
reg   [0:0] ap_phi_reg_pp0_iter2_ackHeader_ready_flag_1_i_reg_351;
reg   [0:0] ap_phi_reg_pp0_iter3_ackHeader_ready_flag_1_i_reg_351;
reg   [0:0] ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_367_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_ackHeader_ready_new_1_i_reg_363;
reg   [0:0] ap_phi_reg_pp0_iter1_ackHeader_ready_new_1_i_reg_363;
reg   [0:0] ap_phi_reg_pp0_iter2_ackHeader_ready_new_1_i_reg_363;
reg   [0:0] ap_phi_reg_pp0_iter3_ackHeader_ready_new_1_i_reg_363;
reg   [15:0] ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_379_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_ackHeader_idx_new_1_i_reg_375;
reg   [15:0] ap_phi_reg_pp0_iter1_ackHeader_idx_new_1_i_reg_375;
reg   [15:0] ap_phi_reg_pp0_iter2_ackHeader_idx_new_1_i_reg_375;
reg   [15:0] ap_phi_reg_pp0_iter3_ackHeader_idx_new_1_i_reg_375;
wire   [31:0] ap_phi_reg_pp0_iter0_p_Val2_3_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter1_p_Val2_3_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter2_p_Val2_3_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter3_p_Val2_3_reg_387;
reg   [31:0] ap_phi_reg_pp0_iter4_p_Val2_3_reg_387;
reg    ap_block_pp0_stage0_01001;
wire   [22:0] p_s_fu_819_p3;
wire   [22:0] zext_ln146_fu_864_p1;
wire   [240:0] zext_ln181_fu_835_p1;
wire   [240:0] zext_ln147_fu_877_p1;
wire   [21:0] shl_ln58_1_fu_478_p3;
wire   [22:0] zext_ln58_fu_486_p1;
wire   [22:0] add_ln58_fu_490_p2;
wire   [15:0] tmp_16_fu_496_p4;
wire   [0:0] trunc_ln58_1_fu_474_p1;
wire   [6:0] tmp_18_fu_515_p3;
wire   [127:0] zext_ln368_fu_523_p1;
wire   [127:0] shl_ln368_fu_527_p2;
wire   [127:0] xor_ln368_fu_533_p2;
wire   [127:0] zext_ln368_3_fu_545_p1;
wire   [127:0] and_ln368_fu_539_p2;
wire   [127:0] shl_ln368_4_fu_548_p2;
wire   [0:0] trunc_ln58_fu_470_p1;
wire   [6:0] tmp_19_fu_560_p3;
wire   [127:0] zext_ln186_fu_512_p1;
wire   [127:0] zext_ln368_4_fu_568_p1;
wire   [127:0] zext_ln368_5_fu_572_p1;
wire   [127:0] shl_ln368_6_fu_582_p2;
wire   [127:0] xor_ln368_2_fu_588_p2;
wire   [127:0] shl_ln368_5_fu_576_p2;
wire   [127:0] and_ln368_3_fu_594_p2;
wire   [127:0] and_ln368_4_fu_600_p2;
wire   [0:0] icmp_ln58_fu_506_p2;
wire   [127:0] p_Result_3_fu_554_p2;
wire   [127:0] p_Result_4_fu_606_p2;
wire   [0:0] empty_150_fu_661_p2;
wire   [0:0] empty_149_fu_656_p2;
wire   [7:0] tmp_28_i_fu_702_p4;
wire   [7:0] tmp_27_i_fu_692_p4;
wire   [7:0] tmp_26_i_fu_682_p4;
wire   [7:0] tmp_25_i_fu_672_p4;
wire   [31:0] p_Result_s_fu_712_p5;
wire   [32:0] zext_ln1495_fu_724_p1;
wire   [32:0] ret_V_fu_728_p2;
wire   [32:0] grp_fu_738_p0;
wire   [34:0] grp_fu_738_p1;
wire   [65:0] grp_fu_738_p2;
wire   [144:0] shl_ln3_fu_827_p3;
wire   [1:0] tmp_23_i_fu_840_p4;
wire   [0:0] icmp_ln1019_fu_850_p2;
wire   [1:0] zext_ln146_cast_fu_856_p3;
wire   [48:0] shl_ln1_fu_869_p3;
reg    grp_fu_738_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [65:0] grp_fu_738_p00;
reg    ap_condition_540;
reg    ap_condition_315;
reg    ap_condition_502;
reg    ap_condition_490;
reg    ap_condition_373;
reg    ap_condition_488;
reg    ap_condition_529;
reg    ap_condition_406;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 state_1 = 2'd0;
#0 opCode = 32'd0;
#0 metaWritten_1 = 1'd0;
#0 ackHeader_ready = 1'd0;
#0 ackHeader_idx = 16'd0;
#0 ackHeader_header_V = 32'd0;
#0 rdmaHeader_ready = 1'd0;
#0 rdmaHeader_idx = 16'd0;
#0 rdmaHeader_header_V = 128'd0;
end

rocev2_top_mul_33ns_35ns_66_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 35 ),
    .dout_WIDTH( 66 ))
mul_33ns_35ns_66_3_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_738_p0),
    .din1(grp_fu_738_p1),
    .ce(grp_fu_738_ce),
    .dout(grp_fu_738_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_315)) begin
        if ((1'b1 == ap_condition_540)) begin
            ap_phi_reg_pp0_iter1_ackHeader_idx_new_1_i_reg_375 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ackHeader_idx_new_1_i_reg_375 <= ap_phi_reg_pp0_iter0_ackHeader_idx_new_1_i_reg_375;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_315)) begin
        if ((1'b1 == ap_condition_540)) begin
            ap_phi_reg_pp0_iter1_ackHeader_ready_flag_1_i_reg_351 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ackHeader_ready_flag_1_i_reg_351 <= ap_phi_reg_pp0_iter0_ackHeader_ready_flag_1_i_reg_351;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_315)) begin
        if ((1'b1 == ap_condition_540)) begin
            ap_phi_reg_pp0_iter1_ackHeader_ready_new_1_i_reg_363 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ackHeader_ready_new_1_i_reg_363 <= ap_phi_reg_pp0_iter0_ackHeader_ready_new_1_i_reg_363;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_315)) begin
        if ((1'b1 == ap_condition_502)) begin
            ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_1_i_reg_284 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_1_i_reg_284 <= ap_phi_reg_pp0_iter0_rdmaHeader_idx_flag_1_i_reg_284;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_315)) begin
        if ((1'b1 == ap_condition_502)) begin
            ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_1_i_reg_296 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_1_i_reg_296 <= ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_1_i_reg_296;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_315)) begin
        if ((1'b1 == ap_condition_502)) begin
            ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_2_i_reg_260 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_2_i_reg_260 <= ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_2_i_reg_260;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_315)) begin
        if ((1'b1 == ap_condition_502)) begin
            ap_phi_reg_pp0_iter1_rdmaHeader_ready_new_2_i_reg_272 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_rdmaHeader_ready_new_2_i_reg_272 <= ap_phi_reg_pp0_iter0_rdmaHeader_ready_new_2_i_reg_272;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if ((1'b1 == ap_condition_373)) begin
            ap_phi_reg_pp0_iter2_empty_reg_318 <= xor_ln58_fu_620_p2;
        end else if ((1'b1 == ap_condition_490)) begin
            ap_phi_reg_pp0_iter2_empty_reg_318 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_empty_reg_318 <= ap_phi_reg_pp0_iter1_empty_reg_318;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if ((1'b1 == ap_condition_373)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_308 <= p_Result_5_fu_612_p3;
        end else if ((1'b1 == ap_condition_490)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_308 <= rdmaHeader_header_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_4_reg_308 <= ap_phi_reg_pp0_iter1_p_Val2_4_reg_308;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_406)) begin
            ap_phi_reg_pp0_iter4_p_Val2_3_reg_387 <= tmp_20_fu_780_p1;
        end else if ((1'b1 == ap_condition_529)) begin
            ap_phi_reg_pp0_iter4_p_Val2_3_reg_387 <= ackHeader_header_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_p_Val2_3_reg_387 <= ap_phi_reg_pp0_iter3_p_Val2_3_reg_387;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_925_pp0_iter1_reg == 1'd1) & (state_1_load_reg_882_pp0_iter1_reg == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        metaWritten_1 <= 1'd0;
    end else if ((((ap_phi_reg_pp0_iter2_empty_reg_318 == 1'd1) & (metaWritten_1 == 1'd0) & (tmp_22_i_reg_892_pp0_iter1_reg == 1'd1) & (state_1_load_reg_882_pp0_iter1_reg == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((metaWritten_1 == 1'd0) & (tmp_21_i_reg_918_pp0_iter1_reg == 1'd1) & (state_1_load_reg_882_pp0_iter1_reg == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((metaWritten_1 == 1'd0) & (tmp_i_148_reg_906_pp0_iter1_reg == 1'd1) & (state_1_load_reg_882_pp0_iter1_reg == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        metaWritten_1 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (state_1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        state_1 <= ap_phi_mux_storemerge1_i_phi_fu_218_p6;
    end else if ((((grp_nbreadreq_fu_164_p3 == 1'd1) & (state_1 == 2'd3) & (grp_fu_397_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_164_p3 == 1'd1) & (state_1 == 2'd1) & (grp_fu_397_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_164_p3 == 1'd1) & (state_1 == 2'd2) & (grp_fu_397_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        state_1 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == ackHeader_ready_load_load_fu_768_p1) & (tmp_i_148_reg_906_pp0_iter2_reg == 1'd1) & (state_1_load_reg_882_pp0_iter2_reg == 2'd1))) begin
        ackHeader_header_V <= tmp_20_fu_780_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_355_p4 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_148_reg_906_pp0_iter2_reg == 1'd1) & (state_1_load_reg_882_pp0_iter2_reg == 2'd1))) begin
        ackHeader_idx <= ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_379_p4;
        ackHeader_ready <= ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_367_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_empty_reg_318 <= ap_phi_reg_pp0_iter0_empty_reg_318;
        ap_phi_reg_pp0_iter1_p_Val2_3_reg_387 <= ap_phi_reg_pp0_iter0_p_Val2_3_reg_387;
        ap_phi_reg_pp0_iter1_p_Val2_4_reg_308 <= ap_phi_reg_pp0_iter0_p_Val2_4_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_ackHeader_idx_new_1_i_reg_375 <= ap_phi_reg_pp0_iter1_ackHeader_idx_new_1_i_reg_375;
        ap_phi_reg_pp0_iter2_ackHeader_ready_flag_1_i_reg_351 <= ap_phi_reg_pp0_iter1_ackHeader_ready_flag_1_i_reg_351;
        ap_phi_reg_pp0_iter2_ackHeader_ready_new_1_i_reg_363 <= ap_phi_reg_pp0_iter1_ackHeader_ready_new_1_i_reg_363;
        ap_phi_reg_pp0_iter2_p_Val2_3_reg_387 <= ap_phi_reg_pp0_iter1_p_Val2_3_reg_387;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_ackHeader_idx_new_1_i_reg_375 <= ap_phi_reg_pp0_iter2_ackHeader_idx_new_1_i_reg_375;
        ap_phi_reg_pp0_iter3_ackHeader_ready_flag_1_i_reg_351 <= ap_phi_reg_pp0_iter2_ackHeader_ready_flag_1_i_reg_351;
        ap_phi_reg_pp0_iter3_ackHeader_ready_new_1_i_reg_363 <= ap_phi_reg_pp0_iter2_ackHeader_ready_new_1_i_reg_363;
        ap_phi_reg_pp0_iter3_p_Val2_3_reg_387 <= ap_phi_reg_pp0_iter2_p_Val2_3_reg_387;
        empty_reg_318 <= ap_phi_reg_pp0_iter2_empty_reg_318;
        p_Val2_4_reg_308 <= ap_phi_reg_pp0_iter2_p_Val2_4_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_164_p3 == 1'd1) & (state_1 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        currWord_data_V_reg_896 <= currWord_data_V_fu_418_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_164_p3 == 1'd1) & (state_1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        currWord_last_V_12_reg_910 <= rx_shift2exhFifo_dout[128'd72];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        currWord_last_V_12_reg_910_pp0_iter1_reg <= currWord_last_V_12_reg_910;
        icmp_ln140_reg_914_pp0_iter1_reg <= icmp_ln140_reg_914;
        opCode_load_reg_886 <= opCode;
        opCode_load_reg_886_pp0_iter1_reg <= opCode_load_reg_886;
        reg_405_pp0_iter1_reg <= reg_405;
        state_1_load_reg_882 <= state_1;
        state_1_load_reg_882_pp0_iter1_reg <= state_1_load_reg_882;
        tmp_21_i_reg_918_pp0_iter1_reg <= tmp_21_i_reg_918;
        tmp_22_i_reg_892_pp0_iter1_reg <= tmp_22_i_reg_892;
        tmp_i_148_reg_906_pp0_iter1_reg <= tmp_i_148_reg_906;
        tmp_i_reg_925_pp0_iter1_reg <= tmp_i_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        currWord_last_V_12_reg_910_pp0_iter2_reg <= currWord_last_V_12_reg_910_pp0_iter1_reg;
        empty_151_reg_954_pp0_iter3_reg <= empty_151_reg_954;
        empty_151_reg_954_pp0_iter4_reg <= empty_151_reg_954_pp0_iter3_reg;
        empty_reg_318_pp0_iter3_reg <= empty_reg_318;
        empty_reg_318_pp0_iter4_reg <= empty_reg_318_pp0_iter3_reg;
        icmp_ln140_reg_914_pp0_iter2_reg <= icmp_ln140_reg_914_pp0_iter1_reg;
        metaWritten_1_load_reg_950 <= metaWritten_1;
        metaWritten_1_load_reg_950_pp0_iter3_reg <= metaWritten_1_load_reg_950;
        metaWritten_1_load_reg_950_pp0_iter4_reg <= metaWritten_1_load_reg_950_pp0_iter3_reg;
        p_Val2_4_reg_308_pp0_iter3_reg <= p_Val2_4_reg_308;
        p_Val2_4_reg_308_pp0_iter4_reg <= p_Val2_4_reg_308_pp0_iter3_reg;
        reg_405_pp0_iter2_reg <= reg_405_pp0_iter1_reg;
        state_1_load_reg_882_pp0_iter2_reg <= state_1_load_reg_882_pp0_iter1_reg;
        state_1_load_reg_882_pp0_iter3_reg <= state_1_load_reg_882_pp0_iter2_reg;
        state_1_load_reg_882_pp0_iter4_reg <= state_1_load_reg_882_pp0_iter3_reg;
        tmp_21_i_reg_918_pp0_iter2_reg <= tmp_21_i_reg_918_pp0_iter1_reg;
        tmp_21_i_reg_918_pp0_iter3_reg <= tmp_21_i_reg_918_pp0_iter2_reg;
        tmp_21_i_reg_918_pp0_iter4_reg <= tmp_21_i_reg_918_pp0_iter3_reg;
        tmp_22_i_reg_892_pp0_iter2_reg <= tmp_22_i_reg_892_pp0_iter1_reg;
        tmp_22_i_reg_892_pp0_iter3_reg <= tmp_22_i_reg_892_pp0_iter2_reg;
        tmp_22_i_reg_892_pp0_iter4_reg <= tmp_22_i_reg_892_pp0_iter3_reg;
        tmp_i_148_reg_906_pp0_iter2_reg <= tmp_i_148_reg_906_pp0_iter1_reg;
        tmp_i_148_reg_906_pp0_iter3_reg <= tmp_i_148_reg_906_pp0_iter2_reg;
        tmp_i_148_reg_906_pp0_iter4_reg <= tmp_i_148_reg_906_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_164_p3 == 1'd1) & (state_1 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        currWord_last_V_13_reg_902 <= rx_shift2exhFifo_dout[128'd72];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_reg_pp0_iter2_empty_reg_318 == 1'd1) & (metaWritten_1 == 1'd0) & (tmp_22_i_reg_892_pp0_iter1_reg == 1'd1) & (state_1_load_reg_882_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_151_reg_954 <= empty_151_fu_666_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_164_p3 == 1'd1) & (state_1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln140_reg_914 <= icmp_ln140_fu_428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (state_1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        opCode <= rx_ibh2exh_MetaFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_3_reg_387 <= ap_phi_reg_pp0_iter4_p_Val2_3_reg_387;
    end
end

always @ (posedge ap_clk) begin
    if (((rdmaHeader_ready_load_load_fu_458_p1 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_i_reg_892 == 1'd1) & (state_1_load_reg_882 == 2'd2))) begin
        rdmaHeader_header_V <= p_Result_5_fu_612_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_rdmaHeader_idx_flag_1_i_phi_fu_288_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_i_reg_892 == 1'd1) & (state_1_load_reg_882 == 2'd2))) begin
        rdmaHeader_idx <= ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_300_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_rdmaHeader_ready_flag_2_i_phi_fu_264_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_i_reg_892 == 1'd1) & (state_1_load_reg_882 == 2'd2))) begin
        rdmaHeader_ready <= ap_phi_mux_rdmaHeader_ready_new_2_i_phi_fu_276_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op31_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op21_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op12_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_405 <= rx_shift2exhFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((state_1 == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_21_i_reg_918 <= grp_nbreadreq_fu_164_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_1 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_22_i_reg_892 <= grp_nbreadreq_fu_164_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_148_reg_906 <= grp_nbreadreq_fu_164_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_925 <= tmp_i_nbreadreq_fu_178_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_151_reg_954_pp0_iter3_reg == 1'd1) & (metaWritten_1_load_reg_950_pp0_iter3_reg == 1'd0) & (tmp_22_i_reg_892_pp0_iter3_reg == 1'd1) & (state_1_load_reg_882_pp0_iter3_reg == 2'd2) & (empty_reg_318_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_976 <= {{grp_fu_738_p2[65:44]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == ackHeader_ready_load_load_fu_768_p1) & (tmp_i_148_reg_906_pp0_iter2_reg == 1'd1) & (state_1_load_reg_882_pp0_iter2_reg == 2'd1))) begin
        ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_344_p4 = add_ln67_fu_784_p2;
    end else begin
        ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_344_p4 = ap_phi_reg_pp0_iter3_ackHeader_idx_new_0_i_reg_341;
    end
end

always @ (*) begin
    if (((currWord_last_V_12_reg_910_pp0_iter2_reg == 1'd0) & (tmp_i_148_reg_906_pp0_iter2_reg == 1'd1) & (state_1_load_reg_882_pp0_iter2_reg == 2'd1))) begin
        ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_379_p4 = ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_344_p4;
    end else begin
        ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_379_p4 = ap_phi_reg_pp0_iter3_ackHeader_idx_new_1_i_reg_375;
    end
end

always @ (*) begin
    if (((tmp_i_148_reg_906_pp0_iter2_reg == 1'd1) & (state_1_load_reg_882_pp0_iter2_reg == 2'd1))) begin
        if ((1'd0 == ackHeader_ready_load_load_fu_768_p1)) begin
            ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4 = 1'd1;
        end else if ((1'd1 == ackHeader_ready_load_load_fu_768_p1)) begin
            ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4 = 1'd0;
        end else begin
            ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4 = ap_phi_reg_pp0_iter3_ackHeader_ready_flag_0_i_reg_330;
        end
    end else begin
        ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4 = ap_phi_reg_pp0_iter3_ackHeader_ready_flag_0_i_reg_330;
    end
end

always @ (*) begin
    if (((currWord_last_V_12_reg_910_pp0_iter2_reg == 1'd0) & (tmp_i_148_reg_906_pp0_iter2_reg == 1'd1) & (state_1_load_reg_882_pp0_iter2_reg == 2'd1))) begin
        ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_355_p4 = ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_333_p4;
    end else begin
        ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_355_p4 = ap_phi_reg_pp0_iter3_ackHeader_ready_flag_1_i_reg_351;
    end
end

always @ (*) begin
    if (((currWord_last_V_12_reg_910_pp0_iter2_reg == 1'd0) & (tmp_i_148_reg_906_pp0_iter2_reg == 1'd1) & (state_1_load_reg_882_pp0_iter2_reg == 2'd1))) begin
        ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_367_p4 = 1'd1;
    end else begin
        ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_367_p4 = ap_phi_reg_pp0_iter3_ackHeader_ready_new_1_i_reg_363;
    end
end

always @ (*) begin
    if (((tmp_22_i_reg_892 == 1'd1) & (state_1_load_reg_882 == 2'd2))) begin
        if ((rdmaHeader_ready_load_load_fu_458_p1 == 1'd0)) begin
            ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4 = 1'd1;
        end else if ((rdmaHeader_ready_load_load_fu_458_p1 == 1'd1)) begin
            ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4 = 1'd0;
        end else begin
            ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4 = ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_0_i_reg_239;
        end
    end else begin
        ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4 = ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_0_i_reg_239;
    end
end

always @ (*) begin
    if (((currWord_last_V_13_reg_902 == 1'd0) & (tmp_22_i_reg_892 == 1'd1) & (state_1_load_reg_882 == 2'd2))) begin
        ap_phi_mux_rdmaHeader_idx_flag_1_i_phi_fu_288_p4 = ap_phi_mux_rdmaHeader_idx_flag_0_i_phi_fu_242_p4;
    end else begin
        ap_phi_mux_rdmaHeader_idx_flag_1_i_phi_fu_288_p4 = ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_1_i_reg_284;
    end
end

always @ (*) begin
    if (((rdmaHeader_ready_load_load_fu_458_p1 == 1'd0) & (tmp_22_i_reg_892 == 1'd1) & (state_1_load_reg_882 == 2'd2))) begin
        ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_253_p4 = add_ln67_1_fu_633_p2;
    end else begin
        ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_253_p4 = ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_0_i_reg_250;
    end
end

always @ (*) begin
    if (((currWord_last_V_13_reg_902 == 1'd0) & (tmp_22_i_reg_892 == 1'd1) & (state_1_load_reg_882 == 2'd2))) begin
        ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_300_p4 = ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_253_p4;
    end else begin
        ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_300_p4 = ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_1_i_reg_296;
    end
end

always @ (*) begin
    if (((tmp_22_i_reg_892 == 1'd1) & (state_1_load_reg_882 == 2'd2))) begin
        if ((rdmaHeader_ready_load_load_fu_458_p1 == 1'd0)) begin
            ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4 = xor_ln58_fu_620_p2;
        end else if ((rdmaHeader_ready_load_load_fu_458_p1 == 1'd1)) begin
            ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4 = 1'd0;
        end else begin
            ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4 = ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_1_i_reg_229;
        end
    end else begin
        ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4 = ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_1_i_reg_229;
    end
end

always @ (*) begin
    if (((currWord_last_V_13_reg_902 == 1'd0) & (tmp_22_i_reg_892 == 1'd1) & (state_1_load_reg_882 == 2'd2))) begin
        ap_phi_mux_rdmaHeader_ready_flag_2_i_phi_fu_264_p4 = ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_232_p4;
    end else begin
        ap_phi_mux_rdmaHeader_ready_flag_2_i_phi_fu_264_p4 = ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_2_i_reg_260;
    end
end

always @ (*) begin
    if (((currWord_last_V_13_reg_902 == 1'd0) & (tmp_22_i_reg_892 == 1'd1) & (state_1_load_reg_882 == 2'd2))) begin
        ap_phi_mux_rdmaHeader_ready_new_2_i_phi_fu_276_p4 = 1'd1;
    end else begin
        ap_phi_mux_rdmaHeader_ready_new_2_i_phi_fu_276_p4 = ap_phi_reg_pp0_iter1_rdmaHeader_ready_new_2_i_reg_272;
    end
end

always @ (*) begin
    if ((((((((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (state_1 == 2'd0) & (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd29)) | ((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (state_1 == 2'd0) & (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd12))) | ((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (state_1 == 2'd0) & (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd25))) | ((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (state_1 == 2'd0) & (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd24))) | ((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (state_1 == 2'd0) & (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd6))) | ((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (state_1 == 2'd0) & (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd10)))) begin
        ap_phi_mux_storemerge1_i_phi_fu_218_p6 = 2'd2;
    end else if ((((((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (state_1 == 2'd0) & (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd17)) | ((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (state_1 == 2'd0) & (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd15))) | ((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (state_1 == 2'd0) & (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd13))) | ((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (state_1 == 2'd0) & (rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd16)))) begin
        ap_phi_mux_storemerge1_i_phi_fu_218_p6 = 2'd1;
    end else if ((~(rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd29) & ~(rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd12) & ~(rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd25) & ~(rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd24) & ~(rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd6) & ~(rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd10) & ~(rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd17) & ~(rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd15) & ~(rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd13) & ~(rx_ibh2exh_MetaFifo_read_read_fu_186_p2 == 32'd16) & (tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (state_1 == 2'd0))) begin
        ap_phi_mux_storemerge1_i_phi_fu_218_p6 = 2'd3;
    end else begin
        ap_phi_mux_storemerge1_i_phi_fu_218_p6 = ap_phi_reg_pp0_iter0_storemerge1_i_reg_215;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_738_ce = 1'b1;
    end else begin
        grp_fu_738_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op167_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op157_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op144_write_state4 == 1'b1)))) begin
        rx_exh2dropFifo_blk_n = rx_exh2dropFifo_full_n;
    end else begin
        rx_exh2dropFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op167_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op157_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op144_write_state4 == 1'b1)))) begin
        rx_exh2dropFifo_write = 1'b1;
    end else begin
        rx_exh2dropFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op190_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op187_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op178_write_state6 == 1'b1)))) begin
        rx_exh2drop_MetaFifo_blk_n = rx_exh2drop_MetaFifo_full_n;
    end else begin
        rx_exh2drop_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op190_write_state6 == 1'b1)) begin
            rx_exh2drop_MetaFifo_din = 241'd0;
        end else if ((ap_predicate_op187_write_state6 == 1'b1)) begin
            rx_exh2drop_MetaFifo_din = zext_ln147_fu_877_p1;
        end else if ((ap_predicate_op178_write_state6 == 1'b1)) begin
            rx_exh2drop_MetaFifo_din = zext_ln181_fu_835_p1;
        end else begin
            rx_exh2drop_MetaFifo_din = 'bx;
        end
    end else begin
        rx_exh2drop_MetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op190_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op187_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op178_write_state6 == 1'b1)))) begin
        rx_exh2drop_MetaFifo_write = 1'b1;
    end else begin
        rx_exh2drop_MetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op189_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op184_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op174_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op171_write_state6 == 1'b1)))) begin
        rx_exhMetaFifo_blk_n = rx_exhMetaFifo_full_n;
    end else begin
        rx_exhMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op184_write_state6 == 1'b1))) begin
        rx_exhMetaFifo_din = zext_ln146_fu_864_p1;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op174_write_state6 == 1'b1))) begin
        rx_exhMetaFifo_din = p_s_fu_819_p3;
    end else if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op189_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op171_write_state6 == 1'b1)))) begin
        rx_exhMetaFifo_din = 23'd2;
    end else begin
        rx_exhMetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op189_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op184_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op174_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op171_write_state6 == 1'b1)))) begin
        rx_exhMetaFifo_write = 1'b1;
    end else begin
        rx_exhMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op40_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ibh2exh_MetaFifo_blk_n = rx_ibh2exh_MetaFifo_empty_n;
    end else begin
        rx_ibh2exh_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op40_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ibh2exh_MetaFifo_read = 1'b1;
    end else begin
        rx_ibh2exh_MetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op31_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op21_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op12_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_shift2exhFifo_blk_n = rx_shift2exhFifo_empty_n;
    end else begin
        rx_shift2exhFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op31_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op21_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op12_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_shift2exhFifo_read = 1'b1;
    end else begin
        rx_shift2exhFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ackHeader_ready_load_load_fu_768_p1 = ackHeader_ready;

assign add_ln58_fu_490_p2 = (zext_ln58_fu_486_p1 + 23'd64);

assign add_ln67_1_fu_633_p2 = (rdmaHeader_idx + 16'd1);

assign add_ln67_fu_784_p2 = (ackHeader_idx + 16'd1);

assign and_ln368_3_fu_594_p2 = (xor_ln368_2_fu_588_p2 & rdmaHeader_header_V);

assign and_ln368_4_fu_600_p2 = (shl_ln368_6_fu_582_p2 & shl_ln368_5_fu_576_p2);

assign and_ln368_fu_539_p2 = (xor_ln368_fu_533_p2 & rdmaHeader_header_V);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op40_read_state1 == 1'b1) & (rx_ibh2exh_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op21_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op12_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (((ap_predicate_op190_write_state6 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op189_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op187_write_state6 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op184_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op178_write_state6 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op174_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op171_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op167_write_state4 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op157_write_state4 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op144_write_state4 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op40_read_state1 == 1'b1) & (rx_ibh2exh_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op21_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op12_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (((ap_predicate_op190_write_state6 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op189_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op187_write_state6 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op184_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op178_write_state6 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op174_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op171_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op167_write_state4 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op157_write_state4 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op144_write_state4 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op40_read_state1 == 1'b1) & (rx_ibh2exh_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op21_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op12_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (((ap_predicate_op190_write_state6 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op189_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op187_write_state6 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op184_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op178_write_state6 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op174_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op171_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op167_write_state4 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op157_write_state4 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op144_write_state4 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op40_read_state1 == 1'b1) & (rx_ibh2exh_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op31_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op21_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op12_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((ap_predicate_op167_write_state4 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op157_write_state4 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op144_write_state4 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)));
end

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = (((ap_predicate_op190_write_state6 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op189_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op187_write_state6 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op184_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op178_write_state6 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op174_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op171_write_state6 == 1'b1) & (rx_exhMetaFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_315 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_373 = ((rdmaHeader_ready_load_load_fu_458_p1 == 1'd0) & (tmp_22_i_reg_892 == 1'd1) & (state_1_load_reg_882 == 2'd2));
end

always @ (*) begin
    ap_condition_406 = ((1'd0 == ackHeader_ready_load_load_fu_768_p1) & (tmp_i_148_reg_906_pp0_iter2_reg == 1'd1) & (state_1_load_reg_882_pp0_iter2_reg == 2'd1));
end

always @ (*) begin
    ap_condition_488 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_490 = ((rdmaHeader_ready_load_load_fu_458_p1 == 1'd1) & (tmp_22_i_reg_892 == 1'd1) & (state_1_load_reg_882 == 2'd2));
end

always @ (*) begin
    ap_condition_502 = ((grp_nbreadreq_fu_164_p3 == 1'd1) & (state_1 == 2'd2) & (grp_fu_397_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_529 = ((1'd1 == ackHeader_ready_load_load_fu_768_p1) & (tmp_i_148_reg_906_pp0_iter2_reg == 1'd1) & (state_1_load_reg_882_pp0_iter2_reg == 2'd1));
end

always @ (*) begin
    ap_condition_540 = ((grp_nbreadreq_fu_164_p3 == 1'd1) & (state_1 == 2'd1) & (grp_fu_397_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ackHeader_idx_new_1_i_reg_375 = 'bx;

assign ap_phi_reg_pp0_iter0_ackHeader_ready_flag_1_i_reg_351 = 'bx;

assign ap_phi_reg_pp0_iter0_ackHeader_ready_new_1_i_reg_363 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_reg_318 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_3_reg_387 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_4_reg_308 = 'bx;

assign ap_phi_reg_pp0_iter0_rdmaHeader_idx_flag_1_i_reg_284 = 'bx;

assign ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_1_i_reg_296 = 'bx;

assign ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_2_i_reg_260 = 'bx;

assign ap_phi_reg_pp0_iter0_rdmaHeader_ready_new_2_i_reg_272 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge1_i_reg_215 = 'bx;

assign ap_phi_reg_pp0_iter1_rdmaHeader_idx_flag_0_i_reg_239 = 'bx;

assign ap_phi_reg_pp0_iter1_rdmaHeader_idx_new_0_i_reg_250 = 'bx;

assign ap_phi_reg_pp0_iter1_rdmaHeader_ready_flag_1_i_reg_229 = 'bx;

assign ap_phi_reg_pp0_iter3_ackHeader_idx_new_0_i_reg_341 = 'bx;

assign ap_phi_reg_pp0_iter3_ackHeader_ready_flag_0_i_reg_330 = 'bx;

always @ (*) begin
    ap_predicate_op12_read_state1 = ((grp_nbreadreq_fu_164_p3 == 1'd1) & (state_1 == 2'd2));
end

always @ (*) begin
    ap_predicate_op144_write_state4 = ((metaWritten_1_load_reg_950 == 1'd1) & (tmp_22_i_reg_892_pp0_iter2_reg == 1'd1) & (state_1_load_reg_882_pp0_iter2_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op157_write_state4 = ((icmp_ln140_reg_914_pp0_iter2_reg == 1'd0) & (tmp_i_148_reg_906_pp0_iter2_reg == 1'd1) & (state_1_load_reg_882_pp0_iter2_reg == 2'd1));
end

always @ (*) begin
    ap_predicate_op167_write_state4 = ((tmp_21_i_reg_918_pp0_iter2_reg == 1'd1) & (state_1_load_reg_882_pp0_iter2_reg == 2'd3));
end

always @ (*) begin
    ap_predicate_op171_write_state6 = ((empty_151_reg_954_pp0_iter4_reg == 1'd0) & (empty_reg_318_pp0_iter4_reg == 1'd1) & (metaWritten_1_load_reg_950_pp0_iter4_reg == 1'd0) & (tmp_22_i_reg_892_pp0_iter4_reg == 1'd1) & (state_1_load_reg_882_pp0_iter4_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op174_write_state6 = ((empty_151_reg_954_pp0_iter4_reg == 1'd1) & (empty_reg_318_pp0_iter4_reg == 1'd1) & (metaWritten_1_load_reg_950_pp0_iter4_reg == 1'd0) & (tmp_22_i_reg_892_pp0_iter4_reg == 1'd1) & (state_1_load_reg_882_pp0_iter4_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op178_write_state6 = ((empty_reg_318_pp0_iter4_reg == 1'd1) & (metaWritten_1_load_reg_950_pp0_iter4_reg == 1'd0) & (tmp_22_i_reg_892_pp0_iter4_reg == 1'd1) & (state_1_load_reg_882_pp0_iter4_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op184_write_state6 = ((tmp_i_148_reg_906_pp0_iter4_reg == 1'd1) & (metaWritten_1_load_reg_950_pp0_iter4_reg == 1'd0) & (state_1_load_reg_882_pp0_iter4_reg == 2'd1));
end

always @ (*) begin
    ap_predicate_op187_write_state6 = ((tmp_i_148_reg_906_pp0_iter4_reg == 1'd1) & (metaWritten_1_load_reg_950_pp0_iter4_reg == 1'd0) & (state_1_load_reg_882_pp0_iter4_reg == 2'd1));
end

always @ (*) begin
    ap_predicate_op189_write_state6 = ((tmp_21_i_reg_918_pp0_iter4_reg == 1'd1) & (metaWritten_1_load_reg_950_pp0_iter4_reg == 1'd0) & (state_1_load_reg_882_pp0_iter4_reg == 2'd3));
end

always @ (*) begin
    ap_predicate_op190_write_state6 = ((tmp_21_i_reg_918_pp0_iter4_reg == 1'd1) & (metaWritten_1_load_reg_950_pp0_iter4_reg == 1'd0) & (state_1_load_reg_882_pp0_iter4_reg == 2'd3));
end

always @ (*) begin
    ap_predicate_op21_read_state1 = ((grp_nbreadreq_fu_164_p3 == 1'd1) & (state_1 == 2'd1));
end

always @ (*) begin
    ap_predicate_op31_read_state1 = ((grp_nbreadreq_fu_164_p3 == 1'd1) & (state_1 == 2'd3));
end

always @ (*) begin
    ap_predicate_op40_read_state1 = ((tmp_i_nbreadreq_fu_178_p3 == 1'd1) & (state_1 == 2'd0));
end

assign currWord_data_V_fu_418_p1 = rx_shift2exhFifo_dout[63:0];

assign empty_149_fu_656_p2 = ((opCode_load_reg_886_pp0_iter1_reg == 32'd29) ? 1'b1 : 1'b0);

assign empty_150_fu_661_p2 = ((opCode_load_reg_886_pp0_iter1_reg == 32'd12) ? 1'b1 : 1'b0);

assign empty_151_fu_666_p2 = (empty_150_fu_661_p2 | empty_149_fu_656_p2);

assign grp_fu_397_p3 = rx_shift2exhFifo_dout[128'd72];

assign grp_fu_738_p0 = grp_fu_738_p00;

assign grp_fu_738_p00 = ret_V_fu_728_p2;

assign grp_fu_738_p1 = 66'd12494450316;

assign grp_nbreadreq_fu_164_p3 = rx_shift2exhFifo_empty_n;

assign icmp_ln1019_fu_850_p2 = ((tmp_23_i_fu_840_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_428_p2 = ((opCode == 32'd17) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_506_p2 = ((tmp_16_fu_496_p4 == 16'd0) ? 1'b1 : 1'b0);

assign p_Result_3_fu_554_p2 = (shl_ln368_4_fu_548_p2 | and_ln368_fu_539_p2);

assign p_Result_4_fu_606_p2 = (and_ln368_4_fu_600_p2 | and_ln368_3_fu_594_p2);

assign p_Result_5_fu_612_p3 = ((icmp_ln58_fu_506_p2[0:0] == 1'b1) ? p_Result_3_fu_554_p2 : p_Result_4_fu_606_p2);

assign p_Result_s_fu_712_p5 = {{{{tmp_28_i_fu_702_p4}, {tmp_27_i_fu_692_p4}}, {tmp_26_i_fu_682_p4}}, {tmp_25_i_fu_672_p4}};

assign p_s_fu_819_p3 = {{tmp_reg_976}, {1'd0}};

assign rdmaHeader_ready_load_load_fu_458_p1 = rdmaHeader_ready;

assign ret_V_fu_728_p2 = (zext_ln1495_fu_724_p1 + 33'd1407);

assign rx_exh2dropFifo_din = reg_405_pp0_iter2_reg;

assign rx_ibh2exh_MetaFifo_read_read_fu_186_p2 = rx_ibh2exh_MetaFifo_dout;

assign shl_ln1_fu_869_p3 = {{p_Val2_3_reg_387}, {17'd0}};

assign shl_ln368_4_fu_548_p2 = zext_ln368_3_fu_545_p1 << zext_ln368_fu_523_p1;

assign shl_ln368_5_fu_576_p2 = zext_ln186_fu_512_p1 << zext_ln368_4_fu_568_p1;

assign shl_ln368_6_fu_582_p2 = 128'd340282366920938463463374607431768211455 << zext_ln368_5_fu_572_p1;

assign shl_ln368_fu_527_p2 = 128'd18446744073709551615 << zext_ln368_fu_523_p1;

assign shl_ln3_fu_827_p3 = {{p_Val2_4_reg_308_pp0_iter4_reg}, {17'd0}};

assign shl_ln58_1_fu_478_p3 = {{rdmaHeader_idx}, {6'd0}};

assign tmp_16_fu_496_p4 = {{add_ln58_fu_490_p2[22:7]}};

assign tmp_18_fu_515_p3 = {{trunc_ln58_1_fu_474_p1}, {6'd0}};

assign tmp_19_fu_560_p3 = {{trunc_ln58_fu_470_p1}, {6'd0}};

assign tmp_20_fu_780_p1 = reg_405_pp0_iter2_reg[31:0];

assign tmp_23_i_fu_840_p4 = {{p_Val2_3_reg_387[6:5]}};

assign tmp_25_i_fu_672_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_4_reg_308[127:120]}};

assign tmp_26_i_fu_682_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_4_reg_308[119:112]}};

assign tmp_27_i_fu_692_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_4_reg_308[111:104]}};

assign tmp_28_i_fu_702_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_4_reg_308[103:96]}};

assign tmp_i_nbreadreq_fu_178_p3 = rx_ibh2exh_MetaFifo_empty_n;

assign trunc_ln58_1_fu_474_p1 = rdmaHeader_idx[0:0];

assign trunc_ln58_fu_470_p1 = rdmaHeader_idx[0:0];

assign xor_ln368_2_fu_588_p2 = (shl_ln368_6_fu_582_p2 ^ 128'd340282366920938463463374607431768211455);

assign xor_ln368_fu_533_p2 = (shl_ln368_fu_527_p2 ^ 128'd340282366920938463463374607431768211455);

assign xor_ln58_fu_620_p2 = (icmp_ln58_fu_506_p2 ^ 1'd1);

assign zext_ln146_cast_fu_856_p3 = {{1'd1}, {icmp_ln1019_fu_850_p2}};

assign zext_ln146_fu_864_p1 = zext_ln146_cast_fu_856_p3;

assign zext_ln147_fu_877_p1 = shl_ln1_fu_869_p3;

assign zext_ln1495_fu_724_p1 = p_Result_s_fu_712_p5;

assign zext_ln181_fu_835_p1 = shl_ln3_fu_827_p3;

assign zext_ln186_fu_512_p1 = currWord_data_V_reg_896;

assign zext_ln368_3_fu_545_p1 = currWord_data_V_reg_896;

assign zext_ln368_4_fu_568_p1 = tmp_19_fu_560_p3;

assign zext_ln368_5_fu_572_p1 = tmp_19_fu_560_p3;

assign zext_ln368_fu_523_p1 = tmp_18_fu_515_p3;

assign zext_ln58_fu_486_p1 = shl_ln58_1_fu_478_p3;

endmodule //rocev2_top_rx_process_exh_64_s
