Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Apr  8 01:27:15 2024
| Host         : NSC-6KK5JG3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.908        0.000                      0                   52        0.185        0.000                      0                   52       41.166        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.908        0.000                      0                   52        0.185        0.000                      0                   52       41.166        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.908ns  (required time - arrival time)
  Source:                 echo/SCKr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/byte_data_sent_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.780%)  route 2.137ns (75.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 88.159 - 83.333 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.616     5.123    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  echo/SCKr_reg[1]/Q
                         net (fo=9, routed)           1.387     6.966    echo/SCKr[1]
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     7.090 f  echo/byte_data_sent[7]_i_4/O
                         net (fo=1, routed)           0.279     7.369    echo/byte_data_sent[7]_i_4_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  echo/byte_data_sent[7]_i_1/O
                         net (fo=7, routed)           0.471     7.965    echo/byte_data_sent[7]
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    88.159    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[1]/C
                         clock pessimism              0.272    88.431    
                         clock uncertainty           -0.035    88.396    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.524    87.872    echo/byte_data_sent_reg[1]
  -------------------------------------------------------------------
                         required time                         87.872    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                 79.908    

Slack (MET) :             79.908ns  (required time - arrival time)
  Source:                 echo/SCKr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/byte_data_sent_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.780%)  route 2.137ns (75.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 88.159 - 83.333 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.616     5.123    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  echo/SCKr_reg[1]/Q
                         net (fo=9, routed)           1.387     6.966    echo/SCKr[1]
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     7.090 f  echo/byte_data_sent[7]_i_4/O
                         net (fo=1, routed)           0.279     7.369    echo/byte_data_sent[7]_i_4_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  echo/byte_data_sent[7]_i_1/O
                         net (fo=7, routed)           0.471     7.965    echo/byte_data_sent[7]
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    88.159    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[2]/C
                         clock pessimism              0.272    88.431    
                         clock uncertainty           -0.035    88.396    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.524    87.872    echo/byte_data_sent_reg[2]
  -------------------------------------------------------------------
                         required time                         87.872    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                 79.908    

Slack (MET) :             79.908ns  (required time - arrival time)
  Source:                 echo/SCKr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/byte_data_sent_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.780%)  route 2.137ns (75.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 88.159 - 83.333 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.616     5.123    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  echo/SCKr_reg[1]/Q
                         net (fo=9, routed)           1.387     6.966    echo/SCKr[1]
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     7.090 f  echo/byte_data_sent[7]_i_4/O
                         net (fo=1, routed)           0.279     7.369    echo/byte_data_sent[7]_i_4_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  echo/byte_data_sent[7]_i_1/O
                         net (fo=7, routed)           0.471     7.965    echo/byte_data_sent[7]
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    88.159    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[3]/C
                         clock pessimism              0.272    88.431    
                         clock uncertainty           -0.035    88.396    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.524    87.872    echo/byte_data_sent_reg[3]
  -------------------------------------------------------------------
                         required time                         87.872    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                 79.908    

Slack (MET) :             79.908ns  (required time - arrival time)
  Source:                 echo/SCKr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/byte_data_sent_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.780%)  route 2.137ns (75.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 88.159 - 83.333 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.616     5.123    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  echo/SCKr_reg[1]/Q
                         net (fo=9, routed)           1.387     6.966    echo/SCKr[1]
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     7.090 f  echo/byte_data_sent[7]_i_4/O
                         net (fo=1, routed)           0.279     7.369    echo/byte_data_sent[7]_i_4_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  echo/byte_data_sent[7]_i_1/O
                         net (fo=7, routed)           0.471     7.965    echo/byte_data_sent[7]
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    88.159    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[4]/C
                         clock pessimism              0.272    88.431    
                         clock uncertainty           -0.035    88.396    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.524    87.872    echo/byte_data_sent_reg[4]
  -------------------------------------------------------------------
                         required time                         87.872    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                 79.908    

Slack (MET) :             79.908ns  (required time - arrival time)
  Source:                 echo/SCKr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/byte_data_sent_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.780%)  route 2.137ns (75.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 88.159 - 83.333 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.616     5.123    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  echo/SCKr_reg[1]/Q
                         net (fo=9, routed)           1.387     6.966    echo/SCKr[1]
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     7.090 f  echo/byte_data_sent[7]_i_4/O
                         net (fo=1, routed)           0.279     7.369    echo/byte_data_sent[7]_i_4_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  echo/byte_data_sent[7]_i_1/O
                         net (fo=7, routed)           0.471     7.965    echo/byte_data_sent[7]
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    88.159    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[5]/C
                         clock pessimism              0.272    88.431    
                         clock uncertainty           -0.035    88.396    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.524    87.872    echo/byte_data_sent_reg[5]
  -------------------------------------------------------------------
                         required time                         87.872    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                 79.908    

Slack (MET) :             79.908ns  (required time - arrival time)
  Source:                 echo/SCKr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/byte_data_sent_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.780%)  route 2.137ns (75.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 88.159 - 83.333 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.616     5.123    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  echo/SCKr_reg[1]/Q
                         net (fo=9, routed)           1.387     6.966    echo/SCKr[1]
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     7.090 f  echo/byte_data_sent[7]_i_4/O
                         net (fo=1, routed)           0.279     7.369    echo/byte_data_sent[7]_i_4_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  echo/byte_data_sent[7]_i_1/O
                         net (fo=7, routed)           0.471     7.965    echo/byte_data_sent[7]
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    88.159    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[6]/C
                         clock pessimism              0.272    88.431    
                         clock uncertainty           -0.035    88.396    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.524    87.872    echo/byte_data_sent_reg[6]
  -------------------------------------------------------------------
                         required time                         87.872    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                 79.908    

Slack (MET) :             79.908ns  (required time - arrival time)
  Source:                 echo/SCKr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/byte_data_sent_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.780%)  route 2.137ns (75.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 88.159 - 83.333 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.616     5.123    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  echo/SCKr_reg[1]/Q
                         net (fo=9, routed)           1.387     6.966    echo/SCKr[1]
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     7.090 f  echo/byte_data_sent[7]_i_4/O
                         net (fo=1, routed)           0.279     7.369    echo/byte_data_sent[7]_i_4_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  echo/byte_data_sent[7]_i_1/O
                         net (fo=7, routed)           0.471     7.965    echo/byte_data_sent[7]
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    88.159    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[7]/C
                         clock pessimism              0.272    88.431    
                         clock uncertainty           -0.035    88.396    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.524    87.872    echo/byte_data_sent_reg[7]
  -------------------------------------------------------------------
                         required time                         87.872    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                 79.908    

Slack (MET) :             80.383ns  (required time - arrival time)
  Source:                 echo/SCKr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/byte_data_received_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.606ns (22.832%)  route 2.048ns (77.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 88.159 - 83.333 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.616     5.123    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.579 r  echo/SCKr_reg[1]/Q
                         net (fo=9, routed)           1.387     6.966    echo/SCKr[1]
    SLICE_X0Y56          LUT5 (Prop_lut5_I2_O)        0.150     7.116 r  echo/byte_data_received[0]_i_1/O
                         net (fo=1, routed)           0.661     7.778    echo/byte_data_received[0]_i_1_n_0
    SLICE_X1Y56          FDRE                                         r  echo/byte_data_received_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    88.159    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/byte_data_received_reg[0]/C
                         clock pessimism              0.297    88.456    
                         clock uncertainty           -0.035    88.421    
    SLICE_X1Y56          FDRE (Setup_fdre_C_D)       -0.260    88.161    echo/byte_data_received_reg[0]
  -------------------------------------------------------------------
                         required time                         88.161    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                 80.383    

Slack (MET) :             80.859ns  (required time - arrival time)
  Source:                 echo/SCKr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/byte_data_sent_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.608ns (29.860%)  route 1.428ns (70.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 88.159 - 83.333 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.616     5.123    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  echo/SCKr_reg[1]/Q
                         net (fo=9, routed)           1.101     6.681    echo/SCKr[1]
    SLICE_X1Y55          LUT4 (Prop_lut4_I2_O)        0.152     6.833 r  echo/byte_data_sent[7]_i_2/O
                         net (fo=7, routed)           0.327     7.160    echo/byte_data_sent[7]_i_2_n_0
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    88.159    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[1]/C
                         clock pessimism              0.272    88.431    
                         clock uncertainty           -0.035    88.396    
    SLICE_X2Y55          FDRE (Setup_fdre_C_CE)      -0.377    88.019    echo/byte_data_sent_reg[1]
  -------------------------------------------------------------------
                         required time                         88.019    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                 80.859    

Slack (MET) :             80.859ns  (required time - arrival time)
  Source:                 echo/SCKr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/byte_data_sent_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.608ns (29.860%)  route 1.428ns (70.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 88.159 - 83.333 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.616     5.123    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  echo/SCKr_reg[1]/Q
                         net (fo=9, routed)           1.101     6.681    echo/SCKr[1]
    SLICE_X1Y55          LUT4 (Prop_lut4_I2_O)        0.152     6.833 r  echo/byte_data_sent[7]_i_2/O
                         net (fo=7, routed)           0.327     7.160    echo/byte_data_sent[7]_i_2_n_0
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    88.159    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[2]/C
                         clock pessimism              0.272    88.431    
                         clock uncertainty           -0.035    88.396    
    SLICE_X2Y55          FDRE (Setup_fdre_C_CE)      -0.377    88.019    echo/byte_data_sent_reg[2]
  -------------------------------------------------------------------
                         required time                         88.019    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                 80.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 echo/byte_data_received_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/LED_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.458    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/byte_data_received_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  echo/byte_data_received_reg[0]/Q
                         net (fo=2, routed)           0.127     1.726    echo/byte_data_received_reg_n_0_[0]
    SLICE_X0Y56          FDRE                                         r  echo/LED_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.973    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  echo/LED_reg/C
                         clock pessimism             -0.502     1.471    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.070     1.541    echo/LED_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 echo/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/byte_received_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.458    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.128     1.586 r  echo/bitcnt_reg[1]/Q
                         net (fo=4, routed)           0.069     1.655    echo/bitcnt[1]
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.099     1.754 r  echo/byte_received_i_1/O
                         net (fo=1, routed)           0.000     1.754    echo/byte_received_i_1_n_0
    SLICE_X1Y56          FDRE                                         r  echo/byte_received_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.973    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/byte_received_reg/C
                         clock pessimism             -0.515     1.458    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.092     1.550    echo/byte_received_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 echo/byte_data_sent_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/byte_data_sent_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.458    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  echo/byte_data_sent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  echo/byte_data_sent_reg[0]/Q
                         net (fo=2, routed)           0.117     1.716    echo/byte_data_sent_reg_n_0_[0]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  echo/byte_data_sent[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    echo/byte_data_sent[0]_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  echo/byte_data_sent_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.973    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  echo/byte_data_sent_reg[0]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.091     1.549    echo/byte_data_sent_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 echo/byte_data_sent_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/MISO_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.148ns (59.033%)  route 0.103ns (40.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.458    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.148     1.606 r  echo/byte_data_sent_reg[7]/Q
                         net (fo=1, routed)           0.103     1.709    echo/byte_data_sent_reg_n_0_[7]
    SLICE_X1Y54          FDRE                                         r  echo/MISO_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.973    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  echo/MISO_tristate_oe_reg/C
                         clock pessimism             -0.499     1.474    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.017     1.491    echo/MISO_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 echo/byte_data_sent_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/byte_data_sent_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.458    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.148     1.606 r  echo/byte_data_sent_reg[5]/Q
                         net (fo=1, routed)           0.093     1.699    echo/byte_data_sent_reg_n_0_[5]
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.099     1.798 r  echo/byte_data_sent[6]_i_1/O
                         net (fo=1, routed)           0.000     1.798    echo/byte_data_sent[6]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.973    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  echo/byte_data_sent_reg[6]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.121     1.579    echo/byte_data_sent_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 echo/SCKr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/bitcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.232%)  route 0.092ns (28.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.458    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  echo/SCKr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     1.586 r  echo/SCKr_reg[2]/Q
                         net (fo=8, routed)           0.092     1.678    echo/SCKr[2]
    SLICE_X0Y55          LUT6 (Prop_lut6_I1_O)        0.099     1.777 r  echo/bitcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    echo/bitcnt[2]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  echo/bitcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.973    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  echo/bitcnt_reg[2]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.091     1.549    echo/bitcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 echo/SCKr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/SCKr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.458    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.128     1.586 r  echo/SCKr_reg[0]/Q
                         net (fo=1, routed)           0.120     1.705    echo/SCKr[0]
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.973    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[1]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.017     1.475    echo/SCKr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 echo/SSELr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/SSELr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.458    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  echo/SSELr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  echo/SSELr_reg[0]/Q
                         net (fo=1, routed)           0.172     1.771    echo/SSELr[0]
    SLICE_X0Y55          FDRE                                         r  echo/SSELr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.973    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  echo/SSELr_reg[1]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.070     1.528    echo/SSELr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 echo/bitcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/bitcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.458    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/bitcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  echo/bitcnt_reg[0]/Q
                         net (fo=5, routed)           0.180     1.779    echo/bitcnt[0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I3_O)        0.042     1.821 r  echo/bitcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    echo/bitcnt[1]_i_1_n_0
    SLICE_X1Y56          FDRE                                         r  echo/bitcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.973    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/bitcnt_reg[1]/C
                         clock pessimism             -0.515     1.458    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.107     1.565    echo/bitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 echo/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            echo/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.227ns (57.483%)  route 0.168ns (42.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.458    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  echo/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128     1.586 r  echo/cnt_reg[2]/Q
                         net (fo=6, routed)           0.168     1.754    echo/cnt_reg__0[2]
    SLICE_X2Y56          LUT6 (Prop_lut6_I3_O)        0.099     1.853 r  echo/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.853    echo/p_0_in[5]
    SLICE_X2Y56          FDRE                                         r  echo/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.973    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  echo/cnt_reg[5]/C
                         clock pessimism             -0.502     1.471    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.121     1.592    echo/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK12MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16  CLK12MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y55     ck_io12_miso_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y56     echo/LED_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y54     echo/MISO_tristate_oe_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y55     echo/MOSIr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y55     echo/MOSIr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y56     echo/SCKr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y56     echo/SCKr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y55     echo/SCKr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y55     echo/SSELr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y55     ck_io12_miso_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y55     ck_io12_miso_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y56     echo/LED_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y56     echo/LED_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y54     echo/MISO_tristate_oe_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y54     echo/MISO_tristate_oe_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y55     echo/MOSIr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y55     echo/MOSIr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y55     echo/MOSIr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X1Y55     echo/MOSIr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y55     ck_io12_miso_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y55     ck_io12_miso_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y56     echo/LED_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y56     echo/LED_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y54     echo/MISO_tristate_oe_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y54     echo/MISO_tristate_oe_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y55     echo/MOSIr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y55     echo/MOSIr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y55     echo/MOSIr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y55     echo/MOSIr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 echo/LED_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.031ns  (logic 3.978ns (65.970%)  route 2.052ns (34.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.616     5.123    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  echo/LED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     5.579 r  echo/LED_reg/Q
                         net (fo=1, routed)           2.052     7.632    led0_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.522    11.154 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.154    led0
    E18                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_io12_miso_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ck_io12_miso
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.752ns  (logic 4.124ns (71.696%)  route 1.628ns (28.304%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.616     5.123    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  ck_io12_miso_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.419     5.542 f  ck_io12_miso_OBUFT_inst_i_1/Q
                         net (fo=1, routed)           1.628     7.170    ck_io12_miso_TRI
    K14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.705    10.875 r  ck_io12_miso_OBUFT_inst/O
                         net (fo=0)                   0.000    10.875    ck_io12_miso
    K14                                                               r  ck_io12_miso (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ck_io12_miso_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ck_io12_miso
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.599ns  (logic 1.006ns (62.914%)  route 0.593ns (37.086%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.458    CLK12MHZ_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  ck_io12_miso_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.128     1.586 r  ck_io12_miso_OBUFT_inst_i_1/Q
                         net (fo=1, routed)           0.593     2.179    ck_io12_miso_TRI
    K14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.057 r  ck_io12_miso_OBUFT_inst/O
                         net (fo=0)                   0.000     3.057    ck_io12_miso
    K14                                                               r  ck_io12_miso (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 echo/LED_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.364ns (73.368%)  route 0.495ns (26.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.458    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  echo/LED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  echo/LED_reg/Q
                         net (fo=1, routed)           0.495     2.094    led0_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.318 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.318    led0
    E18                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ck_io13_sck
                            (input port)
  Destination:            echo/SCKr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.819ns  (logic 1.453ns (51.546%)  route 1.366ns (48.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  ck_io13_sck (IN)
                         net (fo=0)                   0.000     0.000    ck_io13_sck
    G16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ck_io13_sck_IBUF_inst/O
                         net (fo=1, routed)           1.366     2.819    echo/SCKr_reg[0]_0[0]
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498     4.826    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[0]/C

Slack:                    inf
  Source:                 ck_io10_ss
                            (input port)
  Destination:            echo/SSELr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.374ns  (logic 1.478ns (62.256%)  route 0.896ns (37.744%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  ck_io10_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_io10_ss
    H16                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ck_io10_ss_IBUF_inst/O
                         net (fo=1, routed)           0.896     2.374    echo/D[0]
    SLICE_X0Y55          FDRE                                         r  echo/SSELr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498     4.826    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  echo/SSELr_reg[0]/C

Slack:                    inf
  Source:                 ck_io11_mosi
                            (input port)
  Destination:            echo/MOSIr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.372ns  (logic 1.479ns (62.343%)  route 0.893ns (37.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  ck_io11_mosi (IN)
                         net (fo=0)                   0.000     0.000    ck_io11_mosi
    H17                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ck_io11_mosi_IBUF_inst/O
                         net (fo=1, routed)           0.893     2.372    echo/MOSIr_reg[0]_0[0]
    SLICE_X1Y55          FDRE                                         r  echo/MOSIr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498     4.826    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  echo/MOSIr_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ck_io10_ss
                            (input port)
  Destination:            echo/SSELr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.246ns (42.525%)  route 0.332ns (57.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  ck_io10_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_io10_ss
    H16                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ck_io10_ss_IBUF_inst/O
                         net (fo=1, routed)           0.332     0.577    echo/D[0]
    SLICE_X0Y55          FDRE                                         r  echo/SSELr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.973    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  echo/SSELr_reg[0]/C

Slack:                    inf
  Source:                 ck_io11_mosi
                            (input port)
  Destination:            echo/MOSIr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.247ns (41.734%)  route 0.344ns (58.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  ck_io11_mosi (IN)
                         net (fo=0)                   0.000     0.000    ck_io11_mosi
    H17                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ck_io11_mosi_IBUF_inst/O
                         net (fo=1, routed)           0.344     0.591    echo/MOSIr_reg[0]_0[0]
    SLICE_X1Y55          FDRE                                         r  echo/MOSIr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.973    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  echo/MOSIr_reg[0]/C

Slack:                    inf
  Source:                 ck_io13_sck
                            (input port)
  Destination:            echo/SCKr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.221ns (28.451%)  route 0.556ns (71.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  ck_io13_sck (IN)
                         net (fo=0)                   0.000     0.000    ck_io13_sck
    G16                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ck_io13_sck_IBUF_inst/O
                         net (fo=1, routed)           0.556     0.777    echo/SCKr_reg[0]_0[0]
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.973    echo/CLK12MHZ_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  echo/SCKr_reg[0]/C





