<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › dvb › b2c2 › flexcop_ibi_value_be.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>flexcop_ibi_value_be.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Linux driver for digital TV devices equipped with B2C2 FlexcopII(b)/III</span>
<span class="cm"> * register descriptions</span>
<span class="cm"> * see flexcop.c for copyright information</span>
<span class="cm"> */</span>
<span class="cm">/* This file is automatically generated, do not edit things here. */</span>
<span class="cp">#ifndef __FLEXCOP_IBI_VALUE_INCLUDED__</span>
<span class="cp">#define __FLEXCOP_IBI_VALUE_INCLUDED__</span>

<span class="k">typedef</span> <span class="k">union</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">raw</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">dma_address0</span>                   <span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">dma_0No_update</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">dma_0start</span>                     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">dma_0x0</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">dma_addr_size</span>                  <span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">DMA_maxpackets</span>                 <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">dma_0x4_remap</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">dma_addr_size</span>                  <span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">unused</span>                         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">dma1timer</span>                      <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">dma_0x4_read</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">dma_addr_size</span>                  <span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">dmatimer</span>                       <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">unused</span>                         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">dma_0x4_write</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">dma_cur_addr</span>                   <span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">unused</span>                         <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">dma_0x8</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">dma_address1</span>                   <span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">remap_enable</span>                   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">dma_1start</span>                     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">dma_0xc</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">st_done</span>                        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">no_base_addr_ack_error</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">twoWS_port_reg</span>                 <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">total_bytes</span>                    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">twoWS_rw</span>                       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">working_start</span>                  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">data1_reg</span>                      <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">baseaddr</span>                       <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved1</span>                      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">chipaddr</span>                       <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">tw_sm_c_100</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">unused</span>                         <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">force_stop</span>                     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">exlicit_stops</span>                  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">data4_reg</span>                      <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">data3_reg</span>                      <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">data2_reg</span>                      <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">tw_sm_c_104</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved2</span>                      <span class="o">:</span><span class="mi">19</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">tlo1</span>                           <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved1</span>                      <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">thi1</span>                           <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">tw_sm_c_108</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved2</span>                      <span class="o">:</span><span class="mi">19</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">tlo1</span>                           <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved1</span>                      <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">thi1</span>                           <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">tw_sm_c_10c</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved2</span>                      <span class="o">:</span><span class="mi">19</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">tlo1</span>                           <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved1</span>                      <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">thi1</span>                           <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">tw_sm_c_110</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">LNB_CTLPrescaler_sig</span>           <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">LNB_CTLLowCount_sig</span>            <span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">LNB_CTLHighCount_sig</span>           <span class="o">:</span><span class="mi">15</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">lnb_switch_freq_200</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">Rev_N_sig_reserved2</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Rev_N_sig_caps</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Rev_N_sig_reserved1</span>            <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Rev_N_sig_revision_hi</span>          <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved</span>                       <span class="o">:</span><span class="mi">20</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Per_reset_sig</span>                  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">LNB_L_H_sig</span>                    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">ACPI3_sig</span>                      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">ACPI1_sig</span>                      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">misc_204</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">unused</span>                         <span class="o">:</span> <span class="mi">9</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Mailbox_from_V8_Enable_sig</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">DMA2_Size_IRQ_Enable_sig</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">DMA1_Size_IRQ_Enable_sig</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">DMA2_Timer_Enable_sig</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">DMA2_IRQ_Enable_sig</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">DMA1_Timer_Enable_sig</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">DMA1_IRQ_Enable_sig</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Rcv_Data_sig</span>                   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">MAC_filter_Mode_sig</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Multi2_Enable_sig</span>              <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Per_CA_Enable_sig</span>              <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">SMC_Enable_sig</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">CA_Enable_sig</span>                  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">WAN_CA_Enable_sig</span>              <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">WAN_Enable_sig</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Mask_filter_sig</span>                <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Null_filter_sig</span>                <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">ECM_filter_sig</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">EMM_filter_sig</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">PMT_filter_sig</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">PCR_filter_sig</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Stream2_filter_sig</span>             <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Stream1_filter_sig</span>             <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">ctrl_208</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved</span>                       <span class="o">:</span><span class="mi">21</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Transport_Error</span>                <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">LLC_SNAP_FLAG_set</span>              <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Continuity_error_flag</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Data_receiver_error</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Mailbox_from_V8_Status_sig</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">DMA2_Size_IRQ_Status</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">DMA1_Size_IRQ_Status</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">DMA2_Timer_Status</span>              <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">DMA2_IRQ_Status</span>                <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">DMA1_Timer_Status</span>              <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">DMA1_IRQ_Status</span>                <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">irq_20c</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">Special_controls</span>               <span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Block_reset_enable</span>             <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reset_block_700</span>                <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reset_block_600</span>                <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reset_block_500</span>                <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reset_block_400</span>                <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reset_block_300</span>                <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reset_block_200</span>                <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reset_block_100</span>                <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reset_block_000</span>                <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">sw_reset_210</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">unused2</span>                        <span class="o">:</span><span class="mi">20</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">polarity_PS_ERR_sig</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">polarity_PS_SYNC_sig</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">polarity_PS_VALID_sig</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">polarity_PS_CLK_sig</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">unused1</span>                        <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">s2p_sel_sig</span>                    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">section_pkg_enable_sig</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">halt_V8_sig</span>                    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">v2WS_oe_sig</span>                    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">vuart_oe_sig</span>                   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">misc_214</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">Mailbox_from_V8</span>                <span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">mbox_v8_to_host_218</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">sysramaccess_busmuster</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">sysramaccess_write</span>             <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">unused</span>                         <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">sysramaccess_addr</span>              <span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">sysramaccess_data</span>              <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">mbox_host_to_v8_21c</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">debug_fifo_problem</span>             <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">debug_flag_write_status00</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Stream2_trans</span>                  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Stream2_PID</span>                    <span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">debug_flag_pid_saved</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">MAC_Multicast_filter</span>           <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Stream1_trans</span>                  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Stream1_PID</span>                    <span class="o">:</span><span class="mi">13</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">pid_filter_300</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved</span>                       <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">PMT_trans</span>                      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">PMT_PID</span>                        <span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">debug_overrun2</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">debug_overrun3</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">PCR_trans</span>                      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">PCR_PID</span>                        <span class="o">:</span><span class="mi">13</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">pid_filter_304</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved</span>                       <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">ECM_trans</span>                      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">ECM_PID</span>                        <span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">EMM_filter_6</span>                   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">EMM_filter_4</span>                   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">EMM_trans</span>                      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">EMM_PID</span>                        <span class="o">:</span><span class="mi">13</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">pid_filter_308</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">unused2</span>                        <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Group_mask</span>                     <span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">unused1</span>                        <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Group_trans</span>                    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Group_PID</span>                      <span class="o">:</span><span class="mi">13</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">pid_filter_30c_ext_ind_0_7</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">unused</span>                         <span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">net_master_read</span>                <span class="o">:</span><span class="mi">17</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">pid_filter_30c_ext_ind_1</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">unused</span>                         <span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">net_master_write</span>               <span class="o">:</span><span class="mi">17</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">pid_filter_30c_ext_ind_2</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">unused</span>                         <span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">next_net_master_write</span>          <span class="o">:</span><span class="mi">17</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">pid_filter_30c_ext_ind_3</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved2</span>                      <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">stack_read</span>                     <span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved1</span>                      <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">state_write</span>                    <span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">unused1</span>                        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">pid_filter_30c_ext_ind_4</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">unused</span>                         <span class="o">:</span><span class="mi">22</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">stack_cnt</span>                      <span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">pid_filter_30c_ext_ind_5</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">unused</span>                         <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">data_size_reg</span>                  <span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">write_status4</span>                  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">write_status1</span>                  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pid_fsm_save_reg300</span>            <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pid_fsm_save_reg4</span>              <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pid_fsm_save_reg3</span>              <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pid_fsm_save_reg2</span>              <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pid_fsm_save_reg1</span>              <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pid_fsm_save_reg0</span>              <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">pid_filter_30c_ext_ind_6</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">unused</span>                         <span class="o">:</span><span class="mi">22</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pass_alltables</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">AB_select</span>                      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">extra_index_reg</span>                <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">index_reg</span>                      <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">index_reg_310</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved</span>                       <span class="o">:</span><span class="mi">17</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">PID_enable_bit</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">PID_trans</span>                      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">PID</span>                            <span class="o">:</span><span class="mi">13</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">pid_n_reg_314</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved</span>                       <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">HighAB_bit</span>                     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Enable_bit</span>                     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">A6_byte</span>                        <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">A5_byte</span>                        <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">A4_byte</span>                        <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">mac_low_reg_318</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved</span>                       <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">A3_byte</span>                        <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">A2_byte</span>                        <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">A1_byte</span>                        <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">mac_high_reg_31c</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">data_Tag_ID</span>                    <span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved</span>                       <span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">data_tag_400</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">Card_IDbyte3</span>                   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Card_IDbyte4</span>                   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Card_IDbyte5</span>                   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Card_IDbyte6</span>                   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">card_id_408</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">Card_IDbyte1</span>                   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Card_IDbyte2</span>                   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">card_id_40c</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">MAC6</span>                           <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">MAC3</span>                           <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">MAC2</span>                           <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">MAC1</span>                           <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">mac_address_418</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved</span>                       <span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">MAC8</span>                           <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">MAC7</span>                           <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">mac_address_41c</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved</span>                       <span class="o">:</span><span class="mi">21</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">txbuffempty</span>                    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">ReceiveByteFrameError</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">ReceiveDataReady</span>               <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">transmitter_data_byte</span>          <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">ci_600</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">pi_component_reg</span>               <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pi_rw</span>                          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pi_ha</span>                          <span class="o">:</span><span class="mi">20</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pi_d</span>                           <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">pi_604</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">pi_busy_n</span>                      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pi_wait_n</span>                      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pi_timeout_status</span>              <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pi_CiMax_IRQ_n</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">config_cclk</span>                    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">config_cs_n</span>                    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">config_wr_n</span>                    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">config_Prog_n</span>                  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">config_Init_stat</span>               <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">config_Done_stat</span>               <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pcmcia_b_mod_pwr_n</span>             <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pcmcia_a_mod_pwr_n</span>             <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved</span>                       <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Timer_addr</span>                     <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">unused</span>                         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">timer_data</span>                     <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Timer_Load_req</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">Timer_Read_req</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">oncecycle_read</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">serialReset</span>                    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">pi_608</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved</span>                       <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">rw_flag</span>                        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">dvb_en</span>                         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">key_array_row</span>                  <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">key_array_col</span>                  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">key_code</span>                       <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">key_enable</span>                     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">PID</span>                            <span class="o">:</span><span class="mi">13</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">dvb_reg_60c</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">start_sram_ibi</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved2</span>                      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">ce_pin_reg</span>                     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">oe_pin_reg</span>                     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved1</span>                      <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">sc_xfer_bit</span>                    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">sram_data</span>                      <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">sram_rw</span>                        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">sram_addr</span>                      <span class="o">:</span><span class="mi">15</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">sram_ctrl_reg_700</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">net_addr_write</span>                 <span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">net_addr_read</span>                  <span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">net_buf_reg_704</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">cai_cnt</span>                        <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved2</span>                      <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">cai_write</span>                      <span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved1</span>                      <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">cai_read</span>                       <span class="o">:</span><span class="mi">11</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cai_buf_reg_708</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">cao_cnt</span>                        <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved2</span>                      <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">cap_write</span>                      <span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved1</span>                      <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">cao_read</span>                       <span class="o">:</span><span class="mi">11</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cao_buf_reg_70c</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">media_cnt</span>                      <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved2</span>                      <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">media_write</span>                    <span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved1</span>                      <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">media_read</span>                     <span class="o">:</span><span class="mi">11</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">media_buf_reg_710</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved</span>                       <span class="o">:</span><span class="mi">17</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">ctrl_maximumfill</span>               <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">ctrl_sramdma</span>                   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">ctrl_usb_wan</span>                   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">cao_ovflow_error</span>               <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">cai_ovflow_error</span>               <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">media_ovflow_error</span>             <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">net_ovflow_error</span>               <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">MEDIA_Dest</span>                     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">CAO_Dest</span>                       <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">CAI_Dest</span>                       <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">NET_Dest</span>                       <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">sram_dest_reg_714</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved3</span>                      <span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">net_addr_write</span>                 <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved2</span>                      <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">net_addr_read</span>                  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved1</span>                      <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">net_cnt</span>                        <span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">net_buf_reg_718</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reserved3</span>                      <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">wan_pkt_frame</span>                  <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved2</span>                      <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">sram_memmap</span>                    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">sram_chip</span>                      <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">wan_wait_state</span>                 <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved1</span>                      <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">wan_speed_sig</span>                  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">wan_ctrl_reg_71c</span><span class="p">;</span>
<span class="p">}</span> <span class="n">flexcop_ibi_value</span><span class="p">;</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
