<p align="center">
  <img src="assets/logo.png" height="150" alt="LOGO">
</p>

# Verilog Primitives
A set of verilog primitive logic blocks and circuitry intended to be used as
part of more complex projects

---

## Author

* Author: Gustavo Ale
* GitHub: https://github.com/GustavoAle
* Email: gustavo.engca@gmail.com
