Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Sat Oct 10 13:56:49 2020
| Host             : Lixiang running 64-bit major release  (build 9200)
| Command          : report_power -file bram_random_walk_power_routed.rpt -pb bram_random_walk_power_summary_routed.pb -rpx bram_random_walk_power_routed.rpx
| Design           : bram_random_walk
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 18.429       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 17.665       |
| Device Static (W)        | 0.763        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 82.0         |
| Junction Temperature (C) | 43.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     9.217 |     2251 |       --- |             --- |
|   LUT as Logic |     7.712 |     1432 |    274080 |            0.52 |
|   CARRY8       |     1.402 |      204 |     34260 |            0.60 |
|   Register     |     0.102 |      449 |    548160 |            0.08 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       16 |       --- |             --- |
| Signals        |     8.026 |     2106 |       --- |             --- |
| DSPs           |     0.216 |        3 |      2520 |            0.12 |
| I/O            |     0.207 |       81 |       328 |           24.70 |
| Static Power   |     0.763 |          |           |                 |
| Total          |    18.429 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |    20.894 |      20.539 |      0.354 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.184 |       0.145 |      0.039 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.187 |       0.000 |      0.187 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.036 |       0.004 |      0.033 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.043 |       0.043 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| bram_random_walk        |    17.665 |
|   clk_IBUF_inst         |     0.007 |
|   clk_divier1           |     0.129 |
|   clk_divier2           |     0.137 |
|   clk_divier3           |     0.684 |
|   data_in_IBUF[0]_inst  |     0.011 |
|   data_in_IBUF[10]_inst |     0.011 |
|   data_in_IBUF[11]_inst |     0.011 |
|   data_in_IBUF[12]_inst |     0.012 |
|   data_in_IBUF[13]_inst |     0.011 |
|   data_in_IBUF[14]_inst |     0.011 |
|   data_in_IBUF[15]_inst |     0.010 |
|   data_in_IBUF[16]_inst |     0.011 |
|   data_in_IBUF[17]_inst |     0.011 |
|   data_in_IBUF[18]_inst |     0.012 |
|   data_in_IBUF[19]_inst |     0.011 |
|   data_in_IBUF[1]_inst  |     0.011 |
|   data_in_IBUF[20]_inst |     0.012 |
|   data_in_IBUF[21]_inst |     0.011 |
|   data_in_IBUF[22]_inst |     0.012 |
|   data_in_IBUF[23]_inst |     0.011 |
|   data_in_IBUF[24]_inst |     0.011 |
|   data_in_IBUF[25]_inst |     0.011 |
|   data_in_IBUF[26]_inst |     0.011 |
|   data_in_IBUF[27]_inst |     0.012 |
|   data_in_IBUF[28]_inst |     0.013 |
|   data_in_IBUF[29]_inst |     0.012 |
|   data_in_IBUF[2]_inst  |     0.012 |
|   data_in_IBUF[30]_inst |     0.011 |
|   data_in_IBUF[31]_inst |     0.013 |
|   data_in_IBUF[3]_inst  |     0.010 |
|   data_in_IBUF[4]_inst  |     0.010 |
|   data_in_IBUF[5]_inst  |     0.011 |
|   data_in_IBUF[6]_inst  |     0.012 |
|   data_in_IBUF[7]_inst  |     0.011 |
|   data_in_IBUF[8]_inst  |     0.010 |
|   data_in_IBUF[9]_inst  |     0.011 |
|   lfsr_ins1             |     9.259 |
|   ready_IBUF_inst       |     0.006 |
+-------------------------+-----------+


