# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FPGA_calculator.srcs/sources_1/imports/FPGA_project/calculate.v" \
"../../../../FPGA_calculator.srcs/sources_1/imports/FPGA_project/clock_divider.v" \
"../../../../FPGA_calculator.srcs/sources_1/imports/FPGA_project/interface.v" \
"../../../../FPGA_calculator.srcs/sources_1/imports/FPGA_project/keypad_driver.v" \
"../../../../FPGA_calculator.srcs/sources_1/imports/FPGA_project/segment_driver.v" \
"../../../../FPGA_calculator.srcs/sources_1/imports/FPGA_project/top_calculator.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
