\doxysection{Referencia de la estructura IWDG\+\_\+\+Type\+Def}
\hypertarget{structIWDG__TypeDef}{}\label{structIWDG__TypeDef}\index{IWDG\_TypeDef@{IWDG\_TypeDef}}


Independent WATCHDOG.  




{\ttfamily \#include $<$stm32f439xx.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIWDG__TypeDef_a2f692354bde770f2a5e3e1b294ec064b}{KR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIWDG__TypeDef_af8d25514079514d38c104402f46470af}{PR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIWDG__TypeDef_a7015e1046dbd3ea8783b33dc11a69e52}{RLR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIWDG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
Independent WATCHDOG. 

\doxysubsection{Documentaci칩n de campos}
\Hypertarget{structIWDG__TypeDef_a2f692354bde770f2a5e3e1b294ec064b}\label{structIWDG__TypeDef_a2f692354bde770f2a5e3e1b294ec064b} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!KR@{KR}}
\index{KR@{KR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KR}{KR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KR}

IWDG Key register, Address offset\+: 0x00 \Hypertarget{structIWDG__TypeDef_af8d25514079514d38c104402f46470af}\label{structIWDG__TypeDef_af8d25514079514d38c104402f46470af} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!PR@{PR}}
\index{PR@{PR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR}{PR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PR}

IWDG Prescaler register, Address offset\+: 0x04 \Hypertarget{structIWDG__TypeDef_a7015e1046dbd3ea8783b33dc11a69e52}\label{structIWDG__TypeDef_a7015e1046dbd3ea8783b33dc11a69e52} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!RLR@{RLR}}
\index{RLR@{RLR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RLR}{RLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RLR}

IWDG Reload register, Address offset\+: 0x08 \Hypertarget{structIWDG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}\label{structIWDG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!SR@{SR}}
\index{SR@{SR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

IWDG Status register, Address offset\+: 0x0C 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\end{DoxyCompactItemize}
