Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 22 21:19:18 2025
| Host         : NanwanPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      3 |            1 |
|      4 |            1 |
|      7 |            1 |
|      8 |            4 |
|     10 |            1 |
|     11 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           29 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             202 |           63 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+-------------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | dac_inst/dac_wr1_n_i_1_n_0      | filter_inst/led_OBUF[1]             |                1 |              1 |
|  clk_IBUF_BUFG | dac_inst/dac_xfer_n_i_1_n_0     | filter_inst/led_OBUF[1]             |                1 |              1 |
|  clk_IBUF_BUFG | dac_inst/dac_wr2_n_i_1_n_0      | filter_inst/led_OBUF[1]             |                1 |              1 |
|  clk_IBUF_BUFG | dac_inst/dac_cs_n_i_1_n_0       | filter_inst/led_OBUF[1]             |                1 |              1 |
|  clk_IBUF_BUFG |                                 |                                     |                2 |              3 |
|  clk_IBUF_BUFG | dac_inst/delay_counter          | filter_inst/led_OBUF[1]             |                1 |              4 |
|  clk_IBUF_BUFG | decoder_inst/output_enable      | decoder_inst/clk_counter[6]_i_1_n_0 |                2 |              7 |
|  clk_IBUF_BUFG | uart_rx_inst/data_valid_i_1_n_0 | filter_inst/led_OBUF[1]             |                4 |              8 |
|  clk_IBUF_BUFG | dac_inst/dac_data[7]_i_1_n_0    | filter_inst/led_OBUF[1]             |                4 |              8 |
|  clk_IBUF_BUFG | dac_inst/dac_value_0            | filter_inst/led_OBUF[1]             |                4 |              8 |
|  clk_IBUF_BUFG | modulator_inst/mult_valid_pipe  | filter_inst/led_OBUF[1]             |                3 |              8 |
|  clk_IBUF_BUFG | decoder_inst/led_OBUF[0]        | filter_inst/led_OBUF[1]             |                6 |             10 |
|  clk_IBUF_BUFG | decoder_inst/bit_counter        | filter_inst/led_OBUF[1]             |                3 |             11 |
|  clk_IBUF_BUFG | filter_inst/led_OBUF[0]         | filter_inst/led_OBUF[1]             |                3 |             16 |
|  clk_IBUF_BUFG | uart_rx_inst/baud_counter_0     | filter_inst/led_OBUF[1]             |                5 |             16 |
|  clk_IBUF_BUFG | carrier_inst/E[0]               | filter_inst/led_OBUF[1]             |                4 |             16 |
|  clk_IBUF_BUFG | filter_inst/stage3_valid        | filter_inst/led_OBUF[1]             |                9 |             32 |
|  clk_IBUF_BUFG | filter_inst/stage2_valid        | filter_inst/led_OBUF[1]             |               11 |             54 |
|  clk_IBUF_BUFG |                                 | filter_inst/led_OBUF[1]             |               29 |             70 |
+----------------+---------------------------------+-------------------------------------+------------------+----------------+


