#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jun 15 13:28:47 2022
# Process ID: 25616
# Current directory: E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/child_0_impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/child_0_impl_1/design_1_wrapper.vdi
# Journal file: E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/child_0_impl_1\vivado.jou
# Running On: Alienware17R3, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 4, Host memory: 34184 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.742 ; gain = 0.000
Command: link_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e -reconfig_partitions design_1_i/ram_blk0
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/ram_update0_inst_0_synth_1/ram_update0_inst_0.dcp' for cell 'design_1_i/ram_blk0'
INFO: [Project 1-454] Reading design checkpoint 'e:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.gen/sources_1/bd/design_1/bd/ram_update0_inst_0/ip/ram_update0_inst_0_axi_bram_ctrl_0_0/ram_update0_inst_0_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/ram_blk0/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.gen/sources_1/bd/design_1/bd/ram_update0_inst_0/ip/ram_update0_inst_0_axi_bram_ctrl_0_bram_0/ram_update0_inst_0_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_1_i/ram_blk0/axi_bram_ctrl_0_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.581 . Memory (MB): peak = 1860.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_board.xdc]
Finished Parsing XDC File [E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_board.xdc]
Parsing XDC File [E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_early.xdc]
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2010.738 ; gain = 31.383
Finished Parsing XDC File [E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_early.xdc]
Parsing XDC File [E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.srcs/constrs_1/new/pblock.xdc:1]
Finished Parsing XDC File [E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper.xdc]
Parsing XDC File [E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_late.xdc]
Finished Parsing XDC File [E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/impl_1/design_1_wrapper_routed_bb/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2042.316 ; gain = 17.867
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2042.316 ; gain = 17.867
WARNING: [Constraints 18-4434] Global Clock Buffer 'design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y80'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ram_blk0/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ram_blk0/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ram_blk0/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ram_blk0/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ram_blk0/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ram_blk0/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ram_blk0/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ram_blk0/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2513.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 33 instances

20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2513.648 ; gain = 953.906
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.180 ; gain = 40.531

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c617a7fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2894.902 ; gain = 340.723

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ram_blk0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_2 into driver instance design_1_i/ram_blk0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ram_blk0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1 into driver instance design_1_i/ram_blk0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 110 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22a68b31e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3244.734 ; gain = 23.242
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Retarget, 196 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22c005f81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3244.734 ; gain = 23.242
INFO: [Opt 31-389] Phase Constant propagation created 46 cells and removed 124 cells
INFO: [Opt 31-1021] In phase Constant propagation, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f12d4acd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3244.734 ; gain = 23.242
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 85 cells
INFO: [Opt 31-1021] In phase Sweep, 61243 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1f12d4acd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.734 ; gain = 23.242
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f12d4acd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3244.734 ; gain = 23.242
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f12d4acd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3244.734 ; gain = 23.242
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              13  |                                            196  |
|  Constant propagation         |              46  |             124  |                                             15  |
|  Sweep                        |               0  |              85  |                                          61243  |
|  BUFG optimization            |               0  |               0  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3244.734 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1defa93ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3244.734 ; gain = 23.242

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1defa93ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.443 . Memory (MB): peak = 3244.734 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1defa93ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.734 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3244.734 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1defa93ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3244.734 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 3244.734 ; gain = 731.086
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3244.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/child_0_impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3244.734 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/child_0_impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 4387.957 ; gain = 1143.223
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15ee86ae5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 4387.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d62afb23

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12d83fcd0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12d83fcd0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12d83fcd0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1187d7809

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: e23b77cc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: e23b77cc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 12af70b72

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 12af70b72

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 12af70b72

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: e2d95554

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1bccbbd1a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1bccbbd1a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 17 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 7 nets or LUTs. Breaked 0 LUT, combined 7 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4387.957 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              7  |                     7  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              7  |                     7  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 140e6f83d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 10f009b4c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10f009b4c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 88beeb99

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15f92fcb5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1dbe3cd5d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1d2f168a4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 14c72d8a8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: eb664149

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: eb664149

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: b63d3578

Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: b63d3578

Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b63d3578

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19bc0423d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.054 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b43cb3ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.329 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 11c8f036f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.457 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 19bc0423d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.054. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16b6fbd25

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 4387.957 ; gain = 0.000

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16b6fbd25

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 4387.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 202e28217

Time (s): cpu = 00:01:13 ; elapsed = 00:01:00 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 202e28217

Time (s): cpu = 00:01:13 ; elapsed = 00:01:01 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 202e28217

Time (s): cpu = 00:01:13 ; elapsed = 00:01:01 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4387.957 ; gain = 0.000

Time (s): cpu = 00:01:13 ; elapsed = 00:01:01 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c9d8a4e4

Time (s): cpu = 00:01:14 ; elapsed = 00:01:02 . Memory (MB): peak = 4387.957 ; gain = 0.000
Ending Placer Task | Checksum: fae5c224

Time (s): cpu = 00:01:14 ; elapsed = 00:01:02 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:07 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/child_0_impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.063 . Memory (MB): peak = 4387.957 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/child_0_impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4387.957 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3baeb4b1 ConstDB: 0 ShapeSum: 27c44881 RouteDB: 9772c4f2
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4387.957 ; gain = 0.000
Post Restoration Checksum: NetGraph: 454ed8 NumContArr: 78f5baf7 Constraints: fa193835 Timing: 0
Phase 1 Build RT Design | Checksum: 173544204

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 173544204

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 173544204

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 173544204

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 16314794c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 241361661

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.059  | TNS=0.000  | WHS=-0.031 | THS=-0.065 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 576
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 384
  Number of Partially Routed Nets     = 192
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2469646de

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2469646de

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 1f794a635

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.059  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1d5532e1d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1c726bd77

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1c726bd77

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c726bd77

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c726bd77

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1c726bd77

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e7fd6f05

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.059  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e7fd6f05

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 4387.957 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1e7fd6f05

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 20884b94c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0317508 %
  Global Horizontal Routing Utilization  = 0.0232867 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 17f75019b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 17f75019b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 17f75019b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 17f75019b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 4387.957 ; gain = 0.000

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.059  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 17f75019b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 4387.957 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/child_0_impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/child_0_impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/child_0_impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
120 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.612 . Memory (MB): peak = 4387.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/UDRC_HW/workspaces/vivado2021.2/PR_Test03/PR_Test03.runs/child_0_impl_1/design_1_i_ram_blk0_ram_update0_inst_0_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Jun 15 13:33:36 2022...
