{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615574687175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615574687176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 15:44:46 2021 " "Processing started: Fri Mar 12 15:44:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615574687176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615574687176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off extend -c extend " "Command: quartus_map --read_settings_files=on --write_settings_files=off extend -c extend" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615574687176 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1615574687675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-behavior " "Found design unit 1: extend-behavior" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615574688235 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615574688235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615574688235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_extend-teste " "Found design unit 1: tb_extend-teste" {  } { { "tb_extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/tb_extend.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615574688239 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_extend " "Found entity 1: tb_extend" {  } { { "tb_extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/tb_extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615574688239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615574688239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "extend " "Elaborating entity \"extend\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1615574688280 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD extend.vhd(25) " "VHDL Process Statement warning at extend.vhd(25): signal \"LOAD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615574688282 "|extend"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD extend.vhd(28) " "VHDL Process Statement warning at extend.vhd(28): signal \"LOAD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615574688282 "|extend"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD extend.vhd(31) " "VHDL Process Statement warning at extend.vhd(31): signal \"LOAD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615574688282 "|extend"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data extend.vhd(21) " "VHDL Process Statement warning at extend.vhd(21): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615574688282 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] extend.vhd(21) " "Inferred latch for \"data\[0\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] extend.vhd(21) " "Inferred latch for \"data\[1\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] extend.vhd(21) " "Inferred latch for \"data\[2\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] extend.vhd(21) " "Inferred latch for \"data\[3\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] extend.vhd(21) " "Inferred latch for \"data\[4\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] extend.vhd(21) " "Inferred latch for \"data\[5\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] extend.vhd(21) " "Inferred latch for \"data\[6\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] extend.vhd(21) " "Inferred latch for \"data\[7\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] extend.vhd(21) " "Inferred latch for \"data\[8\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] extend.vhd(21) " "Inferred latch for \"data\[9\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] extend.vhd(21) " "Inferred latch for \"data\[10\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] extend.vhd(21) " "Inferred latch for \"data\[11\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] extend.vhd(21) " "Inferred latch for \"data\[12\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] extend.vhd(21) " "Inferred latch for \"data\[13\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] extend.vhd(21) " "Inferred latch for \"data\[14\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688283 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] extend.vhd(21) " "Inferred latch for \"data\[15\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] extend.vhd(21) " "Inferred latch for \"data\[16\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] extend.vhd(21) " "Inferred latch for \"data\[17\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] extend.vhd(21) " "Inferred latch for \"data\[18\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] extend.vhd(21) " "Inferred latch for \"data\[19\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] extend.vhd(21) " "Inferred latch for \"data\[20\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] extend.vhd(21) " "Inferred latch for \"data\[21\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] extend.vhd(21) " "Inferred latch for \"data\[22\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] extend.vhd(21) " "Inferred latch for \"data\[23\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] extend.vhd(21) " "Inferred latch for \"data\[24\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] extend.vhd(21) " "Inferred latch for \"data\[25\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] extend.vhd(21) " "Inferred latch for \"data\[26\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] extend.vhd(21) " "Inferred latch for \"data\[27\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] extend.vhd(21) " "Inferred latch for \"data\[28\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] extend.vhd(21) " "Inferred latch for \"data\[29\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] extend.vhd(21) " "Inferred latch for \"data\[30\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] extend.vhd(21) " "Inferred latch for \"data\[31\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574688284 "|extend"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\] " "Latch data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688593 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\] " "Latch data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688593 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\] " "Latch data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688594 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\] " "Latch data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688594 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\] " "Latch data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688594 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\] " "Latch data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688594 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\] " "Latch data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688594 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\] " "Latch data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688594 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[16\] " "Latch data\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688594 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[17\] " "Latch data\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688594 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[18\] " "Latch data\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688594 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[19\] " "Latch data\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688594 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[20\] " "Latch data\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688595 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[21\] " "Latch data\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688595 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[22\] " "Latch data\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688595 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[23\] " "Latch data\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688595 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[24\] " "Latch data\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688595 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[25\] " "Latch data\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688595 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[26\] " "Latch data\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688595 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[27\] " "Latch data\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688595 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[28\] " "Latch data\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688595 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[29\] " "Latch data\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688595 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[30\] " "Latch data\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688596 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[31\] " "Latch data\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574688596 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574688596 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[0\] GND " "Pin \"Q\[0\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574688621 "|extend|Q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[1\] GND " "Pin \"Q\[1\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574688621 "|extend|Q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[2\] GND " "Pin \"Q\[2\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574688621 "|extend|Q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[3\] GND " "Pin \"Q\[3\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574688621 "|extend|Q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[4\] GND " "Pin \"Q\[4\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574688621 "|extend|Q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[5\] GND " "Pin \"Q\[5\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574688621 "|extend|Q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[6\] GND " "Pin \"Q\[6\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574688621 "|extend|Q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[7\] GND " "Pin \"Q\[7\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574688621 "|extend|Q[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1615574688621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1615574688761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615574688761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1615574688793 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1615574688793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1615574688793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1615574688793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615574688816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 15:44:48 2021 " "Processing ended: Fri Mar 12 15:44:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615574688816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615574688816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615574688816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615574688816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615574690188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615574690188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 15:44:49 2021 " "Processing started: Fri Mar 12 15:44:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615574690188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1615574690188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off extend -c extend " "Command: quartus_fit --read_settings_files=off --write_settings_files=off extend -c extend" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1615574690189 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1615574690338 ""}
{ "Info" "0" "" "Project  = extend" {  } {  } 0 0 "Project  = extend" 0 0 "Fitter" 0 0 1615574690338 ""}
{ "Info" "0" "" "Revision = extend" {  } {  } 0 0 "Revision = extend" 0 0 "Fitter" 0 0 1615574690338 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1615574690411 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "extend EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"extend\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615574690419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615574690449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615574690449 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615574690508 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615574690523 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1615574691302 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1615574691302 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1615574691302 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1615574691303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1615574691303 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1615574691303 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1615574691303 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "No exact pin location assignment(s) for 58 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[0\] " "Pin Q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[0] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[1\] " "Pin Q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[1] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[2\] " "Pin Q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[2] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[3\] " "Pin Q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[3] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[4\] " "Pin Q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[4] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[5\] " "Pin Q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[5] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[6\] " "Pin Q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[6] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[7\] " "Pin Q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[7] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[8\] " "Pin Q\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[8] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[9\] " "Pin Q\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[9] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[10\] " "Pin Q\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[10] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[11\] " "Pin Q\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[11] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[12\] " "Pin Q\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[12] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[13\] " "Pin Q\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[13] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[14\] " "Pin Q\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[14] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[15\] " "Pin Q\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[15] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[16\] " "Pin Q\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[16] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[17\] " "Pin Q\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[17] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[18\] " "Pin Q\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[18] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[19\] " "Pin Q\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[19] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[20\] " "Pin Q\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[20] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[21\] " "Pin Q\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[21] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[22\] " "Pin Q\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[22] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[23\] " "Pin Q\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[23] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[24\] " "Pin Q\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[24] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[25\] " "Pin Q\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[25] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[26\] " "Pin Q\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[26] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[27\] " "Pin Q\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[27] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[28\] " "Pin Q\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[28] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[29\] " "Pin Q\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[29] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[30\] " "Pin Q\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[30] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[31\] " "Pin Q\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[31] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[0\] " "Pin LOAD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[0] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ImmScr\[0\] " "Pin ImmScr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ImmScr[0] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ImmScr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ImmScr\[1\] " "Pin ImmScr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ImmScr[1] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ImmScr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[1\] " "Pin LOAD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[1] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[2\] " "Pin LOAD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[2] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[3\] " "Pin LOAD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[3] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[4\] " "Pin LOAD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[4] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[5\] " "Pin LOAD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[5] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[6\] " "Pin LOAD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[6] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[7\] " "Pin LOAD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[7] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[8\] " "Pin LOAD\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[8] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[9\] " "Pin LOAD\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[9] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[10\] " "Pin LOAD\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[10] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[11\] " "Pin LOAD\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[11] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[12\] " "Pin LOAD\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[12] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[13\] " "Pin LOAD\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[13] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[14\] " "Pin LOAD\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[14] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[15\] " "Pin LOAD\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[15] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[16\] " "Pin LOAD\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[16] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[17\] " "Pin LOAD\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[17] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[18\] " "Pin LOAD\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[18] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[19\] " "Pin LOAD\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[19] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[20\] " "Pin LOAD\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[20] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[21\] " "Pin LOAD\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[21] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[22\] " "Pin LOAD\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[22] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD\[23\] " "Pin LOAD\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOAD[23] } } } { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOAD[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1615574691463 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1615574691463 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1615574691570 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "extend.sdc " "Synopsys Design Constraints File file not found: 'extend.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1615574691571 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1615574691573 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1615574691575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux17~0  " "Automatically promoted node Mux17~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1615574691581 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux17~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615574691581 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615574691643 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615574691643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615574691644 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615574691645 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615574691645 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1615574691645 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1615574691645 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615574691646 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615574691646 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1615574691647 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615574691647 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "58 unused 3.3V 26 32 0 " "Number of I/O pins in group: 58 (unused VREF, 3.3V VCCIO, 26 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1615574691648 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1615574691648 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1615574691648 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1615574691650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1615574691650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1615574691650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1615574691650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1615574691650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1615574691650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1615574691650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1615574691650 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1615574691650 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1615574691650 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615574691679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615574693233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615574693310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615574693317 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615574693754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615574693755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615574693806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y24 X21_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36" {  } { { "loc" "" { Generic "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36"} 11 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1615574695101 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615574695101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615574695284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1615574695286 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1615574695286 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1615574695286 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1615574695294 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615574695297 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[0\] 0 " "Pin \"Q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[1\] 0 " "Pin \"Q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[2\] 0 " "Pin \"Q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[3\] 0 " "Pin \"Q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[4\] 0 " "Pin \"Q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[5\] 0 " "Pin \"Q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[6\] 0 " "Pin \"Q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[7\] 0 " "Pin \"Q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[8\] 0 " "Pin \"Q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[9\] 0 " "Pin \"Q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[10\] 0 " "Pin \"Q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[11\] 0 " "Pin \"Q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[12\] 0 " "Pin \"Q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[13\] 0 " "Pin \"Q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[14\] 0 " "Pin \"Q\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[15\] 0 " "Pin \"Q\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[16\] 0 " "Pin \"Q\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[17\] 0 " "Pin \"Q\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[18\] 0 " "Pin \"Q\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[19\] 0 " "Pin \"Q\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[20\] 0 " "Pin \"Q\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[21\] 0 " "Pin \"Q\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[22\] 0 " "Pin \"Q\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[23\] 0 " "Pin \"Q\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[24\] 0 " "Pin \"Q\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[25\] 0 " "Pin \"Q\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[26\] 0 " "Pin \"Q\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[27\] 0 " "Pin \"Q\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[28\] 0 " "Pin \"Q\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[29\] 0 " "Pin \"Q\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[30\] 0 " "Pin \"Q\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[31\] 0 " "Pin \"Q\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1615574695300 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1615574695300 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615574695390 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615574695401 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615574695496 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615574695774 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1615574695886 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/output_files/extend.fit.smsg " "Generated suppressed messages file C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/output_files/extend.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615574695967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615574696084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 15:44:56 2021 " "Processing ended: Fri Mar 12 15:44:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615574696084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615574696084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615574696084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615574696084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1615574697158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615574697158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 15:44:56 2021 " "Processing started: Fri Mar 12 15:44:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615574697158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1615574697158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off extend -c extend " "Command: quartus_asm --read_settings_files=off --write_settings_files=off extend -c extend" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1615574697158 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1615574698562 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1615574698620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615574699132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 15:44:59 2021 " "Processing ended: Fri Mar 12 15:44:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615574699132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615574699132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615574699132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1615574699132 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1615574699722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1615574700439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 15:44:59 2021 " "Processing started: Fri Mar 12 15:44:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615574700440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615574700440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta extend -c extend " "Command: quartus_sta extend -c extend" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615574700440 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1615574700601 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1615574700801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1615574700836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1615574700836 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1615574700907 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "extend.sdc " "Synopsys Design Constraints File file not found: 'extend.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1615574700919 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1615574700919 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ImmScr\[0\] ImmScr\[0\] " "create_clock -period 1.000 -name ImmScr\[0\] ImmScr\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700920 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700920 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1615574700921 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1615574700932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.349 " "Worst-case setup slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349         0.000 ImmScr\[0\]  " "    0.349         0.000 ImmScr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615574700940 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1615574700941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.004 " "Worst-case hold slack is -1.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.004       -19.428 ImmScr\[0\]  " "   -1.004       -19.428 ImmScr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615574700943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1615574700946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1615574700948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 ImmScr\[0\]  " "   -1.222        -1.222 ImmScr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615574700951 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1615574700974 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1615574700975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.710 " "Worst-case setup slack is 0.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710         0.000 ImmScr\[0\]  " "    0.710         0.000 ImmScr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615574700988 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1615574700989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.740 " "Worst-case hold slack is -0.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.740       -16.074 ImmScr\[0\]  " "   -0.740       -16.074 ImmScr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574700992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615574700992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1615574700995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1615574700998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574701001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574701001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 ImmScr\[0\]  " "   -1.222        -1.222 ImmScr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1615574701001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1615574701001 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1615574701026 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1615574701047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1615574701048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615574701100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 15:45:01 2021 " "Processing ended: Fri Mar 12 15:45:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615574701100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615574701100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615574701100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615574701100 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615574702167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615574702167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 15:45:02 2021 " "Processing started: Fri Mar 12 15:45:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615574702167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615574702167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off extend -c extend " "Command: quartus_eda --read_settings_files=off --write_settings_files=off extend -c extend" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615574702168 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "extend.vho\", \"extend_fast.vho extend_vhd.sdo extend_vhd_fast.sdo C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/simulation/modelsim/ simulation " "Generated files \"extend.vho\", \"extend_fast.vho\", \"extend_vhd.sdo\" and \"extend_vhd_fast.sdo\" in directory \"C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1615574702569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4527 " "Peak virtual memory: 4527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615574702606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 15:45:02 2021 " "Processing ended: Fri Mar 12 15:45:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615574702606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615574702606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615574702606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615574702606 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus II Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615574703194 ""}
