#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 13 20:56:37 2023
# Process ID: 24996
# Current directory: D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15424 D:\self_learning\PYNQ_Z2\prjs\hdmi_test_720p\hdmi_test_720p.xpr
# Log file: D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/vivado.log
# Journal file: D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/self_learning/PYNQ_Z2/prjs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'd:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'd:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'd:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'd:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'd:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 971.547 ; gain = 321.531
update_compile_order -fileset sources_1
open_bd_design {D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc_0/irq(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <system> from BD file <D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2020.270 ; gain = 244.957
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
reset_run synth_1
reset_run system_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec 13 20:58:40 2023] Launched system_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.runs/system_processing_system7_0_0_synth_1/runme.log
synth_1: D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.runs/synth_1/runme.log
[Wed Dec 13 20:58:40 2023] Launched impl_1...
Run output will be captured here: D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.runs/impl_1/runme.log
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {71.5} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {71.5} CONFIG.MMCM_CLKFBOUT_MULT_F {53.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} CONFIG.CLKOUT1_JITTER {233.934} CONFIG.CLKOUT1_PHASE_ERROR {296.014}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:\self_learning\PYNQ_Z2\prjs\hdmi_test_720p\hdmi_test_720p.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:axi_vdma:6.3-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2020.270 ; gain = 0.000
save_bd_design
Wrote  : <D:\self_learning\PYNQ_Z2\prjs\hdmi_test_720p\hdmi_test_720p.srcs\sources_1\bd\system\system.bd> 
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
WARNING: [IP_Flow 19-5160] IP 'bd_8422_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file d:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/ip/system_axi_smc_1/bd_0/hw_handoff/system_axi_smc_1.hwh
Generated Block Design Tcl file d:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/ip/system_axi_smc_1/bd_0/hw_handoff/system_axi_smc_1_bd.tcl
Generated Hardware Definition File d:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/ip/system_axi_smc_1/bd_0/synth/system_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file d:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0.hwh
Generated Block Design Tcl file d:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0_bd.tcl
Generated Hardware Definition File d:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/system_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2089.184 ; gain = 68.914
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_processing_system7_0_0, cache-ID = a6adcb75f56f3397; cache size = 22.684 MB.
catch { [ delete_ip_run [get_ips -all system_processing_system7_0_0] ] }
catch { config_ip_cache -export [get_ips -all system_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all system_clk_wiz_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_clk_wiz_0_0, cache-ID = 5d2281040dd59e0a; cache size = 22.684 MB.
catch { [ delete_ip_run [get_ips -all system_clk_wiz_0_0] ] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 22.684 MB.
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_v_tc_0_0_synth_1 system_v_axi4s_vid_out_0_0_synth_1}
[Wed Dec 13 21:13:24 2023] Launched system_v_tc_0_0_synth_1, system_v_axi4s_vid_out_0_0_synth_1...
Run output will be captured here:
system_v_tc_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.runs/system_v_tc_0_0_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec 13 21:15:10 2023] Launched synth_1...
Run output will be captured here: D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.runs/synth_1/runme.log
[Wed Dec 13 21:15:10 2023] Launched impl_1...
Run output will be captured here: D:/self_learning/PYNQ_Z2/prjs/hdmi_test_720p/hdmi_test_720p.runs/impl_1/runme.log
save_project_as ov5640_test D:/self_learning/PYNQ_Z2/prjs/ov5640_test -force
save_project_as: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2602.637 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_vid_in_axi4s:4.0 v_vid_in_axi4s_0
endgroup
set_property location {0.5 -178 861} [get_bd_cells v_vid_in_axi4s_0]
set_property -dict [list CONFIG.C_M_AXIS_VIDEO_FORMAT {12} CONFIG.C_HAS_ASYNC_CLK {1} CONFIG.C_ADDR_WIDTH {11}] [get_bd_cells v_vid_in_axi4s_0]
startgroup
make_bd_pins_external  [get_bd_pins v_vid_in_axi4s_0/vid_active_video]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_active_video is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
endgroup
startgroup
make_bd_pins_external  [get_bd_pins v_vid_in_axi4s_0/vid_data]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_data is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
endgroup
startgroup
make_bd_pins_external  [get_bd_pins v_vid_in_axi4s_0/vid_vsync]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_vsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
endgroup
startgroup
make_bd_pins_external  [get_bd_pins v_vid_in_axi4s_0/vid_io_in_clk]
endgroup
set_property name vid_pclk [get_bd_nets vid_io_in_clk_0_1]
set_property name vid_pclk [get_bd_ports vid_io_in_clk_0]
set_property name vid_vsync [get_bd_ports vid_vsync_0]
set_property name vid_data [get_bd_ports vid_data_0]
set_property name vid_hsync [get_bd_ports vid_active_video_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_demosaic:1.0 v_demosaic_0
endgroup
set_property location {3 379 577} [get_bd_cells v_demosaic_0]
connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins v_demosaic_0/s_axis_video]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/vid_io_in_reset] [get_bd_pins v_vid_in_axi4s_0/aresetn]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins v_vid_in_axi4s_0/vid_io_in_reset] [get_bd_pins v_vid_in_axi4s_0/aresetn]'
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins v_demosaic_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins v_demosaic_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M06_AXI] [get_bd_intf_pins v_demosaic_0/s_axi_CTRL]
connect_bd_intf_net [get_bd_intf_pins v_demosaic_0/m_axis_video] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ps7_0_axi_periph/M06_ACLK]
regenerate_bd_layout
assign_bd_address
Slave segment </v_demosaic_0/s_axi_CTRL/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
save_bd_design
Wrote  : <D:\self_learning\PYNQ_Z2\prjs\ov5640_test\ov5640_test.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2602.637 ; gain = 0.000
INFO: [xilinx.com:ip:axi_vdma:6.3-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2602.637 ; gain = 0.000
save_bd_design
Wrote  : <D:\self_learning\PYNQ_Z2\prjs\ov5640_test\ov5640_test.srcs\sources_1\bd\system\system.bd> 
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
WARNING: [IP_Flow 19-5160] IP 'bd_8422_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file d:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/ip/system_axi_smc_1/bd_0/hw_handoff/system_axi_smc_1.hwh
Generated Block Design Tcl file d:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/ip/system_axi_smc_1/bd_0/hw_handoff/system_axi_smc_1_bd.tcl
Generated Hardware Definition File d:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/ip/system_axi_smc_1/bd_0/synth/system_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file d:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0.hwh
Generated Block Design Tcl file d:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0_bd.tcl
Generated Hardware Definition File d:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/system_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
WARNING: [IP_Flow 19-1971] File named "sim/system_v_demosaic_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_demosaic_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2602.637 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_vid_in_axi4s_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_demosaic_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_xbar_0_synth_1 system_axi_vdma_0_0_synth_1 system_v_vid_in_axi4s_0_0_synth_1 system_v_demosaic_0_0_synth_1 system_auto_pc_0_synth_1}
[Fri Dec 15 23:22:43 2023] Launched system_xbar_0_synth_1, system_axi_vdma_0_0_synth_1, system_v_vid_in_axi4s_0_0_synth_1, system_v_demosaic_0_0_synth_1, system_auto_pc_0_synth_1...
Run output will be captured here:
system_xbar_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_xbar_0_synth_1/runme.log
system_axi_vdma_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_axi_vdma_0_0_synth_1/runme.log
system_v_vid_in_axi4s_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_v_vid_in_axi4s_0_0_synth_1/runme.log
system_v_demosaic_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_v_demosaic_0_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'system' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_vid_in_axi4s_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_demosaic_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_xbar_0_synth_1 system_axi_vdma_0_0_synth_1 system_v_vid_in_axi4s_0_0_synth_1 system_v_demosaic_0_0_synth_1 system_auto_pc_0_synth_1}
[Fri Dec 15 23:26:43 2023] Launched system_xbar_0_synth_1, system_axi_vdma_0_0_synth_1, system_v_vid_in_axi4s_0_0_synth_1, system_v_demosaic_0_0_synth_1, system_auto_pc_0_synth_1...
Run output will be captured here:
system_xbar_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_xbar_0_synth_1/runme.log
system_axi_vdma_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_axi_vdma_0_0_synth_1/runme.log
system_v_vid_in_axi4s_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_v_vid_in_axi4s_0_0_synth_1/runme.log
system_v_demosaic_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_v_demosaic_0_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'system' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_vid_in_axi4s_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_demosaic_0_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_xbar_0_synth_1 system_axi_vdma_0_0_synth_1 system_v_vid_in_axi4s_0_0_synth_1 system_v_demosaic_0_0_synth_1}
[Fri Dec 15 23:28:29 2023] Launched system_xbar_0_synth_1, system_axi_vdma_0_0_synth_1, system_v_vid_in_axi4s_0_0_synth_1, system_v_demosaic_0_0_synth_1...
Run output will be captured here:
system_xbar_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_xbar_0_synth_1/runme.log
system_axi_vdma_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_axi_vdma_0_0_synth_1/runme.log
system_v_vid_in_axi4s_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_v_vid_in_axi4s_0_0_synth_1/runme.log
system_v_demosaic_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_v_demosaic_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'system' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all system_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_demosaic_0_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_axi_vdma_0_0_synth_1 system_v_demosaic_0_0_synth_1}
[Fri Dec 15 23:30:04 2023] Launched system_axi_vdma_0_0_synth_1, system_v_demosaic_0_0_synth_1...
Run output will be captured here:
system_axi_vdma_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_axi_vdma_0_0_synth_1/runme.log
system_v_demosaic_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_v_demosaic_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'system' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all system_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_demosaic_0_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_axi_vdma_0_0_synth_1 system_v_demosaic_0_0_synth_1}
[Fri Dec 15 23:32:49 2023] Launched system_axi_vdma_0_0_synth_1, system_v_demosaic_0_0_synth_1...
Run output will be captured here:
system_axi_vdma_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_axi_vdma_0_0_synth_1/runme.log
system_v_demosaic_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.runs/system_v_demosaic_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/ov5640_test/ov5640_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
