Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 10:37:07 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_38_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Delay1No20_instance/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.903ns (25.941%)  route 2.578ns (74.059%))
  Logic Levels:           9  (CARRY8=3 LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 6.251 - 4.000 ) 
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.711ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.646ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=14946, routed)       1.741     2.692    Delay1No20_instance/clk_IBUF_BUFG
    SLICE_X126Y416       FDCE                                         r  Delay1No20_instance/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y416       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.770 r  Delay1No20_instance/Y_reg[3]/Q
                         net (fo=4, routed)           0.739     3.509    Delay1No20_instance/Q[3]
    SLICE_X127Y464       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.633 r  Delay1No20_instance/geqOp_carry_i_15__0/O
                         net (fo=1, routed)           0.009     3.642    Sum1_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X127Y464       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.828 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.854    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y465       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.869 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.895    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y466       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.947 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.423     4.370    Delay1No21_instance/CO[0]
    SLICE_X125Y468       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.420 f  Delay1No21_instance/shiftedFracY_d1[45]_i_3__0/O
                         net (fo=32, routed)          0.504     4.924    Delay1No21_instance/eqOp
    SLICE_X128Y462       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     5.047 r  Delay1No21_instance/shiftedFracY_d1[18]_i_5__0/O
                         net (fo=4, routed)           0.162     5.209    Delay1No21_instance/shiftedFracY_d1[18]_i_5__0_n_0
    SLICE_X129Y463       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.333 r  Delay1No21_instance/shiftedFracY_d1[17]_i_2__0/O
                         net (fo=5, routed)           0.374     5.707    Delay1No21_instance/shiftedFracY_d1_reg[38][0]
    SLICE_X126Y467       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     5.807 r  Delay1No21_instance/shiftedFracY_d1[5]_i_1__0/O
                         net (fo=2, routed)           0.249     6.056    Delay1No20_instance/Y_reg[26]_0[1]
    SLICE_X128Y467       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     6.107 r  Delay1No20_instance/shiftedFracY_d1[21]_i_1__0/O
                         net (fo=1, routed)           0.066     6.173    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY[10]
    SLICE_X128Y467       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=14946, routed)       1.591     6.251    Sum1_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y467       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.356     6.607    
                         clock uncertainty           -0.035     6.571    
    SLICE_X128Y467       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.596    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  0.424    




