$date
	Mon Jul 07 12:11:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module demux_1x2_tb $end
$var wire 2 ! y [1:0] $end
$var reg 1 " i $end
$var reg 1 # s $end
$scope module dut $end
$var wire 1 " i $end
$var wire 1 # s $end
$var reg 2 $ y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
1#
0"
b0 !
$end
#5
b10 !
b10 $
1"
#10
b0 !
b0 $
0#
0"
#15
b1 !
b1 $
1"
#25
