// Seed: 3495635246
module module_0 (
    output tri1 id_0,
    input wor id_1,
    output wand id_2,
    output uwire id_3,
    output tri1 id_4,
    output supply1 id_5,
    output wand id_6,
    output wor id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri id_10,
    input wor id_11,
    input tri0 id_12,
    output supply1 id_13,
    input wor id_14,
    input wor id_15,
    output supply1 id_16,
    id_27,
    input supply0 id_17,
    input wand id_18,
    input wor id_19,
    input tri id_20,
    input uwire id_21,
    input supply0 id_22,
    input supply0 id_23,
    input supply1 id_24,
    id_28,
    output supply0 id_25
);
  wire id_29;
  assign id_7 = {"" ^ 1'b0};
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    input  wire  id_4,
    output tri   id_5,
    input  tri1  id_6,
    input  tri   id_7,
    input  uwire id_8,
    id_10
);
  wire id_11;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_3,
      id_3,
      id_5,
      id_5,
      id_5,
      id_2,
      id_7,
      id_2,
      id_7,
      id_8,
      id_3,
      id_7,
      id_8,
      id_3,
      id_6,
      id_0,
      id_2,
      id_0,
      id_8,
      id_8,
      id_2,
      id_6,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
