
// cpu.h

#ifndef __KE_CPU_H
#define __KE_CPU_H    1

// Supported brands.
#define Processor_NULL   0 
#define Processor_INTEL  1
#define Processor_AMD    2
// #todo:
// More brands.
// #define Processor_ARM  3
//...

// Intel modes.
// #todo: We need better names.
#define SI_RM 0    // Real Mode.
#define SI_PM 1    // Protected Mode.
#define SI_LM 2    // Long Mode.
#define SI_SM 3    // SMM.

// APIC
#define IA32_APIC_BASE_MSR          0x1B
#define IA32_APIC_BASE_MSR_BSP      0x100  // Processor is a BSP
#define IA32_APIC_BASE_MSR_ENABLE   0x800

#define PROCESSORS_MAX_COUNT  32

// see: hal.c
extern int processors_count;

//
// Structures.
//

// processor info
// #bugbug: 
// For now, this is only for Intel.
// We need to use it as a generic structure,
// not specific

struct processor_d   
{
    object_type_t   objectType;
    object_class_t  objectClass;

    int id;
    int used;
    int magic;

// #todo: 
// Processor State ???

//@todo: Reservar espa√ßo ???
	//ULONG   KernelReserved[16];         // For use by the kernel
    //ULONG   HalReserved[16];            // For use by Hal

	//@todo: quantas vezes um processador foi interrompido.
	// ULONG   InterruptCount;             // per precessor counts

    unsigned char Type;

	//@todo: ULONG MHz;

// 0x0.
// cpuid vars.
    unsigned int Vendor[4];

//0x1(eax)
    int Stepping_ID;           // 4 bit stepping
    int Model;                 // 4 bit model
    int Family_ID;             // 4 bit family
    int Processor_Type;        // 2 bit processor type
    // 2bit reserved
    int Extended_Model_ID;     // 4 bit extended model
    int Extended_Family_ID;    // 8 bit extended family
    // 4bit reserved

//0x1(ebx)
// #todo: indicar os bits corretamente.
//Brand Index
//CLFLUSH cache line size / 8
//APIC Physical ID
//...

//0x1(ecx)
    unsigned int hasSSE3;  //0 SSE3 New Instructions
//1-2 Reserved
//3 MONITOR/MWAIT
//4 CPL Qualified Debug Store
//5-7 
    unsigned int hasVMX;  // bit 5.

//8 Thermal Monitor 2
//9 Reserved
//10 L1 Context ID
//11-31 Reserved

//0x1(edx)
    unsigned int hasX87FPU;  //0 - FPU x87 FPU on Chip
    //1 VME Virtual-8086 Mode Enhancement
    //2 DE Debugging Extensions
    unsigned int hasPSE;  //3 PSE Page Size Extensions
    unsigned int hasTSC;  //4 TSC Time Stamp Counter
    unsigned int hasMSR;  //5 MSR RDMSR and WRMSR Support
    unsigned int hasPAE;  //6 PAE Physical Address Extensions
    //7 MCE Machine Check Exception
    //8 CX8 CMPXCHG8B Inst.
    unsigned int hasAPIC;    //O processador suporta APIC.	
    //10 n/a Reserved
    //11 SEP SYSENTER and SYSEXIT
    unsigned int hasMTRR;  //12 MTRR Memory Type Range Registers
    //13 PGE PTE Global Bit
    //14 MCA Machine Check Architecture
    //15 CMOV Conditional Move/Compare Instruction
    unsigned int hasPAT;  //16 PAT Page Attribute Table
    unsigned int hasPSE36;  //17 PSE Page Size Extension
    unsigned int hasPSN;  //18 PSN Processor Serial Number
    //19 CLFSH CFLUSH Instruction
    //20 n/a Reserved
    //21 DS Debug Store
    //22 ACPI Thermal Monitor and Clock Ctrl
    unsigned int hasMMX;  //23 MMX MMX Technology
    //24 FXSR FXSAVE/FXRSTOR
    unsigned int hasSSE;  //25 SSE SSE Extensions
    unsigned int hasSSE2;  //26 SSE2 SSE2 Extensions
    //27 SS Self Snoop
    unsigned int hasHTT;  //28 HTT Hyper-threading technology
    //29 TM Thermal Monitor
    //30 n/a Reserved (IA64)
    //31 PBE Pend. Brk. En.

//----

// hypervisor level 4000_0000h
    unsigned int hvName[4];

// 0x80000000 (eax) (Max feature id.).
// Maximum meaningful value of InfoType for 
// extended function CPUID information.
    unsigned int MaxFeatureId;

// 0x80000002,0x80000003,0x80000004 (Brand name)
    unsigned int BrandName[4*3];

// 0x80000006(ecx) (L2 cache information (Intel)).
    unsigned int L2LineSize;
    unsigned int L2Associativity;
    unsigned int L2Cachesize;

    unsigned int L1LineSize;
    unsigned int L3LineSize;

    unsigned int L1Associativity;
    unsigned int L3Associativity;

    unsigned int L1Cachesize;
    unsigned int L3Cachesize;

// 0x80000008(eax??) (Virtual and physical memory sizes.)
    unsigned int Physical_Address_Size;
    unsigned int Virtual_Address_Size;
    //...

    //unsigned long MemorySize; 

// cada processador tem sua gdt, idt, tss.
// #todo usar ponteiro para estrutura.

    unsigned long Gdt;
    unsigned long Idt;
    unsigned long Tss;

//
// Threads
//

// The idle thread for this processor.
    struct thread_d *IdleThread;
// The current thread running in this processor.
    struct thread_d *CurrentThread;
// The next thread to run in this processor.
    struct thread_d *NextThread;
    //...
// Number of total threads in this processor.
    unsigned long threads_counter;

    //...

// Navigation.
    struct processor_d  *next;
};

extern struct processor_d  *processor;

// List of processors.
//unsigned long processorsList[PROCESSORS_MAX_COUNT];


/*
 * UPProcessorBlock_d:
 *     Processor Block.
 *     Used in the task switch routines.
 *     It handles information about CPU and the process running
 * into the CPU.
 *     It handles the running threads count.
 */

struct UPProcessorBlock_d
{
    object_type_t   objectType;
    object_class_t  objectClass;
    int used;
    int magic;
    int id;

// status flag.
// Aweked
    int status;

// Main processor:
// (This structure is only for Intel yet.)
    struct processor_d  *main_processor;

//
// Threads
//

// The idle thread for this processor.
    struct thread_d *IdleThread;
// The current thread running in this processor.
    struct thread_d *CurrentThread;
// The next thread to run in this processor.
    struct thread_d *NextThread;
    //...
// Number of total threads in this processor.
    unsigned long threads_counter;

// No navigation links in this case.
};
extern struct UPProcessorBlock_d  UPProcessorBlock;


//
// == prototypes ===========================================
//

// MSR support.

int cpuHasMSR(void);
void cpuGetMSR(unsigned int msr, unsigned int *lo, unsigned int *hi);
void cpuSetMSR(unsigned int msr, unsigned int lo, unsigned int hi);

#endif    



