################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: s267517
#     Report Created on: Fri Jan 14 13:21:18 2022
#     Working Directory: /home/s267517/assignment/riscv/gate/scan/syn/run/_snpDft_s267517.18817.1
#     Report Location  : ./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/SpyGlass/elab_summary.rpt
#     SpyGlass Version : SpyGlass_vR-2020.12
#     Policy Name      : SpyGlass(SpyGlass_vR-2020.12)
#     Comment          : This report contains RTL and Elaborated names along with parameter values
#
################################################################################

================================================================================
Elaborated Name: 'CLKBUF_X1'
    (RTL Design Unit name: 'CLKBUF_X1', aaa.tlib:2)
     Parameters (Total: 0)
     Instances (Total: 226): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U50, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U24, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U12, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U11, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U39  ... more

================================================================================

Elaborated Name: 'AND2_X1'
    (RTL Design Unit name: 'AND2_X1', aaa.tlib:12)
     Parameters (Total: 0)
     Instances (Total: 1084): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U44, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U37, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U36, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U35, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U34  ... more

================================================================================

Elaborated Name: 'OR2_X1'
    (RTL Design Unit name: 'OR2_X1', aaa.tlib:25)
     Parameters (Total: 0)
     Instances (Total: 1188): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U12, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U78, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U9, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U52, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U41  ... more

================================================================================

Elaborated Name: 'INV_X1'
    (RTL Design Unit name: 'INV_X1', aaa.tlib:38)
     Parameters (Total: 0)
     Instances (Total: 5527): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U53, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U52, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U47, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U16, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U53  ... more

================================================================================

Elaborated Name: 'NOR2_X1'
    (RTL Design Unit name: 'NOR2_X1', aaa.tlib:48)
     Parameters (Total: 0)
     Instances (Total: 4457): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U62, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U46, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U32, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U23, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U6  ... more

================================================================================

Elaborated Name: 'AOI21_X1'
    (RTL Design Unit name: 'AOI21_X1', aaa.tlib:61)
     Parameters (Total: 0)
     Instances (Total: 1487): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U326, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U293, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U49, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U39, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U35  ... more

================================================================================

Elaborated Name: 'AND3_X1'
    (RTL Design Unit name: 'AND3_X1', aaa.tlib:77)
     Parameters (Total: 0)
     Instances (Total: 110): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U283, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U273, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U262, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U15, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.U55  ... more

================================================================================

Elaborated Name: 'SDFFR_X1'
    (RTL Design Unit name: 'SDFFR_X1', aaa.tlib:120)
     Parameters (Total: 0)
     Instances (Total: 2579): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_6_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_5_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_4_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_2_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwlp_dec_cnt_id_o_reg_0_  ... more

================================================================================

Elaborated Name: 'SDFFR_X1_5_X1_udp'
    (RTL Design Unit name: 'SDFFR_X1_5_X1_udp', aaa.tlib:91)
     Parameters (Total: 0)
     Instances (Total: 2579): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_6_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_5_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_4_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_2_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwlp_dec_cnt_id_o_reg_0_._5_one  ... more

================================================================================

Elaborated Name: 'SDFFR_X1_6_X1_udp'
    (RTL Design Unit name: 'SDFFR_X1_6_X1_udp', aaa.tlib:109)
     Parameters (Total: 0)
     Instances (Total: 2579): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_6_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_5_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_4_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_2_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwlp_dec_cnt_id_o_reg_0_._6_one  ... more

================================================================================

Elaborated Name: 'cluster_clock_gating'
    (RTL Design Unit name: 'cluster_clock_gating', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:60140)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.core_clock_gate_i 

================================================================================

Elaborated Name: 'CLKGATETST_X1'
    (RTL Design Unit name: 'CLKGATETST_X1', aaa.tlib:167)
     Parameters (Total: 0)
     Instances (Total: 98): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.clk_gate_rdata_last_q_reg_15_.latch, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.clk_gate_rdata_last_q_reg_31_.latch, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_addr_q_reg_15_.latch, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_addr_q_reg_2_.latch, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_L0_buffer_reg_0__0_.latch  ... more

================================================================================

Elaborated Name: 'riscv_if_stage_2_128_0_1a110800_test_1'
    (RTL Design Unit name: 'riscv_if_stage_2_128_0_1a110800_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:21975)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i 

================================================================================

Elaborated Name: 'AOI22_X1'
    (RTL Design Unit name: 'AOI22_X1', aaa.tlib:239)
     Parameters (Total: 0)
     Instances (Total: 3413): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U94, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U77, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U70, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U65, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U19  ... more

================================================================================

Elaborated Name: 'NAND2_X1'
    (RTL Design Unit name: 'NAND2_X1', aaa.tlib:180)
     Parameters (Total: 0)
     Instances (Total: 8015): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U44, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U43, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U42, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U38, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U36  ... more

================================================================================

Elaborated Name: 'BUF_X2'
    (RTL Design Unit name: 'BUF_X2', aaa.tlib:507)
     Parameters (Total: 0)
     Instances (Total: 120): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U95, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U72, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U69, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U64, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U61  ... more

================================================================================

Elaborated Name: 'AND4_X1'
    (RTL Design Unit name: 'AND4_X1', aaa.tlib:490)
     Parameters (Total: 0)
     Instances (Total: 137): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U297, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U295, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U274, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U239, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U184  ... more

================================================================================

Elaborated Name: 'NAND3_X1'
    (RTL Design Unit name: 'NAND3_X1', aaa.tlib:224)
     Parameters (Total: 0)
     Instances (Total: 593): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U92, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U91, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U41, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U37, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U34  ... more

================================================================================

Elaborated Name: 'NOR3_X1'
    (RTL Design Unit name: 'NOR3_X1', aaa.tlib:193)
     Parameters (Total: 0)
     Instances (Total: 219): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.U26, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1000, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U609, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U512, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U243  ... more

================================================================================

Elaborated Name: 'OR2_X2'
    (RTL Design Unit name: 'OR2_X2', aaa.tlib:527)
     Parameters (Total: 0)
     Instances (Total: 21): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U299, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U83, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U57, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U15, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U49  ... more

================================================================================

Elaborated Name: 'NAND4_X1'
    (RTL Design Unit name: 'NAND4_X1', aaa.tlib:258)
     Parameters (Total: 0)
     Instances (Total: 950): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U243, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U236, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U227, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U156, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U146  ... more

================================================================================

Elaborated Name: 'XOR2_X1'
    (RTL Design Unit name: 'XOR2_X1', aaa.tlib:618)
     Parameters (Total: 0)
     Instances (Total: 269): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U332, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U298, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U276, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U248, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U240  ... more

================================================================================

Elaborated Name: 'OAI211_X1'
    (RTL Design Unit name: 'OAI211_X1', aaa.tlib:314)
     Parameters (Total: 0)
     Instances (Total: 724): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U170, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U166, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U162, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U147, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U101  ... more

================================================================================

Elaborated Name: 'XNOR2_X1'
    (RTL Design Unit name: 'XNOR2_X1', aaa.tlib:631)
     Parameters (Total: 0)
     Instances (Total: 1739): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U285, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U265, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U253, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U233, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U224  ... more

================================================================================

Elaborated Name: 'OAI21_X1'
    (RTL Design Unit name: 'OAI21_X1', aaa.tlib:208)
     Parameters (Total: 0)
     Instances (Total: 2673): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U32, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U137, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U135, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U131, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U130  ... more

================================================================================

Elaborated Name: 'AND2_X2'
    (RTL Design Unit name: 'AND2_X2', aaa.tlib:669)
     Parameters (Total: 0)
     Instances (Total: 26): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U1773, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U219, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U10, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U29, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U112  ... more

================================================================================

Elaborated Name: 'BUF_X1'
    (RTL Design Unit name: 'BUF_X1', aaa.tlib:139)
     Parameters (Total: 0)
     Instances (Total: 202): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U57, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U84, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U4, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U10, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U317  ... more

================================================================================

Elaborated Name: 'HA_X1'
    (RTL Design Unit name: 'HA_X1', aaa.tlib:410)
     Parameters (Total: 0)
     Instances (Total: 133): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U457, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U449, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U440, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U431, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U424  ... more

================================================================================

Elaborated Name: 'SDFFS_X1'
    (RTL Design Unit name: 'SDFFS_X1', aaa.tlib:799)
     Parameters (Total: 0)
     Instances (Total: 15): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.AReg_DP_reg_12_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.regfile_we_lsu_reg, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.alu_operand_b_ex_o_reg_9_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.alu_operator_ex_o_reg_0_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_1_  ... more

================================================================================

Elaborated Name: 'SDFFS_X1_5_X1_udp'
    (RTL Design Unit name: 'SDFFS_X1_5_X1_udp', aaa.tlib:770)
     Parameters (Total: 0)
     Instances (Total: 15): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.AReg_DP_reg_12_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.regfile_we_lsu_reg._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.alu_operand_b_ex_o_reg_9_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.alu_operator_ex_o_reg_0_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_1_._5_one  ... more

================================================================================

Elaborated Name: 'SDFFS_X1_6_X1_udp'
    (RTL Design Unit name: 'SDFFS_X1_6_X1_udp', aaa.tlib:788)
     Parameters (Total: 0)
     Instances (Total: 15): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.AReg_DP_reg_12_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.regfile_we_lsu_reg._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.alu_operand_b_ex_o_reg_9_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.alu_operator_ex_o_reg_0_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_1_._6_one  ... more

================================================================================

Elaborated Name: 'SDFFR_X2'
    (RTL Design Unit name: 'SDFFR_X2', aaa.tlib:846)
     Parameters (Total: 0)
     Instances (Total: 433): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_5_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_4_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_3_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_2_, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_29_  ... more

================================================================================

Elaborated Name: 'SDFFR_X2_5_X1_udp'
    (RTL Design Unit name: 'SDFFR_X2_5_X1_udp', aaa.tlib:817)
     Parameters (Total: 0)
     Instances (Total: 433): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_5_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_4_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_3_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_2_._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_29_._5_one  ... more

================================================================================

Elaborated Name: 'SDFFR_X2_6_X1_udp'
    (RTL Design Unit name: 'SDFFR_X2_6_X1_udp', aaa.tlib:835)
     Parameters (Total: 0)
     Instances (Total: 433): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_5_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_4_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_3_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.rdata_last_q_reg_2_._6_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.instr_rdata_id_o_reg_29_._6_one  ... more

================================================================================

Elaborated Name: 'riscv_prefetch_L0_buffer_test_1'
    (RTL Design Unit name: 'riscv_prefetch_L0_buffer_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:22841)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i 

================================================================================

Elaborated Name: 'INV_X2'
    (RTL Design Unit name: 'INV_X2', aaa.tlib:457)
     Parameters (Total: 0)
     Instances (Total: 210): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U25, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U51, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U83, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U67, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U34  ... more

================================================================================

Elaborated Name: 'NOR2_X2'
    (RTL Design Unit name: 'NOR2_X2', aaa.tlib:444)
     Parameters (Total: 0)
     Instances (Total: 52): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U77, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U70, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U68, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U49, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U24  ... more

================================================================================

Elaborated Name: 'MUX2_X1'
    (RTL Design Unit name: 'MUX2_X1', aaa.tlib:149)
     Parameters (Total: 0)
     Instances (Total: 3264): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U317, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U313, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U127, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U86, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U81  ... more

================================================================================

Elaborated Name: 'OAI21_X2'
    (RTL Design Unit name: 'OAI21_X2', aaa.tlib:550)
     Parameters (Total: 0)
     Instances (Total: 10): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.U369, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.U305, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.U596, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U238, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U18  ... more

================================================================================

Elaborated Name: 'OR3_X1'
    (RTL Design Unit name: 'OR3_X1', aaa.tlib:349)
     Parameters (Total: 0)
     Instances (Total: 37): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U408, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U396, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U394, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U2112, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.compressed_decoder_i.U88  ... more

================================================================================

Elaborated Name: 'OAI22_X1'
    (RTL Design Unit name: 'OAI22_X1', aaa.tlib:599)
     Parameters (Total: 0)
     Instances (Total: 1496): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1055, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1001, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U215, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U205, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U511  ... more

================================================================================

Elaborated Name: 'NOR4_X1'
    (RTL Design Unit name: 'NOR4_X1', aaa.tlib:332)
     Parameters (Total: 0)
     Instances (Total: 51): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1008, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1001, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.compressed_decoder_i.U171, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.compressed_decoder_i.U86, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U493  ... more

================================================================================

Elaborated Name: 'AOI211_X1'
    (RTL Design Unit name: 'AOI211_X1', aaa.tlib:296)
     Parameters (Total: 0)
     Instances (Total: 146): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U524, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U513, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U506, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U500, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U248  ... more

================================================================================

Elaborated Name: 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1'
    (RTL Design Unit name: 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:24440)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i 

================================================================================

Elaborated Name: 'NAND2_X2'
    (RTL Design Unit name: 'NAND2_X2', aaa.tlib:467)
     Parameters (Total: 0)
     Instances (Total: 26): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.U15, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.U7, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.controller_i.U22, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U660, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U103  ... more

================================================================================

Elaborated Name: 'CLKBUF_X3'
    (RTL Design Unit name: 'CLKBUF_X3', aaa.tlib:644)
     Parameters (Total: 0)
     Instances (Total: 14): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U230, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U115, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U44, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U6, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U28  ... more

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59072)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_L0_buffer_reg_0__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59062)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_addr_q_reg_2_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59052)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_addr_q_reg_15_ 

================================================================================

Elaborated Name: 'INV_X4'
    (RTL Design Unit name: 'INV_X4', aaa.tlib:480)
     Parameters (Total: 0)
     Instances (Total: 7): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U61, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.U48, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.U6, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1242, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U16  ... more

================================================================================

Elaborated Name: 'BUF_X8'
    (RTL Design Unit name: 'BUF_X8', aaa.tlib:950)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.U16 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59305)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.clk_gate_rdata_last_q_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59296)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.clk_gate_rdata_last_q_reg_15_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59287)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.clk_gate_is_hwlp_q_reg 

================================================================================

Elaborated Name: 'AOI21_X2'
    (RTL Design Unit name: 'AOI21_X2', aaa.tlib:583)
     Parameters (Total: 0)
     Instances (Total: 9): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U18, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U62, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U183, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U682, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U633  ... more

================================================================================

Elaborated Name: 'BUF_X4'
    (RTL Design Unit name: 'BUF_X4', aaa.tlib:540)
     Parameters (Total: 0)
     Instances (Total: 3): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U364, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U183, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U128 

================================================================================

Elaborated Name: 'OAI221_X1'
    (RTL Design Unit name: 'OAI221_X1', aaa.tlib:364)
     Parameters (Total: 0)
     Instances (Total: 15): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1116, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1112, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1107, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1007, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U992  ... more

================================================================================

Elaborated Name: 'OAI33_X1'
    (RTL Design Unit name: 'OAI33_X1', aaa.tlib:960)
     Parameters (Total: 0)
     Instances (Total: 3): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1094, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1073, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1051 

================================================================================

Elaborated Name: 'AOI221_X1'
    (RTL Design Unit name: 'AOI221_X1', aaa.tlib:275)
     Parameters (Total: 0)
     Instances (Total: 13): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.compressed_decoder_i.U123, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.compressed_decoder_i.U49, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1149, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1148, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.U1135  ... more

================================================================================

Elaborated Name: 'riscv_hwloop_controller_N_REGS2_test_1'
    (RTL Design Unit name: 'riscv_hwloop_controller_N_REGS2_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:21654)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i 

================================================================================

Elaborated Name: 'riscv_compressed_decoder_FPU0'
    (RTL Design Unit name: 'riscv_compressed_decoder_FPU0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59870)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.compressed_decoder_i 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59860)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.clk_gate_instr_rdata_id_o_reg_17_ 

================================================================================

Elaborated Name: 'INV_X32'
    (RTL Design Unit name: 'INV_X32', aaa.tlib:682)
     Parameters (Total: 0)
     Instances (Total: 4): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_7.U3, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U12204, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U3374, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.U594 

================================================================================

Elaborated Name: 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHAR_sm_163'
    (RTL Design Unit name: 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:39268)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i 

================================================================================

Elaborated Name: 'AND2_X4'
    (RTL Design Unit name: 'AND2_X4', aaa.tlib:692)
     Parameters (Total: 0)
     Instances (Total: 6): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_7.U5, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.U4, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U3377, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U311, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U1011  ... more

================================================================================

Elaborated Name: 'OAI211_X2'
    (RTL Design Unit name: 'OAI211_X2', aaa.tlib:705)
     Parameters (Total: 0)
     Instances (Total: 3): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U71, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U217, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U216 

================================================================================

Elaborated Name: 'FA_X1'
    (RTL Design Unit name: 'FA_X1', aaa.tlib:385)
     Parameters (Total: 0)
     Instances (Total: 942): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1112, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1109, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1106, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1095, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1092  ... more

================================================================================

Elaborated Name: 'AOI222_X1'
    (RTL Design Unit name: 'AOI222_X1', aaa.tlib:723)
     Parameters (Total: 0)
     Instances (Total: 14): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1212, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1210, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1200, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1198, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1184  ... more

================================================================================

Elaborated Name: 'OAI222_X1'
    (RTL Design Unit name: 'OAI222_X1', aaa.tlib:747)
     Parameters (Total: 0)
     Instances (Total: 5): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.U1114, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U277, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.controller_i.U289, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1438, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U1370 

================================================================================

Elaborated Name: 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1'
    (RTL Design Unit name: 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12546)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i 

================================================================================

Elaborated Name: 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1'
    (RTL Design Unit name: 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:247)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i 

================================================================================

Elaborated Name: 'CLKBUF_X2'
    (RTL Design Unit name: 'CLKBUF_X2', aaa.tlib:517)
     Parameters (Total: 0)
     Instances (Total: 48): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U141, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U159, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U149, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U151, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U150  ... more

================================================================================

Elaborated Name: 'OR4_X1'
    (RTL Design Unit name: 'OR4_X1', aaa.tlib:566)
     Parameters (Total: 0)
     Instances (Total: 75): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U533, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U512, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U491, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U468, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U444  ... more

================================================================================

Elaborated Name: 'OR4_X2'
    (RTL Design Unit name: 'OR4_X2', aaa.tlib:996)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.U1696 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59042)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_9__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59031)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_8__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59020)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_7__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59009)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_6__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58998)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_5__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58987)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_4__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58976)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_3__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58965)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_31__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58954)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_30__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58943)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_2__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10_sm_162'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58932)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_29__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11_sm_161'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58921)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_28__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12_sm_160'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58910)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_27__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13_sm_159'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58899)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_26__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14_sm_158'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58888)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_25__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15_sm_157'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58877)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_24__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16_sm_156'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58866)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_23__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17_sm_155'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58855)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_22__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18_sm_154'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58844)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_21__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19_sm_153'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58833)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_20__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20_sm_152'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58822)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_1__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21_sm_151'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58811)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_19__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22_sm_150'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58800)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_18__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23_sm_149'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58789)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_17__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24_sm_148'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58778)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_16__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25_sm_147'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58767)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_15__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26_sm_146'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58756)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_14__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27_sm_145'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58745)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_13__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28_sm_144'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58734)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_12__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29_sm_143'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58723)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_11__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30_sm_142'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58712)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_10__0_ 

================================================================================

Elaborated Name: 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_I_sm_141'
    (RTL Design Unit name: 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:32663)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i 

================================================================================

Elaborated Name: 'AOI211_X2'
    (RTL Design Unit name: 'AOI211_X2', aaa.tlib:898)
     Parameters (Total: 0)
     Instances (Total: 2): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.U49, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U23 

================================================================================

Elaborated Name: 'OAI22_X2'
    (RTL Design Unit name: 'OAI22_X2', aaa.tlib:916)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.U87 

================================================================================

Elaborated Name: 'riscv_controller_FPU0_test_1'
    (RTL Design Unit name: 'riscv_controller_FPU0_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:32112)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.controller_i 

================================================================================

Elaborated Name: 'OR3_X2'
    (RTL Design Unit name: 'OR3_X2', aaa.tlib:935)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.controller_i.U5 

================================================================================

Elaborated Name: 'AND3_X2'
    (RTL Design Unit name: 'AND3_X2', aaa.tlib:654)
     Parameters (Total: 0)
     Instances (Total: 5): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U38, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U57, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U2348, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U22, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.controller_i.U389 

================================================================================

Elaborated Name: 'riscv_int_controller_PULP_SECURE1_test_1'
    (RTL Design Unit name: 'riscv_int_controller_PULP_SECURE1_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12587)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.int_controller_i 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59277)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.int_controller_i.clk_gate_irq_id_q_reg_0_ 

================================================================================

Elaborated Name: 'riscv_hwloop_regs_N_REGS2_test_1'
    (RTL Design Unit name: 'riscv_hwloop_regs_N_REGS2_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:12658)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59267)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_start_q_reg_1__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59257)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_start_q_reg_0__2_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59247)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_end_q_reg_1__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59237)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_end_q_reg_0__0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59227)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.clk_gate_hwlp_counter_q_reg_1__9_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_140'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59850)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_mult_dot_op_a_ex_o_reg_8_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_139'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59839)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_mult_operand_b_ex_o_reg_15_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_138'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59828)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_alu_operand_c_ex_o_reg_14_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_137'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59817)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_pc_ex_o_reg_0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_136'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59806)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_mult_operand_c_ex_o_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_135'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59795)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_alu_operand_b_ex_o_reg_26_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_134'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59784)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_alu_operand_a_ex_o_reg_8_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_133'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59773)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_data_load_event_ex_o_reg 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_132'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59762)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_alu_operator_ex_o_reg_1_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_131'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59751)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_regfile_waddr_ex_o_reg_4_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_130'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59740)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_regfile_alu_waddr_ex_o_reg_4_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_129'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59729)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_data_sign_ext_ex_o_reg_0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_128'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59718)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.clk_gate_mult_operator_ex_o_reg_2_ 

================================================================================

Elaborated Name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_1'
    (RTL Design Unit name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:17)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.U_dft_tp_sdtc_ip_8 

================================================================================

Elaborated Name: 'SDFF_X1'
    (RTL Design Unit name: 'SDFF_X1', aaa.tlib:1040)
     Parameters (Total: 0)
     Instances (Total: 10): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_4.dtc_reg, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_3.dtc_reg, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_2.dtc_reg, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_1.dtc_reg, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_0.dtc_reg  ... more

================================================================================

Elaborated Name: 'SDFF_X1_4_X1_udp'
    (RTL Design Unit name: 'SDFF_X1_4_X1_udp', aaa.tlib:1012)
     Parameters (Total: 0)
     Instances (Total: 10): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_4.dtc_reg._4_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_3.dtc_reg._4_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_2.dtc_reg._4_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_1.dtc_reg._4_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_0.dtc_reg._4_one  ... more

================================================================================

Elaborated Name: 'SDFF_X1_5_X1_udp'
    (RTL Design Unit name: 'SDFF_X1_5_X1_udp', aaa.tlib:1029)
     Parameters (Total: 0)
     Instances (Total: 10): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_4.dtc_reg._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_3.dtc_reg._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_2.dtc_reg._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_1.dtc_reg._5_one, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_0.dtc_reg._5_one  ... more

================================================================================

Elaborated Name: 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_sm_127'
    (RTL Design Unit name: 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:33553)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i 

================================================================================

Elaborated Name: 'riscv_alu_SHARED_INT_DIV0_FPU0_test_1'
    (RTL Design Unit name: 'riscv_alu_SHARED_INT_DIV0_FPU0_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:33925)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i 

================================================================================

Elaborated Name: 'MUX2_X2'
    (RTL Design Unit name: 'MUX2_X2', aaa.tlib:865)
     Parameters (Total: 0)
     Instances (Total: 19): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.U12, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U251, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U4153, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U1762, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U476  ... more

================================================================================

Elaborated Name: 'alu_popcnt'
    (RTL Design Unit name: 'alu_popcnt', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59185)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.alu_popcnt_i 

================================================================================

Elaborated Name: 'alu_ff'
    (RTL Design Unit name: 'alu_ff', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59082)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.alu_ff_i 

================================================================================

Elaborated Name: 'AND4_X2'
    (RTL Design Unit name: 'AND4_X2', aaa.tlib:427)
     Parameters (Total: 0)
     Instances (Total: 4): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U340, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U1984, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U1102, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.alu_ff_i.U31 

================================================================================

Elaborated Name: 'riscv_alu_div_test_1'
    (RTL Design Unit name: 'riscv_alu_div_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:20558)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58702)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.clk_gate_ResReg_DP_reg_0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58693)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.clk_gate_ResInv_SP_reg 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:58684)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.clk_gate_State_SP_reg_1_ 

================================================================================

Elaborated Name: 'NAND3_X2'
    (RTL Design Unit name: 'NAND3_X2', aaa.tlib:883)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.U435 

================================================================================

Elaborated Name: 'riscv_mult_SHARED_DSP_MULT0_test_1'
    (RTL Design Unit name: 'riscv_mult_SHARED_DSP_MULT0_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:13893)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i 

================================================================================

Elaborated Name: 'XNOR2_X2'
    (RTL Design Unit name: 'XNOR2_X2', aaa.tlib:983)
     Parameters (Total: 0)
     Instances (Total: 116): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U191, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U190, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U189, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U188, riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.mult_i.U187  ... more

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_sm_126'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59707)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.clk_gate_regfile_waddr_lsu_reg_0_ 

================================================================================

Elaborated Name: 'riscv_load_store_unit_test_1'
    (RTL Design Unit name: 'riscv_load_store_unit_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:30938)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59697)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.clk_gate_rdata_q_reg_0_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59688)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.clk_gate_data_sign_ext_q_reg_0_ 

================================================================================

Elaborated Name: 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_te_sm_125'
    (RTL Design Unit name: 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:25622)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_124'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59678)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__9__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_123'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59667)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__8__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_122'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59656)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__7__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_121'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59645)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__6__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_120'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59634)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__5__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_119'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59623)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__4__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_118'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59612)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__3__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_117'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59601)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__2__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_116'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59590)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__1__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_115'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59579)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__15__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_114'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59568)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__14__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_113'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59557)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__13__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_112'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59546)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__12__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_111'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59535)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__11__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_110'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59524)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__10__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_109'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59513)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__0__31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_108'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59502)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_dscratch0_q_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_107'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59491)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_dscratch1_q_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_106'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59480)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mscratch_q_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_105'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59469)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mepc_q_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_104'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59458)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_depc_q_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_103'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59447)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_uepc_q_reg_31_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_102'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59436)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__3__7_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_101'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59425)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__12__4_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_100'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59414)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__10__4_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_99'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59403)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mtvec_q_reg_23_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_98'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59392)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_utvec_q_reg_22_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_97'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59381)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__4__2_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_96'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59370)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_dcsr_q_reg_zero2__27_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_95'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59359)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_ucause_q_reg_5_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_94'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59348)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mcause_q_reg_5_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_93'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59337)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_dcsr_q_reg_prv__1_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_92'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59326)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_PCCR_q_reg_0__9_ 

================================================================================

Elaborated Name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_91'
    (RTL Design Unit name: 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:59315)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mstatus_q_reg_mprv_ 

================================================================================

Elaborated Name: 'riscv_pmp_N_PMP_ENTRIES16_test_1'
    (RTL Design Unit name: 'riscv_pmp_N_PMP_ENTRIES16_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:44019)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i 

================================================================================

Elaborated Name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7'
    (RTL Design Unit name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:203)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_0 

================================================================================

Elaborated Name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_3'
    (RTL Design Unit name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_3', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:43)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_1 

================================================================================

Elaborated Name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_2'
    (RTL Design Unit name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:75)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_2 

================================================================================

Elaborated Name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_1'
    (RTL Design Unit name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_1', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:107)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_3 

================================================================================

Elaborated Name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_0'
    (RTL Design Unit name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:139)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_4 

================================================================================

Elaborated Name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0'
    (RTL Design Unit name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:171)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.RISCY_PMP_pmp_unit_i.U_dft_tp_sdtc_ip_5 

================================================================================

Elaborated Name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3'
    (RTL Design Unit name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:235)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_6 

================================================================================

Elaborated Name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2'
    (RTL Design Unit name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:3)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_7 

================================================================================

Elaborated Name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0'
    (RTL Design Unit name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:30)
     Parameters (Total: 0)
     Instances (Total: 1): riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_9 

================================================================================

Elaborated Name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'
    (RTL Design Unit name: 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v:60149)
     Parameters (Total: 0)
================================================================================
