# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/arm/calxeda/l2ecc.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Calxeda Highbank L2 cache ECC

maintainers:
  - Rob Herring <rob.herring@calxeda.com>
description: test

properties:
  compatible: {}
examples:
  - |
    sregs@fff3c200 {
      compatible = "calxeda,hb-sregs-l2-ecc";
      reg = <0xfff3c200 0x100>;
      interrupts = <0 71 4  0 72 4>;
    };
historical: |+
  Calxeda Highbank L2 cache ECC

  Properties:
  - compatible : Should be "calxeda,hb-sregs-l2-ecc"
  - reg : Address and size for ECC error interrupt clear registers.
  - interrupts : Should be single bit error interrupt, then double bit error
  	interrupt.

...
