$date
	Tue Jun 03 17:09:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module EJ7_tb $end
$var parameter 32 ! DURATION $end
$var reg 1 " sD $end
$var reg 1 # sclk $end
$var reg 1 $ senable $end
$var reg 1 % sreset $end
$var reg 1 & sset $end
$scope module UUT $end
$var wire 1 " D $end
$var wire 4 ' Q [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var wire 4 ( q_int [3:0] $end
$scope module ff0 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var wire 1 ) Q $end
$var reg 1 ) aux $end
$upscope $end
$scope module ff1 $end
$var wire 1 * D $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var wire 1 + Q $end
$var reg 1 + aux $end
$upscope $end
$scope module ff2 $end
$var wire 1 , D $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var wire 1 - Q $end
$var reg 1 - aux $end
$upscope $end
$scope module ff3 $end
$var wire 1 . D $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var wire 1 / Q $end
$var reg 1 / aux $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 !
$end
#0
$dumpvars
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
0&
0%
1$
0#
0"
$end
#50000
1#
#100000
0#
1"
#150000
1*
b1 '
b1 (
1)
1#
#200000
0#
#250000
1,
b11 '
b11 (
1+
1#
#300000
0#
0"
#350000
1.
0*
1-
b110 '
b110 (
0)
1#
#400000
0#
1"
#450000
1*
0,
1)
0+
b1101 '
b1101 (
1/
1#
#500000
0.
0*
0/
0-
b0 '
b0 (
0)
0#
1%
0$
#550000
1#
#600000
1.
1,
1*
1/
1-
1+
b1111 '
b1111 (
1)
0#
1&
0%
#650000
1#
#700000
0#
#750000
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
#1050000
1#
#1100000
0#
#1150000
1#
#1200000
0#
#1250000
1#
#1300000
0#
#1350000
1#
#1400000
0#
#1450000
1#
#1500000
0#
#1550000
1#
#1600000
0#
