{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 00:59:16 2020 " "Info: Processing started: Thu Jul 16 00:59:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off elevator -c elevator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off elevator -c elevator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[0\] " "Warning: Node \"translater:inst9\|outled\[0\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[1\] " "Warning: Node \"translater:inst9\|outled\[1\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[2\] " "Warning: Node \"translater:inst9\|outled\[2\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[3\] " "Warning: Node \"translater:inst9\|outled\[3\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[4\] " "Warning: Node \"translater:inst9\|outled\[4\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[5\] " "Warning: Node \"translater:inst9\|outled\[5\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "translater:inst9\|outled\[6\] " "Warning: Node \"translater:inst9\|outled\[6\]\" is a latch" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "21 " "Warning: Found combinational loop of 21 nodes" { { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux1~9 " "Warning: Node \"FSM:inst3\|Mux1~9\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "transcoderDirect:inst8\|Decoder0~1 " "Warning: Node \"transcoderDirect:inst8\|Decoder0~1\"" {  } { { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F1~16 " "Warning: Node \"FSM:inst3\|F1~16\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux0~0 " "Warning: Node \"FSM:inst3\|Mux0~0\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux0~1 " "Warning: Node \"FSM:inst3\|Mux0~1\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux0~5 " "Warning: Node \"FSM:inst3\|Mux0~5\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux0~6 " "Warning: Node \"FSM:inst3\|Mux0~6\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F1~17 " "Warning: Node \"FSM:inst3\|F1~17\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F0~14 " "Warning: Node \"FSM:inst3\|F0~14\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux1~7 " "Warning: Node \"FSM:inst3\|Mux1~7\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux1~8 " "Warning: Node \"FSM:inst3\|Mux1~8\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F0~13 " "Warning: Node \"FSM:inst3\|F0~13\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux0~3 " "Warning: Node \"FSM:inst3\|Mux0~3\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux0~4 " "Warning: Node \"FSM:inst3\|Mux0~4\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux0~2 " "Warning: Node \"FSM:inst3\|Mux0~2\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F1~15 " "Warning: Node \"FSM:inst3\|F1~15\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F1~18 " "Warning: Node \"FSM:inst3\|F1~18\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux1~4 " "Warning: Node \"FSM:inst3\|Mux1~4\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|Mux1~6 " "Warning: Node \"FSM:inst3\|Mux1~6\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F0~15 " "Warning: Node \"FSM:inst3\|F0~15\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "FSM:inst3\|F0~12 " "Warning: Node \"FSM:inst3\|F0~12\"" {  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 14 -1 0 } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "translater:inst9\|Mux7~0 " "Info: Detected gated clock \"translater:inst9\|Mux7~0\" as buffer" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "translater:inst9\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|sl_reg\[1\] " "Info: Detected ripple clock \"counter:inst4\|sl_reg\[1\]\" as buffer" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|sl_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|sl_reg\[2\] " "Info: Detected ripple clock \"counter:inst4\|sl_reg\[2\]\" as buffer" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|sl_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:inst4\|sl_reg\[3\] " "Info: Detected ripple clock \"counter:inst4\|sl_reg\[3\]\" as buffer" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst4\|sl_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fenPin:inst5\|timeclk\[12\] " "Info: Detected ripple clock \"fenPin:inst5\|timeclk\[12\]\" as buffer" {  } { { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenPin:inst5\|timeclk\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter:inst4\|sl_reg\[1\] register counter:inst4\|sl_reg\[3\] 72.99 MHz 13.7 ns Internal " "Info: Clock \"clk\" has Internal fmax of 72.99 MHz between source register \"counter:inst4\|sl_reg\[1\]\" and destination register \"counter:inst4\|sl_reg\[3\]\" (period= 13.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.436 ns + Longest register register " "Info: + Longest register to register delay is 13.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst4\|sl_reg\[1\] 1 REG LCFF_X32_Y18_N5 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y18_N5; Fanout = 26; REG Node = 'counter:inst4\|sl_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|sl_reg[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.988 ns) 10.988 ns FSM:inst3\|Mux1~9 2 COMB LOOP LCCOMB_X32_Y18_N20 9 " "Info: 2: + IC(0.000 ns) + CELL(10.988 ns) = 10.988 ns; Loc. = LCCOMB_X32_Y18_N20; Fanout = 9; COMB LOOP Node = 'FSM:inst3\|Mux1~9'" { { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~1 LCCOMB_X30_Y18_N6 " "Info: Loc. = LCCOMB_X30_Y18_N6; Node \"FSM:inst3\|Mux0~1\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~0 LCCOMB_X30_Y18_N26 " "Info: Loc. = LCCOMB_X30_Y18_N26; Node \"FSM:inst3\|Mux0~0\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~15 LCCOMB_X30_Y18_N2 " "Info: Loc. = LCCOMB_X30_Y18_N2; Node \"FSM:inst3\|F1~15\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~6 LCCOMB_X31_Y18_N28 " "Info: Loc. = LCCOMB_X31_Y18_N28; Node \"FSM:inst3\|Mux1~6\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~7 LCCOMB_X29_Y18_N24 " "Info: Loc. = LCCOMB_X29_Y18_N24; Node \"FSM:inst3\|Mux1~7\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~18 LCCOMB_X30_Y18_N20 " "Info: Loc. = LCCOMB_X30_Y18_N20; Node \"FSM:inst3\|F1~18\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~3 LCCOMB_X31_Y18_N14 " "Info: Loc. = LCCOMB_X31_Y18_N14; Node \"FSM:inst3\|Mux0~3\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "transcoderDirect:inst8\|Decoder0~1 LCCOMB_X31_Y18_N22 " "Info: Loc. = LCCOMB_X31_Y18_N22; Node \"transcoderDirect:inst8\|Decoder0~1\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { transcoderDirect:inst8|Decoder0~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~16 LCCOMB_X30_Y18_N4 " "Info: Loc. = LCCOMB_X30_Y18_N4; Node \"FSM:inst3\|F1~16\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~9 LCCOMB_X32_Y18_N20 " "Info: Loc. = LCCOMB_X32_Y18_N20; Node \"FSM:inst3\|Mux1~9\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~8 LCCOMB_X29_Y18_N26 " "Info: Loc. = LCCOMB_X29_Y18_N26; Node \"FSM:inst3\|Mux1~8\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~4 LCCOMB_X31_Y18_N16 " "Info: Loc. = LCCOMB_X31_Y18_N16; Node \"FSM:inst3\|Mux0~4\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~4 LCCOMB_X31_Y18_N10 " "Info: Loc. = LCCOMB_X31_Y18_N10; Node \"FSM:inst3\|Mux1~4\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~2 LCCOMB_X31_Y18_N26 " "Info: Loc. = LCCOMB_X31_Y18_N26; Node \"FSM:inst3\|Mux0~2\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~17 LCCOMB_X30_Y18_N16 " "Info: Loc. = LCCOMB_X30_Y18_N16; Node \"FSM:inst3\|F1~17\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~6 LCCOMB_X32_Y18_N10 " "Info: Loc. = LCCOMB_X32_Y18_N10; Node \"FSM:inst3\|Mux0~6\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~5 LCCOMB_X33_Y18_N24 " "Info: Loc. = LCCOMB_X33_Y18_N24; Node \"FSM:inst3\|Mux0~5\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~15 LCCOMB_X30_Y18_N30 " "Info: Loc. = LCCOMB_X30_Y18_N30; Node \"FSM:inst3\|F0~15\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~14 LCCOMB_X30_Y18_N12 " "Info: Loc. = LCCOMB_X30_Y18_N12; Node \"FSM:inst3\|F0~14\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~12 LCCOMB_X30_Y18_N8 " "Info: Loc. = LCCOMB_X30_Y18_N8; Node \"FSM:inst3\|F0~12\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~13 LCCOMB_X30_Y18_N10 " "Info: Loc. = LCCOMB_X30_Y18_N10; Node \"FSM:inst3\|F0~13\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~1 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~15 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~18 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { transcoderDirect:inst8|Decoder0~1 } "NODE_NAME" } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~17 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~15 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.988 ns" { counter:inst4|sl_reg[1] FSM:inst3|Mux1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.370 ns) 11.753 ns transcoderDirect:inst8\|Decoder0~0 3 COMB LCCOMB_X32_Y18_N22 5 " "Info: 3: + IC(0.395 ns) + CELL(0.370 ns) = 11.753 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 5; COMB Node = 'transcoderDirect:inst8\|Decoder0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { FSM:inst3|Mux1~9 transcoderDirect:inst8|Decoder0~0 } "NODE_NAME" } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.596 ns) 12.736 ns counter:inst4\|sl_reg\[1\]~7 4 COMB LCCOMB_X32_Y18_N4 2 " "Info: 4: + IC(0.387 ns) + CELL(0.596 ns) = 12.736 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 2; COMB Node = 'counter:inst4\|sl_reg\[1\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { transcoderDirect:inst8|Decoder0~0 counter:inst4|sl_reg[1]~7 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.822 ns counter:inst4\|sl_reg\[2\]~9 5 COMB LCCOMB_X32_Y18_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 12.822 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 1; COMB Node = 'counter:inst4\|sl_reg\[2\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter:inst4|sl_reg[1]~7 counter:inst4|sl_reg[2]~9 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.328 ns counter:inst4\|sl_reg\[3\]~10 6 COMB LCCOMB_X32_Y18_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 13.328 ns; Loc. = LCCOMB_X32_Y18_N8; Fanout = 1; COMB Node = 'counter:inst4\|sl_reg\[3\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { counter:inst4|sl_reg[2]~9 counter:inst4|sl_reg[3]~10 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.436 ns counter:inst4\|sl_reg\[3\] 7 REG LCFF_X32_Y18_N9 20 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 13.436 ns; Loc. = LCFF_X32_Y18_N9; Fanout = 20; REG Node = 'counter:inst4\|sl_reg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter:inst4|sl_reg[3]~10 counter:inst4|sl_reg[3] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.654 ns ( 94.18 % ) " "Info: Total cell delay = 12.654 ns ( 94.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 5.82 % ) " "Info: Total interconnect delay = 0.782 ns ( 5.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.436 ns" { counter:inst4|sl_reg[1] FSM:inst3|Mux1~9 transcoderDirect:inst8|Decoder0~0 counter:inst4|sl_reg[1]~7 counter:inst4|sl_reg[2]~9 counter:inst4|sl_reg[3]~10 counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.436 ns" { counter:inst4|sl_reg[1] {} FSM:inst3|Mux1~9 {} transcoderDirect:inst8|Decoder0~0 {} counter:inst4|sl_reg[1]~7 {} counter:inst4|sl_reg[2]~9 {} counter:inst4|sl_reg[3]~10 {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.000ns 0.395ns 0.387ns 0.000ns 0.000ns 0.000ns } { 0.000ns 10.988ns 0.370ns 0.596ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.214 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.970 ns) 2.483 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X1_Y9_N25 5 " "Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.483 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.065 ns) + CELL(0.666 ns) 6.214 ns counter:inst4\|sl_reg\[3\] 3 REG LCFF_X32_Y18_N9 20 " "Info: 3: + IC(3.065 ns) + CELL(0.666 ns) = 6.214 ns; Loc. = LCFF_X32_Y18_N9; Fanout = 20; REG Node = 'counter:inst4\|sl_reg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { fenPin:inst5|timeclk[12] counter:inst4|sl_reg[3] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 43.87 % ) " "Info: Total cell delay = 2.726 ns ( 43.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.488 ns ( 56.13 % ) " "Info: Total interconnect delay = 3.488 ns ( 56.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.214 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.970 ns) 2.483 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X1_Y9_N25 5 " "Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.483 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.065 ns) + CELL(0.666 ns) 6.214 ns counter:inst4\|sl_reg\[1\] 3 REG LCFF_X32_Y18_N5 26 " "Info: 3: + IC(3.065 ns) + CELL(0.666 ns) = 6.214 ns; Loc. = LCFF_X32_Y18_N5; Fanout = 26; REG Node = 'counter:inst4\|sl_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 43.87 % ) " "Info: Total cell delay = 2.726 ns ( 43.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.488 ns ( 56.13 % ) " "Info: Total interconnect delay = 3.488 ns ( 56.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.436 ns" { counter:inst4|sl_reg[1] FSM:inst3|Mux1~9 transcoderDirect:inst8|Decoder0~0 counter:inst4|sl_reg[1]~7 counter:inst4|sl_reg[2]~9 counter:inst4|sl_reg[3]~10 counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.436 ns" { counter:inst4|sl_reg[1] {} FSM:inst3|Mux1~9 {} transcoderDirect:inst8|Decoder0~0 {} counter:inst4|sl_reg[1]~7 {} counter:inst4|sl_reg[2]~9 {} counter:inst4|sl_reg[3]~10 {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.000ns 0.395ns 0.387ns 0.000ns 0.000ns 0.000ns } { 0.000ns 10.988ns 0.370ns 0.596ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[3] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:inst4\|sl_reg\[0\] translater:inst9\|outled\[4\] clk 3.332 ns " "Info: Found hold time violation between source  pin or register \"counter:inst4\|sl_reg\[0\]\" and destination pin or register \"translater:inst9\|outled\[4\]\" for clock \"clk\" (Hold time is 3.332 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.455 ns + Largest " "Info: + Largest clock skew is 6.455 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.002 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.970 ns) 2.483 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X1_Y9_N25 5 " "Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.483 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.065 ns) + CELL(0.970 ns) 6.518 ns counter:inst4\|sl_reg\[2\] 3 REG LCFF_X32_Y18_N7 22 " "Info: 3: + IC(3.065 ns) + CELL(0.970 ns) = 6.518 ns; Loc. = LCFF_X32_Y18_N7; Fanout = 22; REG Node = 'counter:inst4\|sl_reg\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.035 ns" { fenPin:inst5|timeclk[12] counter:inst4|sl_reg[2] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.624 ns) 8.263 ns translater:inst9\|Mux7~0 4 COMB LCCOMB_X29_Y18_N2 1 " "Info: 4: + IC(1.121 ns) + CELL(0.624 ns) = 8.263 ns; Loc. = LCCOMB_X29_Y18_N2; Fanout = 1; COMB Node = 'translater:inst9\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { counter:inst4|sl_reg[2] translater:inst9|Mux7~0 } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.000 ns) 10.324 ns translater:inst9\|Mux7~0clkctrl 5 COMB CLKCTRL_G4 7 " "Info: 5: + IC(2.061 ns) + CELL(0.000 ns) = 10.324 ns; Loc. = CLKCTRL_G4; Fanout = 7; COMB Node = 'translater:inst9\|Mux7~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.206 ns) 12.002 ns translater:inst9\|outled\[4\] 6 REG LCCOMB_X28_Y18_N12 1 " "Info: 6: + IC(1.472 ns) + CELL(0.206 ns) = 12.002 ns; Loc. = LCCOMB_X28_Y18_N12; Fanout = 1; REG Node = 'translater:inst9\|outled\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { translater:inst9|Mux7~0clkctrl translater:inst9|outled[4] } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.860 ns ( 32.16 % ) " "Info: Total cell delay = 3.860 ns ( 32.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.142 ns ( 67.84 % ) " "Info: Total interconnect delay = 8.142 ns ( 67.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.002 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[2] translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl translater:inst9|outled[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.002 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[2] {} translater:inst9|Mux7~0 {} translater:inst9|Mux7~0clkctrl {} translater:inst9|outled[4] {} } { 0.000ns 0.000ns 0.423ns 3.065ns 1.121ns 2.061ns 1.472ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.547 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.970 ns) 2.483 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X1_Y9_N25 5 " "Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.483 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.000 ns) 3.951 ns fenPin:inst5\|timeclk\[12\]~clkctrl 3 COMB CLKCTRL_G3 5 " "Info: 3: + IC(1.468 ns) + CELL(0.000 ns) = 3.951 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'fenPin:inst5\|timeclk\[12\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { fenPin:inst5|timeclk[12] fenPin:inst5|timeclk[12]~clkctrl } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.666 ns) 5.547 ns counter:inst4\|sl_reg\[0\] 4 REG LCFF_X32_Y18_N27 27 " "Info: 4: + IC(0.930 ns) + CELL(0.666 ns) = 5.547 ns; Loc. = LCFF_X32_Y18_N27; Fanout = 27; REG Node = 'counter:inst4\|sl_reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { fenPin:inst5|timeclk[12]~clkctrl counter:inst4|sl_reg[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 49.14 % ) " "Info: Total cell delay = 2.726 ns ( 49.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.821 ns ( 50.86 % ) " "Info: Total interconnect delay = 2.821 ns ( 50.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { clk fenPin:inst5|timeclk[12] fenPin:inst5|timeclk[12]~clkctrl counter:inst4|sl_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} fenPin:inst5|timeclk[12]~clkctrl {} counter:inst4|sl_reg[0] {} } { 0.000ns 0.000ns 0.423ns 1.468ns 0.930ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.002 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[2] translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl translater:inst9|outled[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.002 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[2] {} translater:inst9|Mux7~0 {} translater:inst9|Mux7~0clkctrl {} translater:inst9|outled[4] {} } { 0.000ns 0.000ns 0.423ns 3.065ns 1.121ns 2.061ns 1.472ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.624ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { clk fenPin:inst5|timeclk[12] fenPin:inst5|timeclk[12]~clkctrl counter:inst4|sl_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} fenPin:inst5|timeclk[12]~clkctrl {} counter:inst4|sl_reg[0] {} } { 0.000ns 0.000ns 0.423ns 1.468ns 0.930ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.819 ns - Shortest register register " "Info: - Shortest register to register delay is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst4\|sl_reg\[0\] 1 REG LCFF_X32_Y18_N27 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y18_N27; Fanout = 27; REG Node = 'counter:inst4\|sl_reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|sl_reg[0] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.537 ns) 2.074 ns translater:inst9\|Mux3~6 2 COMB LCCOMB_X28_Y18_N8 1 " "Info: 2: + IC(1.537 ns) + CELL(0.537 ns) = 2.074 ns; Loc. = LCCOMB_X28_Y18_N8; Fanout = 1; COMB Node = 'translater:inst9\|Mux3~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { counter:inst4|sl_reg[0] translater:inst9|Mux3~6 } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.370 ns) 2.819 ns translater:inst9\|outled\[4\] 3 REG LCCOMB_X28_Y18_N12 1 " "Info: 3: + IC(0.375 ns) + CELL(0.370 ns) = 2.819 ns; Loc. = LCCOMB_X28_Y18_N12; Fanout = 1; REG Node = 'translater:inst9\|outled\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { translater:inst9|Mux3~6 translater:inst9|outled[4] } "NODE_NAME" } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 32.17 % ) " "Info: Total cell delay = 0.907 ns ( 32.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.912 ns ( 67.83 % ) " "Info: Total interconnect delay = 1.912 ns ( 67.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { counter:inst4|sl_reg[0] translater:inst9|Mux3~6 translater:inst9|outled[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { counter:inst4|sl_reg[0] {} translater:inst9|Mux3~6 {} translater:inst9|outled[4] {} } { 0.000ns 1.537ns 0.375ns } { 0.000ns 0.537ns 0.370ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } } { "translater.v" "" { Text "C:/Users/vita/Downloads/fkElevator/translater.v" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.002 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[2] translater:inst9|Mux7~0 translater:inst9|Mux7~0clkctrl translater:inst9|outled[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.002 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[2] {} translater:inst9|Mux7~0 {} translater:inst9|Mux7~0clkctrl {} translater:inst9|outled[4] {} } { 0.000ns 0.000ns 0.423ns 3.065ns 1.121ns 2.061ns 1.472ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.624ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { clk fenPin:inst5|timeclk[12] fenPin:inst5|timeclk[12]~clkctrl counter:inst4|sl_reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} fenPin:inst5|timeclk[12]~clkctrl {} counter:inst4|sl_reg[0] {} } { 0.000ns 0.000ns 0.423ns 1.468ns 0.930ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { counter:inst4|sl_reg[0] translater:inst9|Mux3~6 translater:inst9|outled[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { counter:inst4|sl_reg[0] {} translater:inst9|Mux3~6 {} translater:inst9|outled[4] {} } { 0.000ns 1.537ns 0.375ns } { 0.000ns 0.537ns 0.370ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pulse2level:inst2\|signalOut\[5\] dwin6 clk 8.691 ns register " "Info: tsu for register \"pulse2level:inst2\|signalOut\[5\]\" (data pin = \"dwin6\", clock pin = \"clk\") is 8.691 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.553 ns + Longest pin register " "Info: + Longest pin to register delay is 11.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns dwin6 1 PIN PIN_139 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_139; Fanout = 1; PIN Node = 'dwin6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dwin6 } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 72 -320 -152 88 "dwin6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.423 ns) + CELL(0.624 ns) 7.981 ns pulse2level:inst2\|saver~26 2 COMB LCCOMB_X10_Y18_N0 1 " "Info: 2: + IC(6.423 ns) + CELL(0.624 ns) = 7.981 ns; Loc. = LCCOMB_X10_Y18_N0; Fanout = 1; COMB Node = 'pulse2level:inst2\|saver~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.047 ns" { dwin6 pulse2level:inst2|saver~26 } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.840 ns) + CELL(0.624 ns) 11.445 ns pulse2level:inst2\|saver~27 3 COMB LCCOMB_X31_Y18_N4 1 " "Info: 3: + IC(2.840 ns) + CELL(0.624 ns) = 11.445 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 1; COMB Node = 'pulse2level:inst2\|saver~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.464 ns" { pulse2level:inst2|saver~26 pulse2level:inst2|saver~27 } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.553 ns pulse2level:inst2\|signalOut\[5\] 4 REG LCFF_X31_Y18_N5 8 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 11.553 ns; Loc. = LCFF_X31_Y18_N5; Fanout = 8; REG Node = 'pulse2level:inst2\|signalOut\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pulse2level:inst2|saver~27 pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.290 ns ( 19.82 % ) " "Info: Total cell delay = 2.290 ns ( 19.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.263 ns ( 80.18 % ) " "Info: Total interconnect delay = 9.263 ns ( 80.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.553 ns" { dwin6 pulse2level:inst2|saver~26 pulse2level:inst2|saver~27 pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.553 ns" { dwin6 {} dwin6~combout {} pulse2level:inst2|saver~26 {} pulse2level:inst2|saver~27 {} pulse2level:inst2|signalOut[5] {} } { 0.000ns 0.000ns 6.423ns 2.840ns 0.000ns } { 0.000ns 0.934ns 0.624ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.822 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.226 ns clk~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.226 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.666 ns) 2.822 ns pulse2level:inst2\|signalOut\[5\] 3 REG LCFF_X31_Y18_N5 8 " "Info: 3: + IC(0.930 ns) + CELL(0.666 ns) = 2.822 ns; Loc. = LCFF_X31_Y18_N5; Fanout = 8; REG Node = 'pulse2level:inst2\|signalOut\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clk~clkctrl pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.23 % ) " "Info: Total cell delay = 1.756 ns ( 62.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 37.77 % ) " "Info: Total interconnect delay = 1.066 ns ( 37.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { clk clk~clkctrl pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { clk {} clk~combout {} clk~clkctrl {} pulse2level:inst2|signalOut[5] {} } { 0.000ns 0.000ns 0.136ns 0.930ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.553 ns" { dwin6 pulse2level:inst2|saver~26 pulse2level:inst2|saver~27 pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.553 ns" { dwin6 {} dwin6~combout {} pulse2level:inst2|saver~26 {} pulse2level:inst2|saver~27 {} pulse2level:inst2|signalOut[5] {} } { 0.000ns 0.000ns 6.423ns 2.840ns 0.000ns } { 0.000ns 0.934ns 0.624ns 0.624ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { clk clk~clkctrl pulse2level:inst2|signalOut[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { clk {} clk~combout {} clk~clkctrl {} pulse2level:inst2|signalOut[5] {} } { 0.000ns 0.000ns 0.136ns 0.930ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dr4 counter:inst4\|sl_reg\[1\] 26.383 ns register " "Info: tco from clock \"clk\" to destination pin \"dr4\" through register \"counter:inst4\|sl_reg\[1\]\" is 26.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.214 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.970 ns) 2.483 ns fenPin:inst5\|timeclk\[12\] 2 REG LCFF_X1_Y9_N25 5 " "Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.483 ns; Loc. = LCFF_X1_Y9_N25; Fanout = 5; REG Node = 'fenPin:inst5\|timeclk\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { clk fenPin:inst5|timeclk[12] } "NODE_NAME" } } { "fenPin.v" "" { Text "C:/Users/vita/Downloads/fkElevator/fenPin.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.065 ns) + CELL(0.666 ns) 6.214 ns counter:inst4\|sl_reg\[1\] 3 REG LCFF_X32_Y18_N5 26 " "Info: 3: + IC(3.065 ns) + CELL(0.666 ns) = 6.214 ns; Loc. = LCFF_X32_Y18_N5; Fanout = 26; REG Node = 'counter:inst4\|sl_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 43.87 % ) " "Info: Total cell delay = 2.726 ns ( 43.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.488 ns ( 56.13 % ) " "Info: Total interconnect delay = 3.488 ns ( 56.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.865 ns + Longest register pin " "Info: + Longest register to pin delay is 19.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst4\|sl_reg\[1\] 1 REG LCFF_X32_Y18_N5 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y18_N5; Fanout = 26; REG Node = 'counter:inst4\|sl_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst4|sl_reg[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/vita/Downloads/fkElevator/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.429 ns) 10.429 ns FSM:inst3\|Mux0~6 2 COMB LOOP LCCOMB_X32_Y18_N10 9 " "Info: 2: + IC(0.000 ns) + CELL(10.429 ns) = 10.429 ns; Loc. = LCCOMB_X32_Y18_N10; Fanout = 9; COMB LOOP Node = 'FSM:inst3\|Mux0~6'" { { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~1 LCCOMB_X30_Y18_N6 " "Info: Loc. = LCCOMB_X30_Y18_N6; Node \"FSM:inst3\|Mux0~1\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~0 LCCOMB_X30_Y18_N26 " "Info: Loc. = LCCOMB_X30_Y18_N26; Node \"FSM:inst3\|Mux0~0\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~15 LCCOMB_X30_Y18_N2 " "Info: Loc. = LCCOMB_X30_Y18_N2; Node \"FSM:inst3\|F1~15\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~6 LCCOMB_X31_Y18_N28 " "Info: Loc. = LCCOMB_X31_Y18_N28; Node \"FSM:inst3\|Mux1~6\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~7 LCCOMB_X29_Y18_N24 " "Info: Loc. = LCCOMB_X29_Y18_N24; Node \"FSM:inst3\|Mux1~7\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~18 LCCOMB_X30_Y18_N20 " "Info: Loc. = LCCOMB_X30_Y18_N20; Node \"FSM:inst3\|F1~18\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~3 LCCOMB_X31_Y18_N14 " "Info: Loc. = LCCOMB_X31_Y18_N14; Node \"FSM:inst3\|Mux0~3\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "transcoderDirect:inst8\|Decoder0~1 LCCOMB_X31_Y18_N22 " "Info: Loc. = LCCOMB_X31_Y18_N22; Node \"transcoderDirect:inst8\|Decoder0~1\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { transcoderDirect:inst8|Decoder0~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~16 LCCOMB_X30_Y18_N4 " "Info: Loc. = LCCOMB_X30_Y18_N4; Node \"FSM:inst3\|F1~16\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~9 LCCOMB_X32_Y18_N20 " "Info: Loc. = LCCOMB_X32_Y18_N20; Node \"FSM:inst3\|Mux1~9\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~8 LCCOMB_X29_Y18_N26 " "Info: Loc. = LCCOMB_X29_Y18_N26; Node \"FSM:inst3\|Mux1~8\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~4 LCCOMB_X31_Y18_N16 " "Info: Loc. = LCCOMB_X31_Y18_N16; Node \"FSM:inst3\|Mux0~4\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux1~4 LCCOMB_X31_Y18_N10 " "Info: Loc. = LCCOMB_X31_Y18_N10; Node \"FSM:inst3\|Mux1~4\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~2 LCCOMB_X31_Y18_N26 " "Info: Loc. = LCCOMB_X31_Y18_N26; Node \"FSM:inst3\|Mux0~2\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F1~17 LCCOMB_X30_Y18_N16 " "Info: Loc. = LCCOMB_X30_Y18_N16; Node \"FSM:inst3\|F1~17\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~6 LCCOMB_X32_Y18_N10 " "Info: Loc. = LCCOMB_X32_Y18_N10; Node \"FSM:inst3\|Mux0~6\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|Mux0~5 LCCOMB_X33_Y18_N24 " "Info: Loc. = LCCOMB_X33_Y18_N24; Node \"FSM:inst3\|Mux0~5\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~15 LCCOMB_X30_Y18_N30 " "Info: Loc. = LCCOMB_X30_Y18_N30; Node \"FSM:inst3\|F0~15\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~14 LCCOMB_X30_Y18_N12 " "Info: Loc. = LCCOMB_X30_Y18_N12; Node \"FSM:inst3\|F0~14\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~12 LCCOMB_X30_Y18_N8 " "Info: Loc. = LCCOMB_X30_Y18_N8; Node \"FSM:inst3\|F0~12\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "FSM:inst3\|F0~13 LCCOMB_X30_Y18_N10 " "Info: Loc. = LCCOMB_X30_Y18_N10; Node \"FSM:inst3\|F0~13\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~1 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 18 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~15 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~18 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { transcoderDirect:inst8|Decoder0~1 } "NODE_NAME" } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux1~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F1~17 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|Mux0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~15 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/vita/Downloads/fkElevator/FSM.v" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst3|F0~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.429 ns" { counter:inst4|sl_reg[1] FSM:inst3|Mux0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.505 ns) 12.395 ns transcoderDirect:inst8\|led_out\[2\]~10 3 COMB LCCOMB_X31_Y17_N20 3 " "Info: 3: + IC(1.461 ns) + CELL(0.505 ns) = 12.395 ns; Loc. = LCCOMB_X31_Y17_N20; Fanout = 3; COMB Node = 'transcoderDirect:inst8\|led_out\[2\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { FSM:inst3|Mux0~6 transcoderDirect:inst8|led_out[2]~10 } "NODE_NAME" } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.234 ns) + CELL(3.236 ns) 19.865 ns dr4 4 PIN PIN_41 0 " "Info: 4: + IC(4.234 ns) + CELL(3.236 ns) = 19.865 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'dr4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.470 ns" { transcoderDirect:inst8|led_out[2]~10 dr4 } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -120 1392 1568 -104 "dr4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.170 ns ( 71.33 % ) " "Info: Total cell delay = 14.170 ns ( 71.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.695 ns ( 28.67 % ) " "Info: Total interconnect delay = 5.695 ns ( 28.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.865 ns" { counter:inst4|sl_reg[1] FSM:inst3|Mux0~6 transcoderDirect:inst8|led_out[2]~10 dr4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.865 ns" { counter:inst4|sl_reg[1] {} FSM:inst3|Mux0~6 {} transcoderDirect:inst8|led_out[2]~10 {} dr4 {} } { 0.000ns 0.000ns 1.461ns 4.234ns } { 0.000ns 10.429ns 0.505ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.214 ns" { clk fenPin:inst5|timeclk[12] counter:inst4|sl_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.214 ns" { clk {} clk~combout {} fenPin:inst5|timeclk[12] {} counter:inst4|sl_reg[1] {} } { 0.000ns 0.000ns 0.423ns 3.065ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.865 ns" { counter:inst4|sl_reg[1] FSM:inst3|Mux0~6 transcoderDirect:inst8|led_out[2]~10 dr4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.865 ns" { counter:inst4|sl_reg[1] {} FSM:inst3|Mux0~6 {} transcoderDirect:inst8|led_out[2]~10 {} dr4 {} } { 0.000ns 0.000ns 1.461ns 4.234ns } { 0.000ns 10.429ns 0.505ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "switch dr4 15.929 ns Longest " "Info: Longest tpd from source pin \"switch\" to destination pin \"dr4\" is 15.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns switch 1 PIN PIN_75 17 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 17; PIN Node = 'switch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 352 -320 -152 368 "switch" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.889 ns) + CELL(0.615 ns) 8.459 ns transcoderDirect:inst8\|led_out\[2\]~10 2 COMB LCCOMB_X31_Y17_N20 3 " "Info: 2: + IC(6.889 ns) + CELL(0.615 ns) = 8.459 ns; Loc. = LCCOMB_X31_Y17_N20; Fanout = 3; COMB Node = 'transcoderDirect:inst8\|led_out\[2\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.504 ns" { switch transcoderDirect:inst8|led_out[2]~10 } "NODE_NAME" } } { "transcoderDirect.v" "" { Text "C:/Users/vita/Downloads/fkElevator/transcoderDirect.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.234 ns) + CELL(3.236 ns) 15.929 ns dr4 3 PIN PIN_41 0 " "Info: 3: + IC(4.234 ns) + CELL(3.236 ns) = 15.929 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'dr4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.470 ns" { transcoderDirect:inst8|led_out[2]~10 dr4 } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { -120 1392 1568 -104 "dr4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.806 ns ( 30.17 % ) " "Info: Total cell delay = 4.806 ns ( 30.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.123 ns ( 69.83 % ) " "Info: Total interconnect delay = 11.123 ns ( 69.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.929 ns" { switch transcoderDirect:inst8|led_out[2]~10 dr4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.929 ns" { switch {} switch~combout {} transcoderDirect:inst8|led_out[2]~10 {} dr4 {} } { 0.000ns 0.000ns 6.889ns 4.234ns } { 0.000ns 0.955ns 0.615ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pulse2level:inst2\|signalOut\[7\] reset clk -5.031 ns register " "Info: th for register \"pulse2level:inst2\|signalOut\[7\]\" (data pin = \"reset\", clock pin = \"clk\") is -5.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.822 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.226 ns clk~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.226 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 320 -320 -152 336 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.666 ns) 2.822 ns pulse2level:inst2\|signalOut\[7\] 3 REG LCFF_X31_Y18_N9 8 " "Info: 3: + IC(0.930 ns) + CELL(0.666 ns) = 2.822 ns; Loc. = LCFF_X31_Y18_N9; Fanout = 8; REG Node = 'pulse2level:inst2\|signalOut\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clk~clkctrl pulse2level:inst2|signalOut[7] } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.23 % ) " "Info: Total cell delay = 1.756 ns ( 62.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 37.77 % ) " "Info: Total interconnect delay = 1.066 ns ( 37.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { clk clk~clkctrl pulse2level:inst2|signalOut[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { clk {} clk~combout {} clk~clkctrl {} pulse2level:inst2|signalOut[7] {} } { 0.000ns 0.000ns 0.136ns 0.930ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.159 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns reset 1 PIN PIN_67 8 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 8; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "elevator.bdf" "" { Schematic "C:/Users/vita/Downloads/fkElevator/elevator.bdf" { { 336 -320 -152 352 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.466 ns) + CELL(0.651 ns) 8.051 ns pulse2level:inst2\|saver~23 2 COMB LCCOMB_X31_Y18_N8 1 " "Info: 2: + IC(6.466 ns) + CELL(0.651 ns) = 8.051 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 1; COMB Node = 'pulse2level:inst2\|saver~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.117 ns" { reset pulse2level:inst2|saver~23 } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.159 ns pulse2level:inst2\|signalOut\[7\] 3 REG LCFF_X31_Y18_N9 8 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.159 ns; Loc. = LCFF_X31_Y18_N9; Fanout = 8; REG Node = 'pulse2level:inst2\|signalOut\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pulse2level:inst2|saver~23 pulse2level:inst2|signalOut[7] } "NODE_NAME" } } { "pulse2level.V" "" { Text "C:/Users/vita/Downloads/fkElevator/pulse2level.V" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.693 ns ( 20.75 % ) " "Info: Total cell delay = 1.693 ns ( 20.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.466 ns ( 79.25 % ) " "Info: Total interconnect delay = 6.466 ns ( 79.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.159 ns" { reset pulse2level:inst2|saver~23 pulse2level:inst2|signalOut[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.159 ns" { reset {} reset~combout {} pulse2level:inst2|saver~23 {} pulse2level:inst2|signalOut[7] {} } { 0.000ns 0.000ns 6.466ns 0.000ns } { 0.000ns 0.934ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { clk clk~clkctrl pulse2level:inst2|signalOut[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { clk {} clk~combout {} clk~clkctrl {} pulse2level:inst2|signalOut[7] {} } { 0.000ns 0.000ns 0.136ns 0.930ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.159 ns" { reset pulse2level:inst2|saver~23 pulse2level:inst2|signalOut[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.159 ns" { reset {} reset~combout {} pulse2level:inst2|saver~23 {} pulse2level:inst2|signalOut[7] {} } { 0.000ns 0.000ns 6.466ns 0.000ns } { 0.000ns 0.934ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 33 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 00:59:17 2020 " "Info: Processing ended: Thu Jul 16 00:59:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
