// Seed: 2505560808
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri1 id_2,
    input  wor  id_3,
    input  wand id_4
);
  assign id_1 = 1;
  assign id_1 = 1'b0 * id_2;
  wire id_6;
endmodule
macromodule module_1 (
    output supply1 id_0,
    input logic id_1,
    output wand id_2,
    input wire id_3,
    input tri0 id_4,
    output tri id_5,
    input supply0 id_6,
    output logic id_7
);
  always id_7 <= id_1;
  supply0 id_9 = -1, id_10;
  wire id_11, id_12;
  wire id_13;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_4,
      id_6
  );
  assign id_10 = (id_9);
  assign id_10 = 1;
  wire id_14;
  wire id_15;
endmodule
