vhdl work "../../fpga/vigenere.vhd"
vhdl work "../../fpga/sim/tb.vhd"
