

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Sun Jun 25 13:14:45 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 8.483 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14002|    14002| 0.119 ms | 0.119 ms |  14002|  14002|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    14000|    14000|        15|         14|          1|  1000|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     114|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      9|     645|       3|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     127|    -|
|Register         |        -|      -|      81|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      9|     726|     244|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |loop_imperfect_mubkb_U1  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U2  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U3  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      9|  645|   3|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |grp_fu_113_p1       |     +    |      0|  0|  39|          32|           5|
    |grp_fu_125_p1       |     +    |      0|  0|  39|          32|           2|
    |i_fu_85_p2          |     +    |      0|  0|  17|          10|           1|
    |icmp_ln98_fu_79_p2  |   icmp   |      0|  0|  13|          10|           6|
    |ap_enable_pp0       |    xor   |      0|  0|   6|           1|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 114|          85|          16|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_address0                   |  15|          3|   10|         30|
    |ap_NS_fsm                    |  85|         17|    1|         17|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_72_p4  |   9|          2|   10|         20|
    |i_0_reg_68                   |   9|          2|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 127|         26|   32|         89|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |A_addr_reg_145           |  10|   0|   10|          0|
    |ap_CS_fsm                |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |beta_reg_150             |  32|   0|   32|          0|
    |i_0_reg_68               |  10|   0|   10|          0|
    |i_reg_135                |  10|   0|   10|          0|
    |icmp_ln98_reg_131        |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  81|   0|   81|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------+-----+-----+------------+----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_start       |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_done        | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_idle        | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_ready       | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|A_address0     | out |   10|  ap_memory |        A       |     array    |
|A_ce0          | out |    1|  ap_memory |        A       |     array    |
|A_we0          | out |    1|  ap_memory |        A       |     array    |
|A_d0           | out |   32|  ap_memory |        A       |     array    |
|A_q0           |  in |   32|  ap_memory |        A       |     array    |
|addr_address0  | out |   10|  ap_memory |      addr      |     array    |
|addr_ce0       | out |    1|  ap_memory |      addr      |     array    |
|addr_q0        |  in |   32|  ap_memory |      addr      |     array    |
+---------------+-----+-----+------------+----------------+--------------+

