============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 26 2023  02:56:17 am
  Module:                 risc_v_top
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4010 ps) Setup Check with Pin ff_pc_q_reg[31]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[31]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     135                  
       Uncertainty:-       8                  
     Required Time:=    9902                  
      Launch Clock:-      45                  
         Data Path:-    5847                  
             Slack:=    4010                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3  9.4    76   314     358    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  6.9    72   208     566    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.0    65   172     738    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  6.9    72   193     932    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1103    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1297    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1468    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1662    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1834    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  6.9    72   193    2027    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.1    66   172    2199    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  6.9    63   128    2327    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.0    65   168    2495    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.6    70   192    2687    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3  9.9    71   143    2830    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.5    63   138    2968    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.5    76   202    3170    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.5    77   208    3378    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.5    77   208    3587    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.5    77   208    3795    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.5    77   208    4004    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.5    77   208    4212    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       B->CO R     ADDHX2         1  4.5    77   208    4420    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       B->CO R     ADDHX2         1  4.5    77   208    4629    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       B->CO R     ADDHX2         1  4.5    77   208    4837    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       B->CO R     ADDHX2         1  4.5    77   208    5046    (-,-) 
  adder_pc_4_add_15_16_g342__5107/CO -       B->CO R     ADDHX2         1  4.5    77   208    5254    (-,-) 
  adder_pc_4_add_15_16_g341__2398/CO -       B->CO R     ADDHX2         1  4.5    77   208    5462    (-,-) 
  adder_pc_4_add_15_16_g340__5477/CO -       B->CO R     ADDHX2         1  4.3    74   207    5670    (-,-) 
  adder_pc_4_add_15_16_g339__6417/Y  -       B->Y  R     CLKXOR2X2      1  4.2    77   222    5892    (-,-) 
  ff_pc_q_reg[31]/D                  -       -     R     DFFRHQX4       1    -     -     0    5892    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 2: MET (4027 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[32]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[32]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     144                  
       Uncertainty:-       8                  
     Required Time:=    4878                  
      Launch Clock:-      45                  
         Data Path:-     806                  
             Slack:=    4027                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][0]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][0]/Q  -       CK->Q R     DFFRX2         1  4.1    72   318     362    (-,-) 
  g32719__9945/Y                       -       A->Y  R     CLKMX2X2       1  4.1    76   247     609    (-,-) 
  g32692__2398/Y                       -       B0->Y R     AO22X2         1  4.1    84   242     851    (-,-) 
  mem_wb_datapath_ffd_q_reg[32]/D      -       -     R     DFFNSRX1       1    -     -     0     851    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 3: MET (4216 ps) Setup Check with Pin ff_pc_q_reg[30]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[30]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     135                  
       Uncertainty:-       8                  
     Required Time:=    9902                  
      Launch Clock:-      45                  
         Data Path:-    5641                  
             Slack:=    4216                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3  9.4    76   314     358    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  6.9    72   208     566    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.0    65   172     738    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  6.9    72   193     932    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1103    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1297    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1468    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1662    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1834    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  6.9    72   193    2027    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.1    66   172    2199    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  6.9    63   128    2327    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.0    65   168    2495    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.6    70   192    2687    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3  9.9    71   143    2830    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.5    63   138    2968    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.5    76   202    3170    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.5    77   208    3378    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.5    77   208    3587    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.5    77   208    3795    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.5    77   208    4004    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.5    77   208    4212    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       B->CO R     ADDHX2         1  4.5    77   208    4420    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       B->CO R     ADDHX2         1  4.5    77   208    4629    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       B->CO R     ADDHX2         1  4.5    77   208    4837    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       B->CO R     ADDHX2         1  4.5    77   208    5046    (-,-) 
  adder_pc_4_add_15_16_g342__5107/CO -       B->CO R     ADDHX2         1  4.5    77   208    5254    (-,-) 
  adder_pc_4_add_15_16_g341__2398/CO -       B->CO R     ADDHX2         1  4.5    77   208    5462    (-,-) 
  adder_pc_4_add_15_16_g340__5477/S  -       B->S  R     ADDHX2         1  4.2    77   223    5686    (-,-) 
  ff_pc_q_reg[30]/D                  -       -     R     DFFRHQX4       1    -     -     0    5686    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 4: MET (4307 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[39]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][7]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[39]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    4884                  
      Launch Clock:-      45                  
         Data Path:-     532                  
             Slack:=    4307                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][7]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][7]/Q  -       CK->Q R     DFFRX2         1  4.1    72   318     362    (-,-) 
  g32699__3680/Y                       -       A->Y  R     AND2X2         1  4.1    73   214     577    (-,-) 
  mem_wb_datapath_ffd_q_reg[39]/D      -       -     R     DFFNSRX1       1    -     -     0     577    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 5: MET (4307 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[38]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][6]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[38]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    4884                  
      Launch Clock:-      45                  
         Data Path:-     532                  
             Slack:=    4307                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][6]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][6]/Q  -       CK->Q R     DFFRX2         1  4.1    72   318     362    (-,-) 
  g32696__8428/Y                       -       A->Y  R     AND2X2         1  4.1    73   214     577    (-,-) 
  mem_wb_datapath_ffd_q_reg[38]/D      -       -     R     DFFNSRX1       1    -     -     0     577    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 6: MET (4307 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[37]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][5]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[37]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    4884                  
      Launch Clock:-      45                  
         Data Path:-     532                  
             Slack:=    4307                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][5]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][5]/Q  -       CK->Q R     DFFRX2         1  4.1    72   318     362    (-,-) 
  g32697__5526/Y                       -       A->Y  R     AND2X2         1  4.1    73   214     577    (-,-) 
  mem_wb_datapath_ffd_q_reg[37]/D      -       -     R     DFFNSRX1       1    -     -     0     577    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 7: MET (4307 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[36]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][4]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[36]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    4884                  
      Launch Clock:-      45                  
         Data Path:-     532                  
             Slack:=    4307                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][4]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][4]/Q  -       CK->Q R     DFFRX2         1  4.1    72   318     362    (-,-) 
  g32695__4319/Y                       -       A->Y  R     AND2X2         1  4.1    73   214     577    (-,-) 
  mem_wb_datapath_ffd_q_reg[36]/D      -       -     R     DFFNSRX1       1    -     -     0     577    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 8: MET (4307 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[35]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[35]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    4884                  
      Launch Clock:-      45                  
         Data Path:-     532                  
             Slack:=    4307                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][3]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][3]/Q  -       CK->Q R     DFFRX2         1  4.1    72   318     362    (-,-) 
  g32694__6260/Y                       -       A->Y  R     AND2X2         1  4.1    73   214     577    (-,-) 
  mem_wb_datapath_ffd_q_reg[35]/D      -       -     R     DFFNSRX1       1    -     -     0     577    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 9: MET (4307 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[34]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[34]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    4884                  
      Launch Clock:-      45                  
         Data Path:-     532                  
             Slack:=    4307                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][2]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][2]/Q  -       CK->Q R     DFFRX2         1  4.1    72   318     362    (-,-) 
  g32693__5107/Y                       -       A->Y  R     AND2X2         1  4.1    73   214     577    (-,-) 
  mem_wb_datapath_ffd_q_reg[34]/D      -       -     R     DFFNSRX1       1    -     -     0     577    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 10: MET (4307 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[33]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][1]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[33]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    4884                  
      Launch Clock:-      45                  
         Data Path:-     532                  
             Slack:=    4307                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][1]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][1]/Q  -       CK->Q R     DFFRX2         1  4.1    72   318     362    (-,-) 
  g32698__6783/Y                       -       A->Y  R     AND2X2         1  4.1    73   214     577    (-,-) 
  mem_wb_datapath_ffd_q_reg[33]/D      -       -     R     DFFNSRX1       1    -     -     0     577    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 11: MET (4424 ps) Setup Check with Pin ff_pc_q_reg[29]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[29]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     135                  
       Uncertainty:-       8                  
     Required Time:=    9902                  
      Launch Clock:-      45                  
         Data Path:-    5432                  
             Slack:=    4424                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3  9.4    76   314     358    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  6.9    72   208     566    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.0    65   172     738    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  6.9    72   193     932    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1103    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1297    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1468    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1662    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1834    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  6.9    72   193    2027    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.1    66   172    2199    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  6.9    63   128    2327    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.0    65   168    2495    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.6    70   192    2687    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3  9.9    71   143    2830    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.5    63   138    2968    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.5    76   202    3170    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.5    77   208    3378    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.5    77   208    3587    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.5    77   208    3795    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.5    77   208    4004    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.5    77   208    4212    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       B->CO R     ADDHX2         1  4.5    77   208    4420    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       B->CO R     ADDHX2         1  4.5    77   208    4629    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       B->CO R     ADDHX2         1  4.5    77   208    4837    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       B->CO R     ADDHX2         1  4.5    77   208    5046    (-,-) 
  adder_pc_4_add_15_16_g342__5107/CO -       B->CO R     ADDHX2         1  4.5    77   208    5254    (-,-) 
  adder_pc_4_add_15_16_g341__2398/S  -       B->S  R     ADDHX2         1  4.2    77   223    5477    (-,-) 
  ff_pc_q_reg[29]/D                  -       -     R     DFFRHQX4       1    -     -     0    5477    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 12: MET (4512 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[22]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[22]/CK
          Clock: (R) My_CLK
       Endpoint: (F) if_id_datapath_ffd_q_reg[22]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     154                  
       Uncertainty:-       8                  
     Required Time:=    4868                  
      Launch Clock:-      45                  
         Data Path:-     311                  
             Slack:=    4512                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[22]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[22]/Q              -       CK->Q F     DFFSHQX4       2  6.3    58   311     356    (-,-) 
  if_id_datapath_ffd_q_reg[22]/D -       -     F     DFFNSRX2       2    -     -     0     356    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 13: MET (4519 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[2]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[2]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     145                  
       Uncertainty:-       8                  
     Required Time:=    4877                  
      Launch Clock:-      45                  
         Data Path:-     314                  
             Slack:=    4519                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q              -       CK->Q R     DFFRHQX4       3  9.4    76   314     358    (-,-) 
  if_id_datapath_ffd_q_reg[2]/D -       -     R     DFFNSRX2       3    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 14: MET (4521 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[14]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[14]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[14]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     144                  
       Uncertainty:-       8                  
     Required Time:=    4878                  
      Launch Clock:-      45                  
         Data Path:-     312                  
             Slack:=    4521                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[14]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[14]/Q              -       CK->Q R     DFFRHQX4       3  9.0    74   312     357    (-,-) 
  if_id_datapath_ffd_q_reg[14]/D -       -     R     DFFNSRX2       3    -     -     0     357    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 15: MET (4521 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[12]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[12]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[12]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     144                  
       Uncertainty:-       8                  
     Required Time:=    4878                  
      Launch Clock:-      45                  
         Data Path:-     312                  
             Slack:=    4521                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[12]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[12]/Q              -       CK->Q R     DFFRHQX4       3  9.0    74   312     357    (-,-) 
  if_id_datapath_ffd_q_reg[12]/D -       -     R     DFFNSRX2       3    -     -     0     357    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 16: MET (4521 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[10]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[10]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[10]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     144                  
       Uncertainty:-       8                  
     Required Time:=    4878                  
      Launch Clock:-      45                  
         Data Path:-     312                  
             Slack:=    4521                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[10]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[10]/Q              -       CK->Q R     DFFRHQX4       3  9.0    74   312     357    (-,-) 
  if_id_datapath_ffd_q_reg[10]/D -       -     R     DFFNSRX2       3    -     -     0     357    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 17: MET (4521 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[8]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[8]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[8]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     144                  
       Uncertainty:-       8                  
     Required Time:=    4878                  
      Launch Clock:-      45                  
         Data Path:-     312                  
             Slack:=    4521                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[8]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[8]/Q              -       CK->Q R     DFFRHQX4       3  9.0    74   312     357    (-,-) 
  if_id_datapath_ffd_q_reg[8]/D -       -     R     DFFNSRX2       3    -     -     0     357    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 18: MET (4521 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[6]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[6]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[6]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     144                  
       Uncertainty:-       8                  
     Required Time:=    4878                  
      Launch Clock:-      45                  
         Data Path:-     312                  
             Slack:=    4521                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[6]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[6]/Q              -       CK->Q R     DFFRHQX4       3  9.0    74   312     357    (-,-) 
  if_id_datapath_ffd_q_reg[6]/D -       -     R     DFFNSRX2       3    -     -     0     357    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 19: MET (4521 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[4]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[4]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[4]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     144                  
       Uncertainty:-       8                  
     Required Time:=    4878                  
      Launch Clock:-      45                  
         Data Path:-     312                  
             Slack:=    4521                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[4]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[4]/Q              -       CK->Q R     DFFRHQX4       3  9.0    74   312     357    (-,-) 
  if_id_datapath_ffd_q_reg[4]/D -       -     R     DFFNSRX2       3    -     -     0     357    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 20: MET (4522 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[16]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[16]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[16]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     143                  
       Uncertainty:-       8                  
     Required Time:=    4879                  
      Launch Clock:-      45                  
         Data Path:-     312                  
             Slack:=    4522                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[16]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[16]/Q              -       CK->Q R     DFFRHQX4       3  8.7    73   312     356    (-,-) 
  if_id_datapath_ffd_q_reg[16]/D -       -     R     DFFNSRX2       3    -     -     0     356    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 21: MET (4524 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[13]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[13]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[13]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     142                  
       Uncertainty:-       8                  
     Required Time:=    4880                  
      Launch Clock:-      45                  
         Data Path:-     311                  
             Slack:=    4524                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[13]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[13]/Q              -       CK->Q R     DFFRHQX4       3  8.5    72   311     356    (-,-) 
  if_id_datapath_ffd_q_reg[13]/D -       -     R     DFFNSRX2       3    -     -     0     356    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 22: MET (4524 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[15]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[15]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[15]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     142                  
       Uncertainty:-       8                  
     Required Time:=    4880                  
      Launch Clock:-      45                  
         Data Path:-     311                  
             Slack:=    4524                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[15]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[15]/Q              -       CK->Q R     DFFRHQX4       3  8.4    71   311     356    (-,-) 
  if_id_datapath_ffd_q_reg[15]/D -       -     R     DFFNSRX2       3    -     -     0     356    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 23: MET (4524 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[11]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[11]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[11]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     142                  
       Uncertainty:-       8                  
     Required Time:=    4880                  
      Launch Clock:-      45                  
         Data Path:-     311                  
             Slack:=    4524                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[11]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[11]/Q              -       CK->Q R     DFFRHQX4       3  8.4    71   311     356    (-,-) 
  if_id_datapath_ffd_q_reg[11]/D -       -     R     DFFNSRX2       3    -     -     0     356    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 24: MET (4524 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[9]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[9]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[9]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     142                  
       Uncertainty:-       8                  
     Required Time:=    4880                  
      Launch Clock:-      45                  
         Data Path:-     311                  
             Slack:=    4524                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[9]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[9]/Q              -       CK->Q R     DFFRHQX4       3  8.4    71   311     356    (-,-) 
  if_id_datapath_ffd_q_reg[9]/D -       -     R     DFFNSRX2       3    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 25: MET (4524 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[7]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[7]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[7]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     142                  
       Uncertainty:-       8                  
     Required Time:=    4880                  
      Launch Clock:-      45                  
         Data Path:-     311                  
             Slack:=    4524                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[7]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[7]/Q              -       CK->Q R     DFFRHQX4       3  8.4    71   311     356    (-,-) 
  if_id_datapath_ffd_q_reg[7]/D -       -     R     DFFNSRX2       3    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 26: MET (4524 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[5]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[5]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[5]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     142                  
       Uncertainty:-       8                  
     Required Time:=    4880                  
      Launch Clock:-      45                  
         Data Path:-     311                  
             Slack:=    4524                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[5]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[5]/Q              -       CK->Q R     DFFRHQX4       3  8.4    71   311     356    (-,-) 
  if_id_datapath_ffd_q_reg[5]/D -       -     R     DFFNSRX2       3    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 27: MET (4524 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[3]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[3]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     142                  
       Uncertainty:-       8                  
     Required Time:=    4880                  
      Launch Clock:-      45                  
         Data Path:-     311                  
             Slack:=    4524                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q              -       CK->Q R     DFFRHQX4       3  8.4    71   311     356    (-,-) 
  if_id_datapath_ffd_q_reg[3]/D -       -     R     DFFNSRX2       3    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 28: MET (4525 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[17]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[17]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[17]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     142                  
       Uncertainty:-       8                  
     Required Time:=    4880                  
      Launch Clock:-      45                  
         Data Path:-     310                  
             Slack:=    4525                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[17]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[17]/Q              -       CK->Q R     DFFRHQX4       3  8.3    71   310     355    (-,-) 
  if_id_datapath_ffd_q_reg[17]/D -       -     R     DFFNSRX2       3    -     -     0     355    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 29: MET (4535 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[30]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[30]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[30]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     137                  
       Uncertainty:-       8                  
     Required Time:=    4885                  
      Launch Clock:-      45                  
         Data Path:-     305                  
             Slack:=    4535                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[30]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[30]/Q              -       CK->Q R     DFFRHQX4       2  6.3    61   305     350    (-,-) 
  if_id_datapath_ffd_q_reg[30]/D -       -     R     DFFNSRX2       2    -     -     0     350    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 30: MET (4535 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[29]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[29]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[29]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     137                  
       Uncertainty:-       8                  
     Required Time:=    4885                  
      Launch Clock:-      45                  
         Data Path:-     305                  
             Slack:=    4535                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[29]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[29]/Q              -       CK->Q R     DFFRHQX4       2  6.3    61   305     350    (-,-) 
  if_id_datapath_ffd_q_reg[29]/D -       -     R     DFFNSRX2       2    -     -     0     350    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 31: MET (4535 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[28]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[28]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[28]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     137                  
       Uncertainty:-       8                  
     Required Time:=    4885                  
      Launch Clock:-      45                  
         Data Path:-     305                  
             Slack:=    4535                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[28]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[28]/Q              -       CK->Q R     DFFRHQX4       2  6.3    61   305     350    (-,-) 
  if_id_datapath_ffd_q_reg[28]/D -       -     R     DFFNSRX2       2    -     -     0     350    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 32: MET (4535 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[27]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[27]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[27]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     137                  
       Uncertainty:-       8                  
     Required Time:=    4885                  
      Launch Clock:-      45                  
         Data Path:-     305                  
             Slack:=    4535                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[27]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[27]/Q              -       CK->Q R     DFFRHQX4       2  6.3    61   305     350    (-,-) 
  if_id_datapath_ffd_q_reg[27]/D -       -     R     DFFNSRX2       2    -     -     0     350    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 33: MET (4535 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[26]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[26]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[26]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     137                  
       Uncertainty:-       8                  
     Required Time:=    4885                  
      Launch Clock:-      45                  
         Data Path:-     305                  
             Slack:=    4535                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[26]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[26]/Q              -       CK->Q R     DFFRHQX4       2  6.3    61   305     350    (-,-) 
  if_id_datapath_ffd_q_reg[26]/D -       -     R     DFFNSRX2       2    -     -     0     350    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 34: MET (4535 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[25]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[25]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[25]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     137                  
       Uncertainty:-       8                  
     Required Time:=    4885                  
      Launch Clock:-      45                  
         Data Path:-     305                  
             Slack:=    4535                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[25]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[25]/Q              -       CK->Q R     DFFRHQX4       2  6.3    61   305     350    (-,-) 
  if_id_datapath_ffd_q_reg[25]/D -       -     R     DFFNSRX2       2    -     -     0     350    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 35: MET (4535 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[24]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[24]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[24]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     137                  
       Uncertainty:-       8                  
     Required Time:=    4885                  
      Launch Clock:-      45                  
         Data Path:-     305                  
             Slack:=    4535                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[24]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[24]/Q              -       CK->Q R     DFFRHQX4       2  6.3    61   305     350    (-,-) 
  if_id_datapath_ffd_q_reg[24]/D -       -     R     DFFNSRX2       2    -     -     0     350    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 36: MET (4535 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[23]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[23]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[23]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     137                  
       Uncertainty:-       8                  
     Required Time:=    4885                  
      Launch Clock:-      45                  
         Data Path:-     305                  
             Slack:=    4535                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[23]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[23]/Q              -       CK->Q R     DFFRHQX4       2  6.3    61   305     350    (-,-) 
  if_id_datapath_ffd_q_reg[23]/D -       -     R     DFFNSRX2       2    -     -     0     350    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 37: MET (4535 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[21]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[21]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[21]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     137                  
       Uncertainty:-       8                  
     Required Time:=    4885                  
      Launch Clock:-      45                  
         Data Path:-     305                  
             Slack:=    4535                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[21]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[21]/Q              -       CK->Q R     DFFRHQX4       2  6.3    61   305     350    (-,-) 
  if_id_datapath_ffd_q_reg[21]/D -       -     R     DFFNSRX2       2    -     -     0     350    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 38: MET (4535 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[20]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[20]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[20]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     137                  
       Uncertainty:-       8                  
     Required Time:=    4885                  
      Launch Clock:-      45                  
         Data Path:-     305                  
             Slack:=    4535                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[20]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[20]/Q              -       CK->Q R     DFFRHQX4       2  6.3    61   305     350    (-,-) 
  if_id_datapath_ffd_q_reg[20]/D -       -     R     DFFNSRX2       2    -     -     0     350    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 39: MET (4535 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[19]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[19]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[19]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     137                  
       Uncertainty:-       8                  
     Required Time:=    4885                  
      Launch Clock:-      45                  
         Data Path:-     305                  
             Slack:=    4535                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[19]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[19]/Q              -       CK->Q R     DFFRHQX4       2  6.3    61   305     350    (-,-) 
  if_id_datapath_ffd_q_reg[19]/D -       -     R     DFFNSRX2       2    -     -     0     350    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 40: MET (4535 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[18]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[18]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[18]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     137                  
       Uncertainty:-       8                  
     Required Time:=    4885                  
      Launch Clock:-      45                  
         Data Path:-     305                  
             Slack:=    4535                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[18]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[18]/Q              -       CK->Q R     DFFRHQX4       2  6.3    61   305     350    (-,-) 
  if_id_datapath_ffd_q_reg[18]/D -       -     R     DFFNSRX2       2    -     -     0     350    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 41: MET (4536 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[31]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[31]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[31]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     136                  
       Uncertainty:-       8                  
     Required Time:=    4886                  
      Launch Clock:-      45                  
         Data Path:-     304                  
             Slack:=    4536                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[31]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[31]/Q              -       CK->Q R     DFFRHQX4       2  6.1    60   304     349    (-,-) 
  if_id_datapath_ffd_q_reg[31]/D -       -     R     DFFNSRX2       2    -     -     0     349    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 42: MET (4633 ps) Setup Check with Pin ff_pc_q_reg[28]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[28]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     135                  
       Uncertainty:-       8                  
     Required Time:=    9902                  
      Launch Clock:-      45                  
         Data Path:-    5224                  
             Slack:=    4633                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3  9.4    76   314     358    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  6.9    72   208     566    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.0    65   172     738    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  6.9    72   193     932    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1103    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1297    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1468    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1662    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1834    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  6.9    72   193    2027    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.1    66   172    2199    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  6.9    63   128    2327    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.0    65   168    2495    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.6    70   192    2687    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3  9.9    71   143    2830    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.5    63   138    2968    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.5    76   202    3170    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.5    77   208    3378    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.5    77   208    3587    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.5    77   208    3795    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.5    77   208    4004    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.5    77   208    4212    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       B->CO R     ADDHX2         1  4.5    77   208    4420    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       B->CO R     ADDHX2         1  4.5    77   208    4629    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       B->CO R     ADDHX2         1  4.5    77   208    4837    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       B->CO R     ADDHX2         1  4.5    77   208    5046    (-,-) 
  adder_pc_4_add_15_16_g342__5107/S  -       B->S  R     ADDHX2         1  4.2    77   223    5269    (-,-) 
  ff_pc_q_reg[28]/D                  -       -     R     DFFRHQX4       1    -     -     0    5269    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 43: MET (4841 ps) Setup Check with Pin ff_pc_q_reg[27]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[27]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     135                  
       Uncertainty:-       8                  
     Required Time:=    9902                  
      Launch Clock:-      45                  
         Data Path:-    5016                  
             Slack:=    4841                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3  9.4    76   314     358    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  6.9    72   208     566    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.0    65   172     738    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  6.9    72   193     932    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1103    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1297    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1468    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1662    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1834    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  6.9    72   193    2027    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.1    66   172    2199    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  6.9    63   128    2327    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.0    65   168    2495    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.6    70   192    2687    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3  9.9    71   143    2830    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.5    63   138    2968    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.5    76   202    3170    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.5    77   208    3378    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.5    77   208    3587    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.5    77   208    3795    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.5    77   208    4004    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.5    77   208    4212    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       B->CO R     ADDHX2         1  4.5    77   208    4420    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       B->CO R     ADDHX2         1  4.5    77   208    4629    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       B->CO R     ADDHX2         1  4.5    77   208    4837    (-,-) 
  adder_pc_4_add_15_16_g343__6260/S  -       B->S  R     ADDHX2         1  4.2    77   223    5061    (-,-) 
  ff_pc_q_reg[27]/D                  -       -     R     DFFRHQX4       1    -     -     0    5061    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 44: MET (5050 ps) Setup Check with Pin ff_pc_q_reg[26]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[26]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     135                  
       Uncertainty:-       8                  
     Required Time:=    9902                  
      Launch Clock:-      45                  
         Data Path:-    4807                  
             Slack:=    5050                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3  9.4    76   314     358    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  6.9    72   208     566    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.0    65   172     738    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  6.9    72   193     932    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1103    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1297    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1468    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1662    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1834    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  6.9    72   193    2027    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.1    66   172    2199    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  6.9    63   128    2327    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.0    65   168    2495    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.6    70   192    2687    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3  9.9    71   143    2830    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.5    63   138    2968    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.5    76   202    3170    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.5    77   208    3378    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.5    77   208    3587    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.5    77   208    3795    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.5    77   208    4004    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.5    77   208    4212    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       B->CO R     ADDHX2         1  4.5    77   208    4420    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       B->CO R     ADDHX2         1  4.5    77   208    4629    (-,-) 
  adder_pc_4_add_15_16_g344__4319/S  -       B->S  R     ADDHX2         1  4.2    77   223    4852    (-,-) 
  ff_pc_q_reg[26]/D                  -       -     R     DFFRHQX4       1    -     -     0    4852    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 45: MET (5258 ps) Setup Check with Pin ff_pc_q_reg[25]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[25]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     135                  
       Uncertainty:-       8                  
     Required Time:=    9902                  
      Launch Clock:-      45                  
         Data Path:-    4599                  
             Slack:=    5258                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3  9.4    76   314     358    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  6.9    72   208     566    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.0    65   172     738    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  6.9    72   193     932    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1103    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1297    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1468    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1662    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1834    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  6.9    72   193    2027    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.1    66   172    2199    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  6.9    63   128    2327    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.0    65   168    2495    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.6    70   192    2687    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3  9.9    71   143    2830    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.5    63   138    2968    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.5    76   202    3170    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.5    77   208    3378    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.5    77   208    3587    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.5    77   208    3795    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.5    77   208    4004    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.5    77   208    4212    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       B->CO R     ADDHX2         1  4.5    77   208    4420    (-,-) 
  adder_pc_4_add_15_16_g345__8428/S  -       B->S  R     ADDHX2         1  4.2    77   223    4644    (-,-) 
  ff_pc_q_reg[25]/D                  -       -     R     DFFRHQX4       1    -     -     0    4644    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 46: MET (5466 ps) Setup Check with Pin ff_pc_q_reg[24]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[24]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     135                  
       Uncertainty:-       8                  
     Required Time:=    9902                  
      Launch Clock:-      45                  
         Data Path:-    4390                  
             Slack:=    5466                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3  9.4    76   314     358    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  6.9    72   208     566    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.0    65   172     738    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  6.9    72   193     932    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1103    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1297    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1468    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1662    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1834    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  6.9    72   193    2027    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.1    66   172    2199    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  6.9    63   128    2327    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.0    65   168    2495    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.6    70   192    2687    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3  9.9    71   143    2830    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.5    63   138    2968    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.5    76   202    3170    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.5    77   208    3378    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.5    77   208    3587    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.5    77   208    3795    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.5    77   208    4004    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.5    77   208    4212    (-,-) 
  adder_pc_4_add_15_16_g346__5526/S  -       B->S  R     ADDHX2         1  4.2    77   223    4435    (-,-) 
  ff_pc_q_reg[24]/D                  -       -     R     DFFRHQX4       1    -     -     0    4435    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 47: MET (5675 ps) Setup Check with Pin ff_pc_q_reg[23]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[23]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     135                  
       Uncertainty:-       8                  
     Required Time:=    9902                  
      Launch Clock:-      45                  
         Data Path:-    4182                  
             Slack:=    5675                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3  9.4    76   314     358    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  6.9    72   208     566    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.0    65   172     738    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  6.9    72   193     932    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1103    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1297    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1468    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1662    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1834    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  6.9    72   193    2027    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.1    66   172    2199    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  6.9    63   128    2327    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.0    65   168    2495    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.6    70   192    2687    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3  9.9    71   143    2830    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.5    63   138    2968    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.5    76   202    3170    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.5    77   208    3378    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.5    77   208    3587    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.5    77   208    3795    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.5    77   208    4004    (-,-) 
  adder_pc_4_add_15_16_g347__6783/S  -       B->S  R     ADDHX2         1  4.2    77   223    4227    (-,-) 
  ff_pc_q_reg[23]/D                  -       -     R     DFFRHQX4       1    -     -     0    4227    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 48: MET (5885 ps) Setup Check with Pin ff_pc_q_reg[22]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[22]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     133                  
       Uncertainty:-       8                  
     Required Time:=    9904                  
      Launch Clock:-      45                  
         Data Path:-    3974                  
             Slack:=    5885                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3  9.4    76   314     358    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  6.9    72   208     566    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.0    65   172     738    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  6.9    72   193     932    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1103    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1297    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1468    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1662    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1834    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  6.9    72   193    2027    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.1    66   172    2199    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  6.9    63   128    2327    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.0    65   168    2495    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.6    70   192    2687    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3  9.9    71   143    2830    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.5    63   138    2968    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.5    76   202    3170    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.5    77   208    3378    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.5    77   208    3587    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.5    77   208    3795    (-,-) 
  adder_pc_4_add_15_16_g348__3680/S  -       B->S  R     ADDHX2         1  4.2    77   223    4019    (-,-) 
  ff_pc_q_reg[22]/D                  -       -     R     DFFSHQX4       1    -     -     0    4019    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 49: MET (6092 ps) Setup Check with Pin ff_pc_q_reg[21]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[21]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     135                  
       Uncertainty:-       8                  
     Required Time:=    9902                  
      Launch Clock:-      45                  
         Data Path:-    3765                  
             Slack:=    6092                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3  9.4    76   314     358    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  6.9    72   208     566    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.0    65   172     738    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  6.9    72   193     932    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1103    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1297    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1468    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1662    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1834    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  6.9    72   193    2027    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.1    66   172    2199    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  6.9    63   128    2327    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.0    65   168    2495    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.6    70   192    2687    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3  9.9    71   143    2830    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.5    63   138    2968    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.5    76   202    3170    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.5    77   208    3378    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.5    77   208    3587    (-,-) 
  adder_pc_4_add_15_16_g349__1617/S  -       B->S  R     ADDHX2         1  4.2    77   223    3810    (-,-) 
  ff_pc_q_reg[21]/D                  -       -     R     DFFRHQX4       1    -     -     0    3810    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 50: MET (6300 ps) Setup Check with Pin ff_pc_q_reg[20]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[20]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     135                  
       Uncertainty:-       8                  
     Required Time:=    9902                  
      Launch Clock:-      45                  
         Data Path:-    3557                  
             Slack:=    6300                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3  9.4    76   314     358    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  6.9    72   208     566    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.0    65   172     738    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  6.9    72   193     932    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1103    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1297    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1468    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  6.9    72   193    1662    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.0    65   172    1834    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  6.9    72   193    2027    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.1    66   172    2199    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  6.9    63   128    2327    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.0    65   168    2495    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.6    70   192    2687    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3  9.9    71   143    2830    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.5    63   138    2968    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.5    76   202    3170    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.5    77   208    3378    (-,-) 
  adder_pc_4_add_15_16_g350__2802/S  -       B->S  R     ADDHX2         1  4.2    77   223    3602    (-,-) 
  ff_pc_q_reg[20]/D                  -       -     R     DFFRHQX4       1    -     -     0    3602    (-,-) 
#-----------------------------------------------------------------------------------------------------------


