INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/sim/fifo_rng.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rng
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_ctrl
INFO: [VRFC 10-311] analyzing module hw_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/prng_lcg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prng_lcg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/prng_lcg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prng_lcg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/sim/mem_g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_g
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/sim/mem_h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BIKE_2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BIKE_2_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
