# Exporting Component Description of COREFIR_PF_C0 to TCL
# Family: PolarFireSoC
# Part Number: MPFS095T-1FCSG325I
# Create and Configure the core component COREFIR_PF_C0
create_and_configure_core -core_vlnv {Actel:DirectCore:COREFIR_PF:3.0.121} -component_name {COREFIR_PF_C0} -params {\
"CFG_ARCH:1"  \
"COEF_RAM:false"  \
"COEF_SETS:1"  \
"COEF_SYMM:1"  \
"COEF_TYPE:1"  \
"COEF_UNSIGN:false"  \
"COEF_WIDTH:16"  \
"COEF_WIDTH_REQ:16"  \
"COEFFS:coefficient_set_1"  \
"CTRL_LAYOUT:0"  \
"DATA_RAM:false"  \
"DATA_UNSIGN:false"  \
"DATA_WIDTH:16"  \
"DATA_WIDTH_REQ:16"  \
"DIE_SIZE:10"  \
"EXTRA_TAPS:1"  \
"FF:1"  \
"FIRO_WIDTH:48"  \
"FPGA_FAMILY:27"  \
"L:2"  \
"M:2"  \
"MACC_COUNT_PER_ROW:66"  \
"NATIV_AXI4:false"  \
"RADIX:10"  \
"RC_INFO_1:0"  \
"RC_INFO_2:0"  \
"RC_INFO_3:0"  \
"RC_INFO_4:0"  \
"RC_INFO_5:0"  \
"RC_INFO_6:0"  \
"RC_INFO_7:0"  \
"RC_INFO_8:0"  \
"RC_INFO_9:0"  \
"RC_INFO_10:0"  \
"RC_INFO_11:0"  \
"RC_INFO_12:0"  \
"RC_INFO_13:0"  \
"RC_INFO_14:0"  \
"RC_INFO_15:0"  \
"RC_INFO_16:0"  \
"RC_INFO_17:0"  \
"RC_INFO_18:0"  \
"RC_INFO_19:0"  \
"RC_INFO_20:0"  \
"TAPS:127"  \
"URAM_MAXDEPTH:512"   }
# Exporting Component Description of COREFIR_PF_C0 to TCL done
