head	1.2;
access;
symbols
	OPENBSD_6_1_BASE:1.2
	OPENBSD_6_0:1.2.0.30
	OPENBSD_6_0_BASE:1.2
	OPENBSD_5_9:1.2.0.24
	OPENBSD_5_9_BASE:1.2
	OPENBSD_5_8:1.2.0.26
	OPENBSD_5_8_BASE:1.2
	OPENBSD_5_7:1.2.0.18
	OPENBSD_5_7_BASE:1.2
	OPENBSD_5_6:1.2.0.22
	OPENBSD_5_6_BASE:1.2
	OPENBSD_5_5:1.2.0.20
	OPENBSD_5_5_BASE:1.2
	OPENBSD_5_4:1.2.0.16
	OPENBSD_5_4_BASE:1.2
	OPENBSD_5_3:1.2.0.14
	OPENBSD_5_3_BASE:1.2
	OPENBSD_5_2:1.2.0.10
	OPENBSD_5_2_BASE:1.2
	OPENBSD_5_1_BASE:1.2
	OPENBSD_5_1:1.2.0.12
	OPENBSD_5_0:1.2.0.8
	OPENBSD_5_0_BASE:1.2
	OPENBSD_4_9:1.2.0.6
	OPENBSD_4_9_BASE:1.2
	OPENBSD_4_8:1.2.0.4
	OPENBSD_4_8_BASE:1.2
	OPENBSD_4_7:1.2.0.2
	OPENBSD_4_7_BASE:1.2;
locks; strict;
comment	@ * @;


1.2
date	2010.02.19.14.58.13;	author miod;	state Exp;
branches;
next	1.1;

1.1
date	2010.02.19.00.21.47;	author miod;	state Exp;
branches;
next	;


desc
@@


1.2
log
@Add a datasheet URL for reference.
@
text
@/*	$OpenBSD: m41t8xreg.h,v 1.1 2010/02/19 00:21:47 miod Exp $	*/

/*
 * Copyright (c) 2010 Miodrag Vallat.
 *
 * Permission to use, copy, modify, and distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

/*
 * ST M41T8x serial access real time clock registers
 *
 * http://www.st.com/stonline/products/literature/ds/9074/m41t80.pdf
 */

/*
 * Note that register update will stop while accessing registers 0x00 to 0x07
 * (without the clock stopping), so that the reader does not get false data.
 * Registers will be thawed after reading register 0x07, when the
 * autoincrementing read address reaches 0x08.
 *
 * Clock and alarm numerical values are stored in BCD. All other values are
 * stored in binary.
 */

#define	M41T8X_HSEC	0x00		/* 1/100th of second */
#define	M41T8X_SEC	0x01		/* second */
#define	M41T8X_STOP		0x80	/* stop clock, bit 7 of above */
#define	M41T8X_MIN	0x02		/* minute */
#define	M41T8X_HR	0x03		/* hour */
#define	M41T8X_CEB		0x80	/* century bit toggle enable */
#define	M41T8X_CB		0x40	/* century bit */
#define	M41T8X_DOW	0x04		/* day of week */
#define	M41T8X_DAY	0x05		/* day of month */
#define	M41T8X_MON	0x06		/* month */
#define	M41T8X_YEAR	0x07		/* year */

#define	M41T8X_TOD_START	0x00
#define	M41T8X_TOD_LENGTH	0x08

#define	M41T8X_CTRL	0x08		/* control */
#define	M41T8X_OUT		0x80	/* output level */
#define	M41T8X_32KHZ	0x09		/* 32KHz oscillator control */
#define	M41T8X_32KE		0x80	/* 32KHz enable */

#define	M41T8X_ALMON	0x0a		/* alarm month */
#define	M41T8X_AFE		0x80	/* alarm flag enable */
#define	M41T8X_SQWE		0x40	/* square wave enable */
#define	M41T8X_ALDAY	0x0b		/* alarm day */
#define	M41T8X_RPT4		0x80	/* alarm repeat mode bits */
#define	M41T8X_RPT5		0x40
#define	M41T8X_ALHOUR	0x0c		/* alarm hour */
#define	M41T8X_RPT3		0x80
#define	M41T8X_ALMIN	0x0d		/* alarm minute */
#define	M41T8X_RPT2		0x80
#define	M41T8X_ALSEC	0x0e		/* alarm second */
#define	M41T8X_RPT1		0x80

#define	M41T8X_FLAGS	0x0f		/* flags */
#define	M41T8X_AF		0x40	/* alarm flag */

#define	M41T8X_SQW	0x13		/* square wave control */
#define	M41T8X_RS3		0x80	/* square wave frequency */
#define	M41T8X_RS2		0x40
#define	M41T8X_RS1		0x20
#define	M41T8X_RS0		0x10

/* alarm repeat settings, RPT5..RPT1 */
#define	M41T8X_ALREP_SEC	0x1f	/* once per second */
#define	M41T8X_ALREP_MIN	0x1e	/* once per minute */
#define	M41T8X_ALREP_HOUR	0x1c	/* once per hour */
#define	M41T8X_ALREP_DAY	0x18	/* once per day */
#define	M41T8X_ALREP_MON	0x10	/* once per month */
#define	M41T8X_ALREP_YEAR	0x00	/* once per year */

/* square wave frequency, RS3..RS0 */
#define	M41T8X_SQW_32K		0x01
#define	M41T8X_SQW_8K		0x02
#define	M41T8X_SQW_4K		0x03
#define	M41T8X_SQW_2K		0x04
#define	M41T8X_SQW_1K		0x05
#define	M41T8X_SQW_512		0x06
#define	M41T8X_SQW_256		0x07
#define	M41T8X_SQW_128		0x08
#define	M41T8X_SQW_64		0x09
#define	M41T8X_SQW_32		0x0a
#define	M41T8X_SQW_16		0x0b
#define	M41T8X_SQW_8		0x0c
#define	M41T8X_SQW_4		0x0d
#define	M41T8X_SQW_2		0x0e
#define	M41T8X_SQW_1		0x0f
@


1.1
log
@Add a driver for the M41T8x time-of-day clock chips, such as the M41T83
found on the Gdium Liberty. These machines finally no longer complain about
a missing todclock.
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
d21 2
@

