Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Dec 17 13:49:17 2021
| Host         : DESKTOP-28O1IPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+--------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                   Enable Signal                  |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+--------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Inst_fsm/nextstate_decod.coste_fijo_reg[4]/G0 |                                                  |                                       |                1 |              1 |         1.00 |
|  Inst_fsm/nextstate_decod.coste_fijo_reg[2]/G0 |                                                  |                                       |                1 |              1 |         1.00 |
|  Inst_fsm/nextstate_decod.coste_fijo_reg[5]/G0 |                                                  |                                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                 | synchronizers[4].Inst_EDGEDTCTR/sreg_reg[0]_0[0] | Inst_fsm/current_state[2]_i_3_n_1     |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG                                 |                                                  |                                       |                8 |             25 |         3.13 |
|  n_0_61_BUFG                                   |                                                  | synchronizers[1].Inst_EDGEDTCTR/AR[0] |               13 |             29 |         2.23 |
+------------------------------------------------+--------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


