# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace --exe --Wall -Mdir /home/engineer/verilog_tst/gen_files/ -sv --cc /home/engineer/verilog_tst/rtl/pulsedemo_top.sv"
S   4690368  4080507  1525238700   297914058  1525238700   297914058 "/home/engineer/programs/verilator/bin/verilator_bin"
T      7957  4468396  1525441162   823075348  1525441162   823075348 "/home/engineer/verilog_tst/gen_files//Vpulsedemo_top.cpp"
T      4085  4468397  1525441162   822075348  1525441162   822075348 "/home/engineer/verilog_tst/gen_files//Vpulsedemo_top.h"
T      1726  4468398  1525441162   824075348  1525441162   824075348 "/home/engineer/verilog_tst/gen_files//Vpulsedemo_top.mk"
T       589  4468400  1525441162   821075348  1525441162   821075348 "/home/engineer/verilog_tst/gen_files//Vpulsedemo_top__Syms.cpp"
T       934  4468401  1525441162   821075348  1525441162   821075348 "/home/engineer/verilog_tst/gen_files//Vpulsedemo_top__Syms.h"
T      2019  4468402  1525441162   822075348  1525441162   822075348 "/home/engineer/verilog_tst/gen_files//Vpulsedemo_top__Trace.cpp"
T      3591  4468403  1525441162   821075348  1525441162   821075348 "/home/engineer/verilog_tst/gen_files//Vpulsedemo_top__Trace__Slow.cpp"
T       708  4468404  1525441162   824075348  1525441162   824075348 "/home/engineer/verilog_tst/gen_files//Vpulsedemo_top__ver.d"
T         0        0  1525441162   824075348  1525441162   824075348 "/home/engineer/verilog_tst/gen_files//Vpulsedemo_top__verFiles.dat"
T      1255  4468399  1525441162   823075348  1525441162   823075348 "/home/engineer/verilog_tst/gen_files//Vpulsedemo_top_classes.mk"
S      1012  4468406  1525440933   143065727  1520857177           0 "/home/engineer/verilog_tst/rtl/pulsedemo_top.sv"
