digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS:or1200_freeze"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 3;
	4 [label="VAR_DECLARE  INPUT"];
	3 -> 4;
	5 [label="IDENTIFIERS:clk"];
	4 -> 5;
	16 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 16;
	17 [label="VAR_DECLARE  INPUT"];
	16 -> 17;
	18 [label="IDENTIFIERS:rst"];
	17 -> 18;
	29 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 29;
	30 [label="VAR_DECLARE  INPUT"];
	29 -> 30;
	31 [label="IDENTIFIERS:multicycle"];
	30 -> 31;
	32 [label="NUMBERS LONG_LONG:1"];
	30 -> 32;
	33 [label="NUMBERS DEC:0"];
	30 -> 33;
	42 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 42;
	43 [label="VAR_DECLARE  INPUT"];
	42 -> 43;
	44 [label="IDENTIFIERS:flushpipe"];
	43 -> 44;
	55 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 55;
	56 [label="VAR_DECLARE  INPUT"];
	55 -> 56;
	57 [label="IDENTIFIERS:extend_flush"];
	56 -> 57;
	68 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 68;
	69 [label="VAR_DECLARE  INPUT"];
	68 -> 69;
	70 [label="IDENTIFIERS:lsu_stall"];
	69 -> 70;
	81 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 81;
	82 [label="VAR_DECLARE  INPUT"];
	81 -> 82;
	83 [label="IDENTIFIERS:if_stall"];
	82 -> 83;
	94 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 94;
	95 [label="VAR_DECLARE  INPUT"];
	94 -> 95;
	96 [label="IDENTIFIERS:lsu_unstall"];
	95 -> 96;
	107 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 107;
	108 [label="VAR_DECLARE  INPUT"];
	107 -> 108;
	109 [label="IDENTIFIERS:force_dslot_fetch"];
	108 -> 109;
	120 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 120;
	121 [label="VAR_DECLARE  INPUT"];
	120 -> 121;
	122 [label="IDENTIFIERS:abort_ex"];
	121 -> 122;
	133 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 133;
	134 [label="VAR_DECLARE  INPUT"];
	133 -> 134;
	135 [label="IDENTIFIERS:du_stall"];
	134 -> 135;
	146 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 146;
	147 [label="VAR_DECLARE  INPUT"];
	146 -> 147;
	148 [label="IDENTIFIERS:mac_stall"];
	147 -> 148;
	159 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 159;
	160 [label="VAR_DECLARE  OUTPUT"];
	159 -> 160;
	161 [label="IDENTIFIERS:genpc_freeze"];
	160 -> 161;
	172 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 172;
	173 [label="VAR_DECLARE  OUTPUT"];
	172 -> 173;
	174 [label="IDENTIFIERS:if_freeze"];
	173 -> 174;
	185 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 185;
	186 [label="VAR_DECLARE  OUTPUT"];
	185 -> 186;
	187 [label="IDENTIFIERS:id_freeze"];
	186 -> 187;
	198 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 198;
	199 [label="VAR_DECLARE  OUTPUT"];
	198 -> 199;
	200 [label="IDENTIFIERS:ex_freeze"];
	199 -> 200;
	211 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 211;
	212 [label="VAR_DECLARE  OUTPUT"];
	211 -> 212;
	213 [label="IDENTIFIERS:wb_freeze"];
	212 -> 213;
	224 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 224;
	225 [label="VAR_DECLARE  INPUT"];
	224 -> 225;
	226 [label="IDENTIFIERS:icpu_ack_i"];
	225 -> 226;
	237 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 237;
	238 [label="VAR_DECLARE  INPUT"];
	237 -> 238;
	239 [label="IDENTIFIERS:icpu_err_i"];
	238 -> 239;
	250 [label="MODULE_ITEMS"];
	0 -> 250;
	251 [label="VAR_DECLARE_LIST"];
	250 -> 251;
	252 [label="VAR_DECLARE  INPUT"];
	251 -> 252;
	253 [label="IDENTIFIERS:clk"];
	252 -> 253;
	259 [label="VAR_DECLARE_LIST"];
	250 -> 259;
	260 [label="VAR_DECLARE  INPUT"];
	259 -> 260;
	261 [label="IDENTIFIERS:rst"];
	260 -> 261;
	267 [label="VAR_DECLARE_LIST"];
	250 -> 267;
	268 [label="VAR_DECLARE  INPUT"];
	267 -> 268;
	269 [label="IDENTIFIERS:multicycle"];
	268 -> 269;
	270 [label="NUMBERS LONG_LONG:1"];
	268 -> 270;
	271 [label="NUMBERS DEC:0"];
	268 -> 271;
	275 [label="VAR_DECLARE_LIST"];
	250 -> 275;
	276 [label="VAR_DECLARE  INPUT"];
	275 -> 276;
	277 [label="IDENTIFIERS:flushpipe"];
	276 -> 277;
	283 [label="VAR_DECLARE_LIST"];
	250 -> 283;
	284 [label="VAR_DECLARE  INPUT"];
	283 -> 284;
	285 [label="IDENTIFIERS:extend_flush"];
	284 -> 285;
	291 [label="VAR_DECLARE_LIST"];
	250 -> 291;
	292 [label="VAR_DECLARE  INPUT"];
	291 -> 292;
	293 [label="IDENTIFIERS:lsu_stall"];
	292 -> 293;
	299 [label="VAR_DECLARE_LIST"];
	250 -> 299;
	300 [label="VAR_DECLARE  INPUT"];
	299 -> 300;
	301 [label="IDENTIFIERS:if_stall"];
	300 -> 301;
	307 [label="VAR_DECLARE_LIST"];
	250 -> 307;
	308 [label="VAR_DECLARE  INPUT"];
	307 -> 308;
	309 [label="IDENTIFIERS:lsu_unstall"];
	308 -> 309;
	315 [label="VAR_DECLARE_LIST"];
	250 -> 315;
	316 [label="VAR_DECLARE  INPUT"];
	315 -> 316;
	317 [label="IDENTIFIERS:force_dslot_fetch"];
	316 -> 317;
	323 [label="VAR_DECLARE_LIST"];
	250 -> 323;
	324 [label="VAR_DECLARE  INPUT"];
	323 -> 324;
	325 [label="IDENTIFIERS:abort_ex"];
	324 -> 325;
	331 [label="VAR_DECLARE_LIST"];
	250 -> 331;
	332 [label="VAR_DECLARE  INPUT"];
	331 -> 332;
	333 [label="IDENTIFIERS:du_stall"];
	332 -> 333;
	339 [label="VAR_DECLARE_LIST"];
	250 -> 339;
	340 [label="VAR_DECLARE  INPUT"];
	339 -> 340;
	341 [label="IDENTIFIERS:mac_stall"];
	340 -> 341;
	347 [label="VAR_DECLARE_LIST"];
	250 -> 347;
	348 [label="VAR_DECLARE  OUTPUT"];
	347 -> 348;
	349 [label="IDENTIFIERS:genpc_freeze"];
	348 -> 349;
	355 [label="VAR_DECLARE_LIST"];
	250 -> 355;
	356 [label="VAR_DECLARE  OUTPUT"];
	355 -> 356;
	357 [label="IDENTIFIERS:if_freeze"];
	356 -> 357;
	363 [label="VAR_DECLARE_LIST"];
	250 -> 363;
	364 [label="VAR_DECLARE  OUTPUT"];
	363 -> 364;
	365 [label="IDENTIFIERS:id_freeze"];
	364 -> 365;
	371 [label="VAR_DECLARE_LIST"];
	250 -> 371;
	372 [label="VAR_DECLARE  OUTPUT"];
	371 -> 372;
	373 [label="IDENTIFIERS:ex_freeze"];
	372 -> 373;
	379 [label="VAR_DECLARE_LIST"];
	250 -> 379;
	380 [label="VAR_DECLARE  OUTPUT"];
	379 -> 380;
	381 [label="IDENTIFIERS:wb_freeze"];
	380 -> 381;
	387 [label="VAR_DECLARE_LIST"];
	250 -> 387;
	388 [label="VAR_DECLARE  INPUT"];
	387 -> 388;
	389 [label="IDENTIFIERS:icpu_ack_i"];
	388 -> 389;
	395 [label="VAR_DECLARE_LIST"];
	250 -> 395;
	396 [label="VAR_DECLARE  INPUT"];
	395 -> 396;
	397 [label="IDENTIFIERS:icpu_err_i"];
	396 -> 397;
	403 [label="VAR_DECLARE_LIST"];
	250 -> 403;
	404 [label="VAR_DECLARE  WIRE"];
	403 -> 404;
	405 [label="IDENTIFIERS:multicycle_freeze"];
	404 -> 405;
	411 [label="VAR_DECLARE_LIST"];
	250 -> 411;
	412 [label="VAR_DECLARE  REG"];
	411 -> 412;
	413 [label="IDENTIFIERS:multicycle_cnt"];
	412 -> 413;
	414 [label="NUMBERS LONG_LONG:1"];
	412 -> 414;
	415 [label="NUMBERS DEC:0"];
	412 -> 415;
	419 [label="VAR_DECLARE_LIST"];
	250 -> 419;
	420 [label="VAR_DECLARE  REG"];
	419 -> 420;
	421 [label="IDENTIFIERS:flushpipe_r"];
	420 -> 421;
	427 [label="ASSIGN"];
	250 -> 427;
	428 [label="BLOCKING_STATEMENT"];
	427 -> 428;
	429 [label="IDENTIFIERS:genpc_freeze"];
	428 -> 429;
	430 [label="BINARY_OPERATION BITWISE_OR"];
	428 -> 430;
	431 [label="IDENTIFIERS:du_stall"];
	430 -> 431;
	432 [label="IDENTIFIERS:flushpipe_r"];
	430 -> 432;
	433 [label="ASSIGN"];
	250 -> 433;
	434 [label="BLOCKING_STATEMENT"];
	433 -> 434;
	435 [label="IDENTIFIERS:if_freeze"];
	434 -> 435;
	436 [label="BINARY_OPERATION BITWISE_OR"];
	434 -> 436;
	437 [label="IDENTIFIERS:id_freeze"];
	436 -> 437;
	438 [label="IDENTIFIERS:extend_flush"];
	436 -> 438;
	439 [label="ASSIGN"];
	250 -> 439;
	440 [label="BLOCKING_STATEMENT"];
	439 -> 440;
	441 [label="IDENTIFIERS:id_freeze"];
	440 -> 441;
	442 [label="BINARY_OPERATION BITWISE_OR"];
	440 -> 442;
	443 [label="BINARY_OPERATION BITWISE_OR"];
	442 -> 443;
	444 [label="BINARY_OPERATION BITWISE_OR"];
	443 -> 444;
	445 [label="BINARY_OPERATION BITWISE_OR"];
	444 -> 445;
	446 [label="BINARY_OPERATION BITWISE_OR"];
	445 -> 446;
	447 [label="IDENTIFIERS:lsu_stall"];
	446 -> 447;
	448 [label="BINARY_OPERATION BITWISE_AND"];
	446 -> 448;
	449 [label="UNARY_OPERATION BITWISE_NOT"];
	448 -> 449;
	450 [label="IDENTIFIERS:lsu_unstall"];
	449 -> 450;
	451 [label="IDENTIFIERS:if_stall"];
	448 -> 451;
	452 [label="IDENTIFIERS:multicycle_freeze"];
	445 -> 452;
	453 [label="IDENTIFIERS:force_dslot_fetch"];
	444 -> 453;
	454 [label="IDENTIFIERS:du_stall"];
	443 -> 454;
	455 [label="IDENTIFIERS:mac_stall"];
	442 -> 455;
	456 [label="ASSIGN"];
	250 -> 456;
	457 [label="BLOCKING_STATEMENT"];
	456 -> 457;
	458 [label="IDENTIFIERS:ex_freeze"];
	457 -> 458;
	459 [label="IDENTIFIERS:wb_freeze"];
	457 -> 459;
	460 [label="ASSIGN"];
	250 -> 460;
	461 [label="BLOCKING_STATEMENT"];
	460 -> 461;
	462 [label="IDENTIFIERS:wb_freeze"];
	461 -> 462;
	463 [label="BINARY_OPERATION BITWISE_OR"];
	461 -> 463;
	464 [label="BINARY_OPERATION BITWISE_OR"];
	463 -> 464;
	465 [label="BINARY_OPERATION BITWISE_OR"];
	464 -> 465;
	466 [label="BINARY_OPERATION BITWISE_OR"];
	465 -> 466;
	467 [label="BINARY_OPERATION BITWISE_OR"];
	466 -> 467;
	468 [label="IDENTIFIERS:lsu_stall"];
	467 -> 468;
	469 [label="BINARY_OPERATION BITWISE_AND"];
	467 -> 469;
	470 [label="UNARY_OPERATION BITWISE_NOT"];
	469 -> 470;
	471 [label="IDENTIFIERS:lsu_unstall"];
	470 -> 471;
	472 [label="IDENTIFIERS:if_stall"];
	469 -> 472;
	473 [label="IDENTIFIERS:multicycle_freeze"];
	466 -> 473;
	474 [label="IDENTIFIERS:du_stall"];
	465 -> 474;
	475 [label="IDENTIFIERS:mac_stall"];
	464 -> 475;
	476 [label="IDENTIFIERS:abort_ex"];
	463 -> 476;
	477 [label="ALWAYS"];
	250 -> 477;
	478 [label="DELAY_CONTROL"];
	477 -> 478;
	479 [label="POSEDGE"];
	478 -> 479;
	480 [label="IDENTIFIERS:clk"];
	479 -> 480;
	481 [label="IF"];
	477 -> 481;
	482 [label="IDENTIFIERS:rst"];
	481 -> 482;
	483 [label="NON_BLOCKING_STATEMENT"];
	481 -> 483;
	484 [label="IDENTIFIERS:flushpipe_r"];
	483 -> 484;
	485 [label="NUMBERS BIN:0"];
	483 -> 485;
	486 [label="IF"];
	481 -> 486;
	487 [label="BINARY_OPERATION BITWISE_OR"];
	486 -> 487;
	488 [label="IDENTIFIERS:icpu_ack_i"];
	487 -> 488;
	489 [label="IDENTIFIERS:icpu_err_i"];
	487 -> 489;
	490 [label="NON_BLOCKING_STATEMENT"];
	486 -> 490;
	491 [label="IDENTIFIERS:flushpipe_r"];
	490 -> 491;
	492 [label="IDENTIFIERS:flushpipe"];
	490 -> 492;
	493 [label="IF"];
	486 -> 493;
	494 [label="UNARY_OPERATION LOGICAL_NOT"];
	493 -> 494;
	495 [label="IDENTIFIERS:flushpipe"];
	494 -> 495;
	496 [label="NON_BLOCKING_STATEMENT"];
	493 -> 496;
	497 [label="IDENTIFIERS:flushpipe_r"];
	496 -> 497;
	498 [label="NUMBERS BIN:0"];
	496 -> 498;
	500 [label="ASSIGN"];
	250 -> 500;
	501 [label="BLOCKING_STATEMENT"];
	500 -> 501;
	502 [label="IDENTIFIERS:multicycle_freeze"];
	501 -> 502;
	503 [label="UNARY_OPERATION BITWISE_OR"];
	501 -> 503;
	504 [label="IDENTIFIERS:multicycle_cnt"];
	503 -> 504;
	505 [label="ALWAYS"];
	250 -> 505;
	506 [label="DELAY_CONTROL"];
	505 -> 506;
	507 [label="POSEDGE"];
	506 -> 507;
	508 [label="IDENTIFIERS:clk"];
	507 -> 508;
	509 [label="IF"];
	505 -> 509;
	510 [label="IDENTIFIERS:rst"];
	509 -> 510;
	511 [label="NON_BLOCKING_STATEMENT"];
	509 -> 511;
	512 [label="IDENTIFIERS:multicycle_cnt"];
	511 -> 512;
	513 [label="NUMBERS BIN:00"];
	511 -> 513;
	514 [label="IF"];
	509 -> 514;
	515 [label="UNARY_OPERATION BITWISE_OR"];
	514 -> 515;
	516 [label="IDENTIFIERS:multicycle_cnt"];
	515 -> 516;
	517 [label="NON_BLOCKING_STATEMENT"];
	514 -> 517;
	518 [label="IDENTIFIERS:multicycle_cnt"];
	517 -> 518;
	519 [label="BINARY_OPERATION MINUS"];
	517 -> 519;
	520 [label="IDENTIFIERS:multicycle_cnt"];
	519 -> 520;
	521 [label="NUMBERS BIN:01"];
	519 -> 521;
	522 [label="IF"];
	514 -> 522;
	523 [label="BINARY_OPERATION BITWISE_AND"];
	522 -> 523;
	524 [label="UNARY_OPERATION BITWISE_OR"];
	523 -> 524;
	525 [label="IDENTIFIERS:multicycle"];
	524 -> 525;
	526 [label="UNARY_OPERATION LOGICAL_NOT"];
	523 -> 526;
	527 [label="IDENTIFIERS:ex_freeze"];
	526 -> 527;
	528 [label="NON_BLOCKING_STATEMENT"];
	522 -> 528;
	529 [label="IDENTIFIERS:multicycle_cnt"];
	528 -> 529;
	530 [label="IDENTIFIERS:multicycle"];
	528 -> 530;
}
