(pcb "C:\Users\yanat\Documents\KiCad\MZ-80B_GRAM2\MZ-80B_GRAM2.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  116836 -65846  150000 -65846  150000 -197926  34236 -197926
            34236 -65846  58836 -65846  58836 -55178  116836 -55178  116836 -65846)
    )
    (via "Via[0-1]_500:300_um")
    (rule
      (width 200)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component MountingHole:MountingHole_3.2mm_M3
      (place MH4 38236 -70926 front 0 (PN MountingHole_3.2mm_M3))
      (place MH3 145236 -70926 front 0 (PN MountingHole_3.2mm_M3))
      (place MH2 145236 -192926 front 0 (PN MountingHole_3.2mm_M3))
      (place MH1 38236 -192926 front 0 (PN MountingHole_3.2mm_M3))
    )
    (component "mz-2000:BUS_MZ2000"
      (place J1 137376 -62000 front 0 (PN Conn_02x22_Row_Letter_First))
    )
    (component Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
      (place C2 142186 -97596 front 90 (PN 0.1uF))
      (place C3 140154 -156778 front 90 (PN 0.1uF))
      (place C5 79448 -152968 front 90 (PN 0.1uF))
      (place C6 50238 -119948 front 180 (PN 0.1uF))
      (place C7 81988 -97342 front 90 (PN 0.1uF))
      (place C10 105356 -173248 front 90 (PN 0.1uF))
      (place C14 105610 -135442 front 90 (PN 0.1uF))
      (place C17 97482 -116900 front 90 (PN 0.1uF))
    )
    (component Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm::1
      (place C4 108150 -97342 front 90 (PN 0.1uF))
      (place C8 79448 -173542 front 90 (PN 0.1uF))
      (place C9 139900 -118932 front 90 (PN 0.1uF))
      (place C11 140154 -173542 front 90 (PN 0.1uF))
      (place C12 142440 -136458 front 90 (PN 0.1uF))
      (place C13 102816 -164652 front 0 (PN 470pF))
      (place C15 73606 -159572 front 0 (PN 220pF))
      (place C16 105610 -152968 front 90 (PN 0.1uF))
      (place C18 81988 -135696 front 90 (PN 0.1uF))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (place J2 121736 -186426 front 90 (PN Conn_02x05_Odd_Even))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 83766 -144078 front 180 (PN 1k))
      (place R4 91894 -164652 front 0 (PN 100))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R2 68526 -159572 front 180 (PN 1k))
      (place R3 131518 -148142 front 180 (PN 47))
    )
    (component "Package_DIP:DIP-16_W7.62mm_LongPads"
      (place U1 138884 -92516 front 270 (PN 74LS157))
      (place U3 78686 -92262 front 270 (PN 74LS157))
      (place U7 78686 -130362 front 270 (PN 74LS165))
    )
    (component "Package_DIP:DIP-16_W7.62mm_LongPads::1"
      (place U2 104848 -92262 front 270 (PN 74LS157))
      (place U9 139138 -131378 front 270 (PN 74LS157))
    )
    (component "Package_DIP:DIP-20_W7.62mm_LongPads"
      (place U4 45158 -123250 front 0 (PN 74LS245))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U5 136598 -113852 front 270 (PN 74LS93))
      (place U10 102308 -147888 front 270 (PN 74LS93))
      (place U13 136852 -151698 front 270 (PN 74LS00))
      (place U14 102054 -168208 front 270 (PN 74LS04))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads::1"
      (place U6 102308 -130362 front 270 (PN 74LS93))
      (place U11 76146 -147888 front 270 (PN 74LS107))
      (place U15 76146 -168208 front 270 (PN 74LS32))
      (place U18 136852 -168462 front 270 (PN 74LS32))
    )
    (component "Package_DIP:DIP-28_W15.24mm_LongPads"
      (place U19 93926 -108264 front 270 (PN 6264))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (place J4 67256 -195640 front 90 (PN Conn_02x20_Odd_Even))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical
      (place J5 140408 -184718 front 0 (PN Conn_01x01))
    )
    (component "mz-2000:PinHeader_2x22_P2.54mm_Vertical"
      (place J3 104594 -78800 front 0 (PN Conn_02x22_Row_Letter_First))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical::1
      (place J6 52236 -77926 front 270 (PN Conn_02x05_Odd_Even))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C1 61160 -72704 front 270 (PN 100uF))
    )
  )
  (library
    (image MountingHole:MountingHole_3.2mm_M3
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image "mz-2000:BUS_MZ2000"
      (outline (path signal 50  12700 -4060  -102870 -4060))
      (outline (path signal 50  12700 -4060  12700 6985))
      (outline (path signal 50  -102870 6985  12700 6985))
      (outline (path signal 100  -20320 6350  -20320 -3810))
      (outline (path signal 100  -78740 6350  -20320 6350))
      (outline (path signal 100  -20320 -3810  -78740 -3810))
      (outline (path signal 100  -78740 6350  -78740 -3810))
      (outline (path signal 50  -102870 -4060  -102870 6985))
      (pin Rect[T]Pad_1780x10000_um a1 -76200 1270)
      (pin Rect[T]Pad_1780x10000_um a2 -73660 1270)
      (pin Rect[T]Pad_1780x10000_um a3 -71120 1270)
      (pin Rect[T]Pad_1780x10000_um a4 -68580 1270)
      (pin Rect[T]Pad_1780x10000_um a5 -66040 1270)
      (pin Rect[T]Pad_1780x10000_um a6 -63500 1270)
      (pin Rect[T]Pad_1780x10000_um a7 -60960 1270)
      (pin Rect[T]Pad_1780x10000_um a8 -58420 1270)
      (pin Rect[T]Pad_1780x10000_um a9 -55880 1270)
      (pin Rect[T]Pad_1780x10000_um a10 -53340 1270)
      (pin Rect[T]Pad_1780x10000_um a11 -50800 1270)
      (pin Rect[T]Pad_1780x10000_um a12 -48260 1270)
      (pin Rect[T]Pad_1780x10000_um a13 -45720 1270)
      (pin Rect[T]Pad_1780x10000_um a14 -43180 1270)
      (pin Rect[T]Pad_1780x10000_um a15 -40640 1270)
      (pin Rect[T]Pad_1780x10000_um a16 -38100 1270)
      (pin Rect[T]Pad_1780x10000_um a17 -35560 1270)
      (pin Rect[T]Pad_1780x10000_um a18 -33020 1270)
      (pin Rect[T]Pad_1780x10000_um a19 -30480 1270)
      (pin Rect[T]Pad_1780x10000_um a20 -27940 1270)
      (pin Rect[T]Pad_1780x10000_um a21 -25400 1270)
      (pin Rect[T]Pad_1780x10000_um a22 -22860 1270)
      (pin Rect[B]Pad_1780x10000_um b1 -76200 1270)
      (pin Rect[B]Pad_1780x10000_um b2 -73660 1270)
      (pin Rect[B]Pad_1780x10000_um b3 -71120 1270)
      (pin Rect[B]Pad_1780x10000_um b4 -68580 1270)
      (pin Rect[B]Pad_1780x10000_um b5 -66040 1270)
      (pin Rect[B]Pad_1780x10000_um b6 -63500 1270)
      (pin Rect[B]Pad_1780x10000_um b7 -60960 1270)
      (pin Rect[B]Pad_1780x10000_um b8 -58420 1270)
      (pin Rect[B]Pad_1780x10000_um b9 -55880 1270)
      (pin Rect[B]Pad_1780x10000_um b10 -53340 1270)
      (pin Rect[B]Pad_1780x10000_um b11 -50800 1270)
      (pin Rect[B]Pad_1780x10000_um b12 -48260 1270)
      (pin Rect[B]Pad_1780x10000_um b13 -45720 1270)
      (pin Rect[B]Pad_1780x10000_um b14 -43180 1270)
      (pin Rect[B]Pad_1780x10000_um b15 -40640 1270)
      (pin Rect[B]Pad_1780x10000_um b16 -38100 1270)
      (pin Rect[B]Pad_1780x10000_um b17 -35560 1270)
      (pin Rect[B]Pad_1780x10000_um b18 -33020 1270)
      (pin Rect[B]Pad_1780x10000_um b19 -30480 1270)
      (pin Rect[B]Pad_1780x10000_um b20 -27940 1270)
      (pin Rect[B]Pad_1780x10000_um b21 -25400 1270)
      (pin Rect[B]Pad_1780x10000_um b22 -22860 1270)
    )
    (image Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
      (outline (path signal 100  -750 1250  -750 -1250))
      (outline (path signal 100  -750 -1250  3250 -1250))
      (outline (path signal 100  3250 -1250  3250 1250))
      (outline (path signal 100  3250 1250  -750 1250))
      (outline (path signal 120  -870 1370  3370 1370))
      (outline (path signal 120  -870 -1370  3370 -1370))
      (outline (path signal 120  -870 1370  -870 665))
      (outline (path signal 120  -870 -665  -870 -1370))
      (outline (path signal 120  3370 1370  3370 665))
      (outline (path signal 120  3370 -665  3370 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  3550 -1500))
      (outline (path signal 50  3550 -1500  3550 1500))
      (outline (path signal 50  3550 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm::1
      (outline (path signal 50  3550 1500  -1050 1500))
      (outline (path signal 50  3550 -1500  3550 1500))
      (outline (path signal 50  -1050 -1500  3550 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  3370 -665  3370 -1370))
      (outline (path signal 120  3370 1370  3370 665))
      (outline (path signal 120  -870 -665  -870 -1370))
      (outline (path signal 120  -870 1370  -870 665))
      (outline (path signal 120  -870 -1370  3370 -1370))
      (outline (path signal 120  -870 1370  3370 1370))
      (outline (path signal 100  3250 1250  -750 1250))
      (outline (path signal 100  3250 -1250  3250 1250))
      (outline (path signal 100  -750 -1250  3250 -1250))
      (outline (path signal 100  -750 1250  -750 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -11430))
      (outline (path signal 100  3810 -11430  -1270 -11430))
      (outline (path signal 100  -1270 -11430  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -11490  3870 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  3870 1330  3870 -11490))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  -1800 -11950  4350 -11950))
      (outline (path signal 50  4350 -11950  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -19300  9100 1550))
      (outline (path signal 50  -1450 -19300  9100 -19300))
      (outline (path signal 50  -1450 1550  -1450 -19300))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_LongPads::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -19300))
      (outline (path signal 50  -1450 -19300  9100 -19300))
      (outline (path signal 50  9100 -19300  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -24400  9100 1550))
      (outline (path signal 50  -1450 -24400  9100 -24400))
      (outline (path signal 50  -1450 1550  -1450 -24400))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -24190  6060 1330))
      (outline (path signal 120  1560 -24190  6060 -24190))
      (outline (path signal 120  1560 1330  1560 -24190))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads::1"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_LongPads"
      (outline (path signal 50  16700 1550  -1500 1550))
      (outline (path signal 50  16700 -34550  16700 1550))
      (outline (path signal 50  -1500 -34550  16700 -34550))
      (outline (path signal 50  -1500 1550  -1500 -34550))
      (outline (path signal 120  13680 1330  8620 1330))
      (outline (path signal 120  13680 -34350  13680 1330))
      (outline (path signal 120  1560 -34350  13680 -34350))
      (outline (path signal 120  1560 1330  1560 -34350))
      (outline (path signal 120  6620 1330  1560 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_2400x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2400x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_2400x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2400x1600_um 28 15240 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "mz-2000:PinHeader_2x22_P2.54mm_Vertical"
      (outline (path signal 50  -28470 3080  -28470 -3070))
      (outline (path signal 50  28480 3080  -28470 3080))
      (outline (path signal 50  28480 -3070  28480 3080))
      (outline (path signal 50  -28470 -3070  28480 -3070))
      (outline (path signal 120  -28000 -2600  -28000 -1270))
      (outline (path signal 120  -26670 -2600  -28000 -2600))
      (outline (path signal 120  -28000 0  -28000 2600))
      (outline (path signal 120  -25400 0  -28000 0))
      (outline (path signal 120  -25400 -2600  -25400 0))
      (outline (path signal 120  -28000 2600  28000 2600))
      (outline (path signal 120  -25400 -2600  28000 -2600))
      (outline (path signal 120  28000 -2600  28000 2600))
      (outline (path signal 100  -26670 -2540  -27940 -1270))
      (outline (path signal 100  27940 -2540  -26670 -2540))
      (outline (path signal 100  27940 2540  27940 -2540))
      (outline (path signal 100  -27940 2540  27940 2540))
      (outline (path signal 100  -27940 -1270  -27940 2540))
      (pin Rect[A]Pad_1700x1700_um (rotate 90) b1 -26670 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a1 -26670 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b2 -24130 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a2 -24130 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b3 -21590 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a3 -21590 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b4 -19050 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a4 -19050 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b5 -16510 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a5 -16510 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b6 -13970 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a6 -13970 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b7 -11430 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a7 -11430 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b8 -8890 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a8 -8890 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b9 -6350 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a9 -6350 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b10 -3810 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a10 -3810 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b11 -1270 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a11 -1270 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b12 1270 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a12 1270 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b13 3810 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a13 3810 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b14 6350 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a14 6350 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b15 8890 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a15 8890 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b16 11430 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a16 11430 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b17 13970 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a17 13970 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b18 16510 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a18 16510 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b19 19050 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a19 19050 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b20 21590 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a20 21590 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b21 24130 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a21 24130 1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) b22 26670 -1270)
      (pin Oval[A]Pad_1700x1700_um (rotate 90) a22 26670 1270)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical::1
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -11950  4350 1800))
      (outline (path signal 50  -1800 -11950  4350 -11950))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  -1330 -11490  3870 -11490))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -11430  -1270 0))
      (outline (path signal 100  3810 -11430  -1270 -11430))
      (outline (path signal 100  3810 1270  3810 -11430))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_1780x10000_um
      (shape (rect B.Cu -890 -5000 890 5000))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1780x10000_um
      (shape (rect F.Cu -890 -5000 890 5000))
      (attach off)
    )
    (padstack "Via[0-1]_500:300_um"
      (shape (circle F.Cu 500))
      (shape (circle B.Cu 500))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins J1-a1 J1-b1 C2-1 C3-1 C4-1 C5-1 C6-1 C7-1 C8-1 C9-1 C10-1 C11-1 C12-1
        C14-1 C16-1 C17-1 C18-1 R1-1 R2-1 U1-16 U2-16 U3-16 U4-20 U5-5 U6-5 U7-16
        U9-16 U10-5 U11-14 U13-14 U14-14 U15-14 U18-14 U19-26 U19-28 J5-1 J3-b1 J3-a1
        C1-1)
    )
    (net GND
      (pins J1-a5 J1-a22 J1-b13 J1-b22 C2-2 C3-2 C4-2 C5-2 C6-2 C7-2 C8-2 C9-2 C10-2
        C11-2 C12-2 C13-2 C14-2 C15-2 C16-2 C17-2 C18-2 J2-9 J2-5 U1-15 U1-8 U2-8
        U2-15 U3-15 U3-8 U4-10 U5-10 U6-10 U7-15 U7-8 U9-8 U9-15 U9-14 U9-6 U9-13
        U9-5 U9-11 U9-10 U10-10 U11-4 U11-7 U13-7 U14-7 U15-7 U18-7 U19-20 U19-22
        U19-14 J4-9 J4-18 J4-27 J3-a5 J3-b13 J3-b22 J3-a22 J6-5 J6-9 C1-2)
    )
    (net /D2
      (pins J1-a2 U4-4 J4-24 J3-a2)
    )
    (net /D1
      (pins J1-a3 U4-3 J4-25 J3-a3)
    )
    (net /D0
      (pins J1-a4 U4-2 J4-26 J3-a4)
    )
    (net /A7
      (pins J1-a14 U2-14 J4-10 J3-a14)
    )
    (net /A6
      (pins J1-a15 U2-11 J4-11 J3-a15)
    )
    (net /A5
      (pins J1-a16 U2-5 J4-12 J3-a16)
    )
    (net /A4
      (pins J1-a17 U2-2 J4-13 J3-a17)
    )
    (net /A3
      (pins J1-a18 U1-14 J4-14 J3-a18)
    )
    (net /A2
      (pins J1-a19 U1-11 J4-15 J3-a19)
    )
    (net /A1
      (pins J1-a20 U1-5 J4-16 J3-a20)
    )
    (net /A0
      (pins J1-a21 U1-2 J4-17 J3-a21)
    )
    (net /D3
      (pins J1-b2 U4-5 J4-23 J3-b2)
    )
    (net /D4
      (pins J1-b3 U4-6 J4-22 J3-b3)
    )
    (net /D5
      (pins J1-b4 U4-7 J4-21 J3-b4)
    )
    (net /D6
      (pins J1-b5 U4-8 J4-20 J3-b5)
    )
    (net /D7
      (pins J1-b6 U4-9 J4-19 J3-b6)
    )
    (net /~WR
      (pins J1-b9 U15-10 J4-38 J3-b9)
    )
    (net /~RD
      (pins J1-b10 U4-1 U18-5 J4-37 J3-b10)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12 U19-7)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4 U19-10)
    )
    (net "Net-(U11-Pad3)"
      (pins U11-3 U13-2)
    )
    (net "Net-(U10-Pad2)"
      (pins U5-3 U5-2 U6-2 U6-3 U10-3 U10-2 U14-12 U14-11)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9 U19-8)
    )
    (net "Net-(C13-Pad1)"
      (pins C13-1 R4-1 U14-3)
    )
    (net "Net-(C15-Pad1)"
      (pins C15-1 R3-2 U11-13)
    )
    (net /A12
      (pins J1-a9 U9-2 J4-4 J3-a9)
    )
    (net /A11
      (pins J1-a10 U3-14 J4-5 J3-a10)
    )
    (net /A10
      (pins J1-a11 U3-11 J4-6 J3-a11)
    )
    (net /A9
      (pins J1-a12 U3-5 J4-7 J3-a12)
    )
    (net /A8
      (pins J1-a13 U3-2 J4-8 J3-a13)
    )
    (net /GI
      (pins J2-1 U15-4 J6-1)
    )
    (net /~CSED
      (pins J2-2 U15-5 J6-2)
    )
    (net /GO
      (pins J2-3 U13-12 J6-3)
    )
    (net /~GOUT2
      (pins J2-4 U13-11 J6-4)
    )
    (net /8M
      (pins J2-6 U15-1 U15-2 J6-6)
    )
    (net /~VBLK
      (pins J2-7 U14-13 J6-7)
    )
    (net /1M
      (pins J2-8 U11-12 J6-8)
    )
    (net /~HBLK
      (pins J2-10 U13-10 J6-10)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 U11-1)
    )
    (net "Net-(R2-Pad2)"
      (pins R2-2 U11-8 U11-11)
    )
    (net "Net-(R3-Pad1)"
      (pins R3-1 U13-3)
    )
    (net "Net-(R4-Pad2)"
      (pins R4-2 U14-2)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1 U2-1 U3-1 U9-1 U15-9 U15-6 U18-4)
    )
    (net /G1
      (pins U1-6 U5-9)
    )
    (net /G3
      (pins U1-13 U5-11 U6-14)
    )
    (net /G0
      (pins U1-3 U5-12 U5-1)
    )
    (net /G2
      (pins U1-10 U5-8)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7 U19-9)
    )
    (net "Net-(U19-Pad4)"
      (pins U2-9 U19-4)
    )
    (net /G6
      (pins U2-10 U6-8)
    )
    (net /G4
      (pins U2-3 U6-1 U6-12)
    )
    (net "Net-(U19-Pad6)"
      (pins U2-4 U19-6)
    )
    (net "Net-(U19-Pad3)"
      (pins U2-12 U19-3)
    )
    (net /G7
      (pins U2-13 U6-11 U10-14)
    )
    (net /G5
      (pins U2-6 U6-9)
    )
    (net "Net-(U19-Pad5)"
      (pins U2-7 U19-5)
    )
    (net "Net-(U19-Pad24)"
      (pins U3-7 U19-24)
    )
    (net /G9
      (pins U3-6 U10-9)
    )
    (net /G11
      (pins U3-13 U10-11 U11-9)
    )
    (net "Net-(U19-Pad23)"
      (pins U3-12 U19-23)
    )
    (net "Net-(U19-Pad25)"
      (pins U3-4 U19-25)
    )
    (net /G8
      (pins U3-3 U10-12 U10-1)
    )
    (net /G10
      (pins U3-10 U10-8)
    )
    (net "Net-(U19-Pad21)"
      (pins U3-9 U19-21)
    )
    (net "Net-(U19-Pad19)"
      (pins U4-11 U7-10 U7-11 U19-19)
    )
    (net "Net-(U19-Pad18)"
      (pins U4-12 U7-12 U19-18)
    )
    (net "Net-(U19-Pad17)"
      (pins U4-13 U7-13 U19-17)
    )
    (net "Net-(U19-Pad16)"
      (pins U4-14 U7-14 U19-16)
    )
    (net "Net-(U19-Pad15)"
      (pins U4-15 U7-3 U19-15)
    )
    (net "Net-(U19-Pad13)"
      (pins U4-16 U7-4 U19-13)
    )
    (net "Net-(U19-Pad12)"
      (pins U4-17 U7-5 U19-12)
    )
    (net "Net-(U19-Pad11)"
      (pins U4-18 U7-6 U19-11)
    )
    (net "Net-(U14-Pad6)"
      (pins U4-19 U14-6)
    )
    (net "Net-(U13-Pad8)"
      (pins U5-14 U13-8)
    )
    (net "Net-(U11-Pad2)"
      (pins U7-1 U11-2 U13-9)
    )
    (net "Net-(U13-Pad13)"
      (pins U7-9 U13-13)
    )
    (net "Net-(U13-Pad1)"
      (pins U7-2 U13-1 U15-3)
    )
    (net "Net-(U19-Pad2)"
      (pins U9-4 U19-2)
    )
    (net /G12
      (pins U9-3 U11-5)
    )
    (net "Net-(U11-Pad10)"
      (pins U11-10 U14-10)
    )
    (net "Net-(U13-Pad6)"
      (pins U13-6 U14-5)
    )
    (net "Net-(U13-Pad5)"
      (pins U13-5 U15-11 U19-27)
    )
    (net "Net-(U13-Pad4)"
      (pins U13-4 U18-6)
    )
    (net "Net-(U14-Pad4)"
      (pins U14-4 U15-13)
    )
    (net "Net-(U14-Pad1)"
      (pins U14-1 U15-8 U15-12)
    )
    (net /A15
      (pins J1-a6 J4-1 J3-a6)
    )
    (net /A14
      (pins J1-a7 J4-2 J3-a7)
    )
    (net /A13
      (pins J1-a8 J4-3 J3-a8)
    )
    (net /phi
      (pins J1-b7 J4-40 J3-b7)
    )
    (net /~M1
      (pins J1-b8 J4-39 J3-b8)
    )
    (net /~IOREQ
      (pins J1-b11 J4-36 J3-b11)
    )
    (net /~MREQ
      (pins J1-b12 J4-35 J3-b12)
    )
    (net /~HALT
      (pins J1-b14 J4-34 J3-b14)
    )
    (net /IE1
      (pins J1-b15 J3-b15)
    )
    (net /IE0
      (pins J1-b16 J4-33 J3-b16)
    )
    (net /RESET
      (pins J1-b17 J4-32 J3-b17)
    )
    (net /~EXRESET
      (pins J1-b18 J4-31 J3-b18)
    )
    (net /~EXINT
      (pins J1-b19 J4-30 J3-b19)
    )
    (net /~EXWAIT
      (pins J1-b20 J4-29 J3-b20)
    )
    (net /~MNI
      (pins J1-b21 J4-28 J3-b21)
    )
    (class kicad_default "" +5V /1M /8M /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A15
      /A2 /A3 /A4 /A5 /A6 /A7 /A8 /A9 /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /G0
      /G1 /G10 /G11 /G12 /G2 /G3 /G4 /G5 /G6 /G7 /G8 /G9 /GI /GO /IE0 /IE1
      /RESET /phi /~CSED /~EXINT /~EXRESET /~EXWAIT /~GOUT2 /~HALT /~HBLK
      /~IOREQ /~M1 /~MNI /~MREQ /~RD /~VBLK /~WR GND "Net-(C13-Pad1)" "Net-(C15-Pad1)"
      "Net-(R1-Pad2)" "Net-(R2-Pad2)" "Net-(R3-Pad1)" "Net-(R4-Pad2)" "Net-(U1-Pad1)"
      "Net-(U1-Pad12)" "Net-(U1-Pad4)" "Net-(U1-Pad7)" "Net-(U1-Pad9)" "Net-(U10-Pad2)"
      "Net-(U11-Pad10)" "Net-(U11-Pad2)" "Net-(U11-Pad3)" "Net-(U11-Pad6)"
      "Net-(U13-Pad1)" "Net-(U13-Pad13)" "Net-(U13-Pad4)" "Net-(U13-Pad5)"
      "Net-(U13-Pad6)" "Net-(U13-Pad8)" "Net-(U14-Pad1)" "Net-(U14-Pad4)"
      "Net-(U14-Pad6)" "Net-(U19-Pad1)" "Net-(U19-Pad11)" "Net-(U19-Pad12)"
      "Net-(U19-Pad13)" "Net-(U19-Pad15)" "Net-(U19-Pad16)" "Net-(U19-Pad17)"
      "Net-(U19-Pad18)" "Net-(U19-Pad19)" "Net-(U19-Pad2)" "Net-(U19-Pad21)"
      "Net-(U19-Pad23)" "Net-(U19-Pad24)" "Net-(U19-Pad25)" "Net-(U19-Pad3)"
      "Net-(U19-Pad4)" "Net-(U19-Pad5)" "Net-(U19-Pad6)" "Net-(U7-Pad7)" "Net-(U9-Pad12)"
      "Net-(U9-Pad7)" "Net-(U9-Pad9)"
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 200)
        (clearance 200.1)
      )
    )
    (class +5V
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
    (class GND
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 400  79448 -99882  78686 -99882)(net +5V)(type protect))
    (wire (path F.Cu 400  81988 -97342  79448 -99882)(net +5V)(type protect))
    (wire (path F.Cu 400  105610 -99882  104848 -99882)(net +5V)(type protect))
    (wire (path F.Cu 400  108150 -97342  105610 -99882)(net +5V)(type protect))
    (wire (path F.Cu 400  139646 -100136  138884 -100136)(net +5V)(type protect))
    (wire (path F.Cu 400  142186 -97596  139646 -100136)(net +5V)(type protect))
    (wire (path F.Cu 400  131518 -118932  126438 -113852)(net +5V)(type protect))
    (wire (path F.Cu 400  139900 -118932  131518 -118932)(net +5V)(type protect))
    (wire (path F.Cu 400  97482 -119948  93926 -123504)(net +5V)(type protect))
    (wire (path F.Cu 400  97482 -116900  97482 -119948)(net +5V)(type protect))
    (wire (path F.Cu 400  90446 -125104  88846 -123504)(net +5V)(type protect))
    (wire (path F.Cu 400  92326 -125104  90446 -125104)(net +5V)(type protect))
    (wire (path F.Cu 400  93926 -123504  92326 -125104)(net +5V)(type protect))
    (wire (path F.Cu 400  52778 -122488  52778 -123250)(net +5V)(type protect))
    (wire (path F.Cu 400  50238 -119948  52778 -122488)(net +5V)(type protect))
    (wire (path F.Cu 400  139900 -138998  139138 -138998)(net +5V)(type protect))
    (wire (path F.Cu 400  142440 -136458  139900 -138998)(net +5V)(type protect))
    (wire (path F.Cu 400  97228 -135442  92148 -130362)(net +5V)(type protect))
    (wire (path F.Cu 400  105610 -135442  97228 -135442)(net +5V)(type protect))
    (wire (path F.Cu 400  79702 -137982  78686 -137982)(net +5V)(type protect))
    (wire (path F.Cu 400  81988 -135696  79702 -137982)(net +5V)(type protect))
    (wire (path F.Cu 400  76908 -155508  76146 -155508)(net +5V)(type protect))
    (wire (path F.Cu 400  79448 -152968  76908 -155508)(net +5V)(type protect))
    (wire (path F.Cu 400  97228 -152968  92148 -147888)(net +5V)(type protect))
    (wire (path F.Cu 400  105610 -152968  97228 -152968)(net +5V)(type protect))
    (wire (path F.Cu 400  137614 -159318  136852 -159318)(net +5V)(type protect))
    (wire (path F.Cu 400  140154 -156778  137614 -159318)(net +5V)(type protect))
    (wire (path F.Cu 400  137614 -176082  136852 -176082)(net +5V)(type protect))
    (wire (path F.Cu 400  140154 -173542  137614 -176082)(net +5V)(type protect))
    (wire (path F.Cu 400  102776 -175828  102054 -175828)(net +5V)(type protect))
    (wire (path F.Cu 400  105356 -173248  102776 -175828)(net +5V)(type protect))
    (wire (path F.Cu 400  77162 -175828  76146 -175828)(net +5V)(type protect))
    (wire (path F.Cu 400  79448 -173542  77162 -175828)(net +5V)(type protect))
    (wire (path F.Cu 400  61176 -72688  61160 -72704)(net +5V)(type protect))
    (wire (path F.Cu 400  61176 -60730  61176 -72688)(net +5V)(type protect))
  )
)
