 HDL Direct 16.3-p006 (v16-3-85F) 11/10/2009 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   TUB(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tub_lib.tub:sch_1

Design Entry HDL Direct: Created Netlist.

