{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734679941459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734679941463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 09:32:21 2024 " "Processing started: Fri Dec 20 09:32:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734679941463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679941463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUBarrel -c ALUBarrel " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUBarrel -c ALUBarrel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679941463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734679942088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734679942088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alubarrel.sv 1 1 " "Found 1 design units, including 1 entities, in source file alubarrel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUBarrel " "Found entity 1: ALUBarrel" {  } { { "ALUBarrel.sv" "" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734679947557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679947557 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barrel8Bit.sv(20) " "Verilog HDL warning at Barrel8Bit.sv(20): extended using \"x\" or \"z\"" {  } { { "Barrel8Bit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/Barrel8Bit.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1734679947558 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Barrel8Bit.sv(29) " "Verilog HDL warning at Barrel8Bit.sv(29): extended using \"x\" or \"z\"" {  } { { "Barrel8Bit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/Barrel8Bit.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1734679947558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file barrel8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Barrel8bit " "Found entity 1: Barrel8bit" {  } { { "Barrel8Bit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/Barrel8Bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734679947558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679947558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compflags.sv 1 1 " "Found 1 design units, including 1 entities, in source file compflags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompFlags " "Found entity 1: CompFlags" {  } { { "CompFlags.sv" "" { Text "D:/Quartus Projects/ALUBarrel/CompFlags.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734679947559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679947559 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z CompFlags.sv(9) " "Verilog HDL Implicit Net warning at CompFlags.sv(9): created implicit net for \"z\"" {  } { { "CompFlags.sv" "" { Text "D:/Quartus Projects/ALUBarrel/CompFlags.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734679947559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUBarrel " "Elaborating entity \"ALUBarrel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734679947574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barrel8bit Barrel8bit:barrel " "Elaborating entity \"Barrel8bit\" for hierarchy \"Barrel8bit:barrel\"" {  } { { "ALUBarrel.sv" "barrel" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734679947575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Barrel8Bit.sv(20) " "Verilog HDL assignment warning at Barrel8Bit.sv(20): truncated value with size 32 to match size of target (8)" {  } { { "Barrel8Bit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/Barrel8Bit.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734679947576 "|ALUBarrel|Barrel8bit:barrel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Barrel8Bit.sv(29) " "Verilog HDL assignment warning at Barrel8Bit.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "Barrel8Bit.sv" "" { Text "D:/Quartus Projects/ALUBarrel/Barrel8Bit.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734679947576 "|ALUBarrel|Barrel8bit:barrel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompFlags CompFlags:Flags " "Elaborating entity \"CompFlags\" for hierarchy \"CompFlags:Flags\"" {  } { { "ALUBarrel.sv" "Flags" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734679947581 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "z 0 CompFlags.sv(9) " "Net \"z\" at CompFlags.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "CompFlags.sv" "" { Text "D:/Quartus Projects/ALUBarrel/CompFlags.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734679947581 "|ALUBarrel|CompFlags:Flags"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ALU alunbit " "Node instance \"ALU\" instantiates undefined entity \"alunbit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ALUBarrel.sv" "ALU" { Text "D:/Quartus Projects/ALUBarrel/ALUBarrel.sv" 11 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1734679947585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus Projects/ALUBarrel/output_files/ALUBarrel.map.smsg " "Generated suppressed messages file D:/Quartus Projects/ALUBarrel/output_files/ALUBarrel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679947602 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734679947646 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 20 09:32:27 2024 " "Processing ended: Fri Dec 20 09:32:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734679947646 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734679947646 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734679947646 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734679947646 ""}
