{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696429480435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696429480435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  4 16:24:40 2023 " "Processing started: Wed Oct  4 16:24:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696429480435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696429480435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696429480435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696429480720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696429480720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpteur_auto_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cpteur_auto_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur_auto_tb-arch_compteur_auto_tb " "Found design unit 1: compteur_auto_tb-arch_compteur_auto_tb" {  } { { "src/cpteur_auto_tb.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/cpteur_auto_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429487995 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur_auto_tb " "Found entity 1: compteur_auto_tb" {  } { { "src/cpteur_auto_tb.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/cpteur_auto_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429487995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696429487995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpteur_auto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cpteur_auto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpteur_auto-arch_cpteur_auto " "Found design unit 1: cpteur_auto-arch_cpteur_auto" {  } { { "src/cpteur_auto.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/cpteur_auto.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429487997 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpteur_auto " "Found entity 1: cpteur_auto" {  } { { "src/cpteur_auto.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/cpteur_auto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429487997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696429487997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/deco7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/deco7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco7seg-ar " "Found design unit 1: deco7seg-ar" {  } { { "src/deco7seg.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/deco7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429487998 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco7seg " "Found entity 1: deco7seg" {  } { { "src/deco7seg.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/deco7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429487998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696429487998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registre_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registre_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_en-arch_registre_en " "Found design unit 1: registre_en-arch_registre_en" {  } { { "src/registre_en.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/registre_en.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429487999 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre_en " "Found entity 1: registre_en" {  } { { "src/registre_en.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/registre_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429487999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696429487999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/carte_de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/carte_de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carte_DE2_115-arch_Carte_DE2_115 " "Found design unit 1: Carte_DE2_115-arch_Carte_DE2_115" {  } { { "src/Carte_DE2_115.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/Carte_DE2_115.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429488000 ""} { "Info" "ISGN_ENTITY_NAME" "1 Carte_DE2_115 " "Found entity 1: Carte_DE2_115" {  } { { "src/Carte_DE2_115.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/Carte_DE2_115.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429488000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696429488000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registre_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registre_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_dec-arch_registre_dec " "Found design unit 1: registre_dec-arch_registre_dec" {  } { { "src/registre_dec.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/registre_dec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429488001 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre_dec " "Found entity 1: registre_dec" {  } { { "src/registre_dec.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/registre_dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429488001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696429488001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registre_dec_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registre_dec_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_dec_tb-arch_registre_dec_tb " "Found design unit 1: registre_dec_tb-arch_registre_dec_tb" {  } { { "src/registre_dec_tb.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/registre_dec_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429488003 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre_dec_tb " "Found entity 1: registre_dec_tb" {  } { { "src/registre_dec_tb.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/registre_dec_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429488003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696429488003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cpteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpteur-arch_cpteur " "Found design unit 1: cpteur-arch_cpteur" {  } { { "src/cpteur.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/cpteur.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429488004 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpteur " "Found entity 1: cpteur" {  } { { "src/cpteur.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/cpteur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429488004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696429488004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/compteur_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/compteur_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur_tb-arch_compteur_tb " "Found design unit 1: compteur_tb-arch_compteur_tb" {  } { { "src/compteur_tb.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/compteur_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429488005 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur_tb " "Found entity 1: compteur_tb" {  } { { "src/compteur_tb.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/compteur_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696429488005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696429488005 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "compt cpteur_auto.vhd(40) " "VHDL error at cpteur_auto.vhd(40): can't write to interface object \"compt\" of mode IN" {  } { { "src/cpteur_auto.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/cpteur_auto.vhd" 40 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1696429488005 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696429488123 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct  4 16:24:48 2023 " "Processing ended: Wed Oct  4 16:24:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696429488123 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696429488123 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696429488123 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696429488123 ""}
