#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000028921aa8c60 .scope module, "fetch_stage_tb" "fetch_stage_tb" 2 8;
 .timescale -9 -10;
v0000028921b12a70_0 .var "clk", 0 0;
v0000028921b124d0_0 .net "instr_out", 31 0, v0000028921ab45b0_0;  1 drivers
v0000028921b12110_0 .net "instr_out_dec", 31 0, v0000028921aa8df0_0;  1 drivers
v0000028921b12bb0_0 .net "pc_ex", 31 0, L_0000028921b12cf0;  1 drivers
v0000028921b12570_0 .net "pc_mux_out", 31 0, L_0000028921b12610;  1 drivers
v0000028921b12930_0 .net "pc_out", 31 0, v0000028921b127f0_0;  1 drivers
v0000028921b129d0_0 .net "pc_out_dec", 31 0, v0000028921a835b0_0;  1 drivers
v0000028921b121b0_0 .var "pc_sel_ex", 0 0;
v0000028921b12c50_0 .var "rst", 0 0;
S_0000028921a83380 .scope module, "if_id_pipeline_reg" "if_id_pipeline_reg" 2 39, 3 1 0, S_0000028921aa8c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /OUTPUT 32 "instr_out";
v00000289218ebe80_0 .net "clk", 0 0, v0000028921b12a70_0;  1 drivers
v0000028921a83be0_0 .net "instr_in", 31 0, v0000028921ab45b0_0;  alias, 1 drivers
v0000028921aa8df0_0 .var "instr_out", 31 0;
v0000028921a83510_0 .net "pc_in", 31 0, v0000028921b127f0_0;  alias, 1 drivers
v0000028921a835b0_0 .var "pc_out", 31 0;
v0000028921a83650_0 .net "rst", 0 0, v0000028921b12c50_0;  1 drivers
E_0000028921ac4700 .event posedge, v00000289218ebe80_0;
S_0000028921ab4420 .scope module, "imem" "imem" 2 32, 4 2 0, S_0000028921aa8c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instr";
v0000028921a836f0_0 .net "clk", 0 0, v0000028921b12a70_0;  alias, 1 drivers
v0000028921ab45b0_0 .var "instr", 31 0;
v0000028921ab4650 .array "mem", 1023 0, 31 0;
v0000028921ab46f0_0 .net "pc", 31 0, v0000028921b127f0_0;  alias, 1 drivers
v0000028921ab4790_0 .net "rst", 0 0, v0000028921b12c50_0;  alias, 1 drivers
S_00000289218ee8a0 .scope module, "pc_" "pc" 2 13, 5 1 0, S_0000028921aa8c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v00000289218eea30_0 .net "clk", 0 0, v0000028921b12a70_0;  alias, 1 drivers
v0000028921b12250_0 .net "pc_in", 31 0, L_0000028921b12610;  alias, 1 drivers
v0000028921b127f0_0 .var "pc_out", 31 0;
v0000028921b12d90_0 .net "rst", 0 0, v0000028921b12c50_0;  alias, 1 drivers
S_00000289218eead0 .scope module, "pc_adder" "adder_32b_4" 2 27, 6 1 0, S_0000028921aa8c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /OUTPUT 32 "out";
L_0000028921b12fe0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000028921b126b0_0 .net/2u *"_ivl_0", 31 0, L_0000028921b12fe0;  1 drivers
v0000028921b12b10_0 .net "data", 31 0, v0000028921b127f0_0;  alias, 1 drivers
v0000028921b12ed0_0 .net "out", 31 0, L_0000028921b12cf0;  alias, 1 drivers
L_0000028921b12cf0 .arith/sum 32, v0000028921b127f0_0, L_0000028921b12fe0;
S_0000028921ab6650 .scope module, "pc_mux" "mux_32b_2to1" 2 20, 7 1 0, S_0000028921aa8c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0000028921b12f98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000028921ac22d0 .functor XNOR 1, v0000028921b121b0_0, L_0000028921b12f98, C4<0>, C4<0>;
v0000028921b11fd0_0 .net/2u *"_ivl_0", 0 0, L_0000028921b12f98;  1 drivers
v0000028921b12070_0 .net *"_ivl_2", 0 0, L_0000028921ac22d0;  1 drivers
v0000028921b122f0_0 .net "a", 31 0, L_0000028921b12cf0;  alias, 1 drivers
v0000028921b12750_0 .net "b", 31 0, L_0000028921b12cf0;  alias, 1 drivers
v0000028921b12390_0 .net "out", 31 0, L_0000028921b12610;  alias, 1 drivers
v0000028921b12890_0 .net "sel", 0 0, v0000028921b121b0_0;  1 drivers
L_0000028921b12610 .functor MUXZ 32, L_0000028921b12cf0, L_0000028921b12cf0, L_0000028921ac22d0, C4<>;
    .scope S_00000289218ee8a0;
T_0 ;
    %wait E_0000028921ac4700;
    %load/vec4 v0000028921b12d90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028921b127f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028921b12250_0;
    %assign/vec4 v0000028921b127f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028921ab4420;
T_1 ;
    %vpi_call 4 10 "$readmemh", "./I_mem/memfile.mem", v0000028921ab4650 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000028921ab4420;
T_2 ;
    %wait E_0000028921ac4700;
    %load/vec4 v0000028921ab4790_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0000028921ab45b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028921ab46f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000028921ab4650, 4;
    %assign/vec4 v0000028921ab45b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028921a83380;
T_3 ;
    %wait E_0000028921ac4700;
    %load/vec4 v0000028921a83650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0000028921a835b0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0000028921aa8df0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028921a83510_0;
    %assign/vec4 v0000028921a835b0_0, 0;
    %load/vec4 v0000028921a83be0_0;
    %assign/vec4 v0000028921aa8df0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028921aa8c60;
T_4 ;
    %vpi_call 2 49 "$dumpfile", "fetch_stage_tb.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028921aa8c60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028921b12a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028921b12c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028921b121b0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028921b12c50_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028921b12c50_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000028921aa8c60;
T_5 ;
    %delay 100, 0;
    %load/vec4 v0000028921b12a70_0;
    %inv;
    %store/vec4 v0000028921b12a70_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "fetch_stage_tb.v";
    "./../pipeline_regs/if_id_pipeline_reg.v";
    "././I_mem/imem.v";
    "././PC/pc.v";
    "./../utils/adder_32b_4.v";
    "./../utils/mux_32b_2to1.v";
