#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 22 21:17:20 2021
# Process ID: 10095
# Current directory: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20
# Command line: vivado
# Log file: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/vivado.log
# Journal file: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/commit/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1313 ; free virtual = 24925
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dongwon_ram_behav -key {Behavioral:sim_1:Functional:tb_dongwon_ram} -tclbatch {tb_dongwon_ram.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_dongwon_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         x
         x
         x
       385
       386
       388
       392
       400
       544
         x
         x
       385
       386
       388
       392
       400
       544
         x
         x
       385
       386
       388
       392
       400
       544
         x
         x
       385
       386
       388
$finish called at time : 1 us : File "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" Line 125
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dongwon_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 1239 ; free virtual = 24852
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dongwon_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_dongwon_ram_vlog.prj
WARNING: [XSIM 43-3479] Unable to increase the current process stack size.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dongwon_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/tb_dongwon_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dongwon_ram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_ram/dongwon_ram.sim/sim_1/behav/xsim'
xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/commit/vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a075703a50f9434e9e61a6e557739950 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_dongwon_ram_behav xil_defaultlib.tb_dongwon_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/dongwon_cache.v" Line 3. Module dongwon_cache(CACHE_SIZE=128) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dongwon_ram(ADDR_WIDTH=32,DATA_W...
Compiling module xil_defaultlib.dongwon_cpu(ADDR_WIDTH=32)
Compiling module xil_defaultlib.dongwon_cache(CACHE_SIZE=128)
Compiling module xil_defaultlib.tb_dongwon_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dongwon_ram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
