Analysis & Synthesis report for pipeline
Tue Jan 26 01:05:48 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for memoria_datos:inst41|altsyncram:mem_rtl_0|altsyncram_20q1:auto_generated
 17. Parameter Settings for User Entity Instance: BUSMUX:inst40
 18. Parameter Settings for User Entity Instance: BUSMUX:inst27
 19. Parameter Settings for User Entity Instance: BUSMUX:inst9999
 20. Parameter Settings for User Entity Instance: BUSMUX:inst45
 21. Parameter Settings for User Entity Instance: BUSMUX:inst44
 22. Parameter Settings for User Entity Instance: BUSMUX:inst38
 23. Parameter Settings for User Entity Instance: BUSMUX:inst35
 24. Parameter Settings for User Entity Instance: BUSMUX:inst46
 25. Parameter Settings for User Entity Instance: BUSMUX:inst39
 26. Parameter Settings for User Entity Instance: BUSMUX:inst43
 27. Parameter Settings for User Entity Instance: BUSMUX:inst36
 28. Parameter Settings for User Entity Instance: BUSMUX:inst42
 29. Parameter Settings for User Entity Instance: BUSMUX:inst37
 30. Parameter Settings for User Entity Instance: BUSMUX:inst32
 31. Parameter Settings for User Entity Instance: BUSMUX:inst28
 32. Parameter Settings for User Entity Instance: BUSMUX:inst25
 33. Parameter Settings for User Entity Instance: BUSMUX:inst19
 34. Parameter Settings for User Entity Instance: BUSMUX:inst26
 35. Parameter Settings for User Entity Instance: BUSMUX:inst12
 36. Parameter Settings for User Entity Instance: BUSMUX:inst29
 37. Parameter Settings for User Entity Instance: BUSMUX:inst31
 38. Parameter Settings for User Entity Instance: BUSMUX:inst21
 39. Parameter Settings for User Entity Instance: BUSMUX:inst30
 40. Parameter Settings for Inferred Entity Instance: memoria_datos:inst41|altsyncram:mem_rtl_0
 41. altsyncram Parameter Settings by Entity Instance
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jan 26 01:05:48 2021       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; pipeline                                    ;
; Top-level Entity Name           ; pipeline                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 154                                         ;
; Total pins                      ; 120                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 816                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; pipeline           ; pipeline           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+
; incrementador.vhdl               ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/incrementador.vhdl                     ;         ;
; registro_pc.vhd                  ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_pc.vhd                        ;         ;
; memoria_inst.vhd                 ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_inst.vhd                       ;         ;
; pipeline.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf                           ;         ;
; registro_inst.vhd                ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_inst.vhd                      ;         ;
; ext_signo.vhd                    ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ext_signo.vhd                          ;         ;
; mux_dir.vhd                      ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_dir.vhd                            ;         ;
; sumador.vhd                      ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/sumador.vhd                            ;         ;
; memoria_datos.vhd                ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_datos.vhd                      ;         ;
; mux_src.vhd                      ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_src.vhd                            ;         ;
; registros.bdf                    ; yes             ; User Block Diagram/Schematic File  ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registros.bdf                          ;         ;
; mux_regs.vhd                     ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_regs.vhd                           ;         ;
; deco_regw.vhd                    ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/deco_regw.vhd                          ;         ;
; u_control.vhd                    ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd                          ;         ;
; reg_acoplo_3.vhd                 ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd                       ;         ;
; upa.vhd                          ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd                                ;         ;
; mux_result.vhd                   ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_result.vhd                         ;         ;
; ccr.vhd                          ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd                                ;         ;
; branch.vhd                       ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/branch.vhd                             ;         ;
; registro_1.vhd                   ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_1.vhd                         ;         ;
; reg_acoplo_4.vhd                 ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_4.vhd                       ;         ;
; mux_dirw.vhd                     ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_dirw.vhd                           ;         ;
; registro_esp.vhdl                ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_esp.vhdl                      ;         ;
; registro_pc2.vhd                 ; yes             ; User VHDL File                     ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_pc2.vhd                       ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf           ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                       ; d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mux_pjc.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/mux_pjc.tdf                         ;         ;
; u_detenciones.vhd                ; yes             ; Auto-Found VHDL File               ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_detenciones.vhd                      ;         ;
; db/mux_flc.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/mux_flc.tdf                         ;         ;
; db/mux_sjc.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/mux_sjc.tdf                         ;         ;
; db/mux_qjc.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/mux_qjc.tdf                         ;         ;
; db/mux_rjc.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/mux_rjc.tdf                         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_20q1.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/altsyncram_20q1.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 206         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 303         ;
;     -- 7 input functions                    ; 18          ;
;     -- 6 input functions                    ; 67          ;
;     -- 5 input functions                    ; 41          ;
;     -- 4 input functions                    ; 36          ;
;     -- <=3 input functions                  ; 141         ;
;                                             ;             ;
; Dedicated logic registers                   ; 154         ;
;                                             ;             ;
; I/O pins                                    ; 120         ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 816         ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; RELOJ~input ;
; Maximum fan-out                             ; 154         ;
; Total fan-out                               ; 2217        ;
; Average fan-out                             ; 3.11        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+-----------------+--------------+
; |pipeline                                 ; 303 (2)             ; 154 (0)                   ; 816               ; 0          ; 120  ; 0            ; |pipeline                                                                          ; pipeline        ; work         ;
;    |branch:inst22|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|branch:inst22                                                            ; branch          ; work         ;
;    |busmux:inst12|                        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst12                                                            ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst12|lpm_mux:$00000                                             ; lpm_mux         ; work         ;
;          |mux_qjc:auto_generated|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst12|lpm_mux:$00000|mux_qjc:auto_generated                      ; mux_qjc         ; work         ;
;    |busmux:inst19|                        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst19                                                            ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst19|lpm_mux:$00000                                             ; lpm_mux         ; work         ;
;          |mux_pjc:auto_generated|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst19|lpm_mux:$00000|mux_pjc:auto_generated                      ; mux_pjc         ; work         ;
;    |busmux:inst21|                        ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst21                                                            ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst21|lpm_mux:$00000                                             ; lpm_mux         ; work         ;
;          |mux_rjc:auto_generated|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst21|lpm_mux:$00000|mux_rjc:auto_generated                      ; mux_rjc         ; work         ;
;    |busmux:inst25|                        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst25                                                            ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst25|lpm_mux:$00000                                             ; lpm_mux         ; work         ;
;          |mux_pjc:auto_generated|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst25|lpm_mux:$00000|mux_pjc:auto_generated                      ; mux_pjc         ; work         ;
;    |busmux:inst26|                        ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst26                                                            ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst26|lpm_mux:$00000                                             ; lpm_mux         ; work         ;
;          |mux_rjc:auto_generated|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst26|lpm_mux:$00000|mux_rjc:auto_generated                      ; mux_rjc         ; work         ;
;    |busmux:inst27|                        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst27                                                            ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst27|lpm_mux:$00000                                             ; lpm_mux         ; work         ;
;          |mux_pjc:auto_generated|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst27|lpm_mux:$00000|mux_pjc:auto_generated                      ; mux_pjc         ; work         ;
;    |busmux:inst28|                        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst28                                                            ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst28|lpm_mux:$00000                                             ; lpm_mux         ; work         ;
;          |mux_pjc:auto_generated|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst28|lpm_mux:$00000|mux_pjc:auto_generated                      ; mux_pjc         ; work         ;
;    |busmux:inst29|                        ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst29                                                            ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst29|lpm_mux:$00000                                             ; lpm_mux         ; work         ;
;          |mux_sjc:auto_generated|         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst29|lpm_mux:$00000|mux_sjc:auto_generated                      ; mux_sjc         ; work         ;
;    |busmux:inst30|                        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst30                                                            ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst30|lpm_mux:$00000                                             ; lpm_mux         ; work         ;
;          |mux_qjc:auto_generated|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst30|lpm_mux:$00000|mux_qjc:auto_generated                      ; mux_qjc         ; work         ;
;    |busmux:inst31|                        ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst31                                                            ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst31|lpm_mux:$00000                                             ; lpm_mux         ; work         ;
;          |mux_sjc:auto_generated|         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst31|lpm_mux:$00000|mux_sjc:auto_generated                      ; mux_sjc         ; work         ;
;    |busmux:inst40|                        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst40                                                            ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst40|lpm_mux:$00000                                             ; lpm_mux         ; work         ;
;          |mux_pjc:auto_generated|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|busmux:inst40|lpm_mux:$00000|mux_pjc:auto_generated                      ; mux_pjc         ; work         ;
;    |ccr:inst|                             ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|ccr:inst                                                                 ; ccr             ; work         ;
;    |incrementador:inst7|                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|incrementador:inst7                                                      ; incrementador   ; work         ;
;    |memoria_datos:inst41|                 ; 0 (0)               ; 0 (0)                     ; 816               ; 0          ; 0    ; 0            ; |pipeline|memoria_datos:inst41                                                     ; memoria_datos   ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 816               ; 0          ; 0    ; 0            ; |pipeline|memoria_datos:inst41|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_20q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 816               ; 0          ; 0    ; 0            ; |pipeline|memoria_datos:inst41|altsyncram:mem_rtl_0|altsyncram_20q1:auto_generated ; altsyncram_20q1 ; work         ;
;    |memoria_inst:inst1|                   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|memoria_inst:inst1                                                       ; memoria_inst    ; work         ;
;    |mux_dir:inst10|                       ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|mux_dir:inst10                                                           ; mux_dir         ; work         ;
;    |mux_src:inst202|                      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|mux_src:inst202                                                          ; mux_src         ; work         ;
;    |reg_acoplo_3:inst16|                  ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |pipeline|reg_acoplo_3:inst16                                                      ; reg_acoplo_3    ; work         ;
;    |reg_acoplo_4:inst107|                 ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|reg_acoplo_4:inst107                                                     ; reg_acoplo_4    ; work         ;
;    |registro_1:inst100|                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registro_1:inst100                                                       ; registro_1      ; work         ;
;    |registro_1:inst101|                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registro_1:inst101                                                       ; registro_1      ; work         ;
;    |registro_1:inst102|                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registro_1:inst102                                                       ; registro_1      ; work         ;
;    |registro_1:inst103|                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registro_1:inst103                                                       ; registro_1      ; work         ;
;    |registro_1:inst104|                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registro_1:inst104                                                       ; registro_1      ; work         ;
;    |registro_1:inst105|                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registro_1:inst105                                                       ; registro_1      ; work         ;
;    |registro_1:inst106|                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registro_1:inst106                                                       ; registro_1      ; work         ;
;    |registro_inst:inst8|                  ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registro_inst:inst8                                                      ; registro_inst   ; work         ;
;    |registro_pc2:inst34|                  ; 1 (1)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registro_pc2:inst34                                                      ; registro_pc2    ; work         ;
;    |registro_pc:inst14|                   ; 3 (3)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registro_pc:inst14                                                       ; registro_pc     ; work         ;
;    |registro_pc:inst15|                   ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registro_pc:inst15                                                       ; registro_pc     ; work         ;
;    |registro_pc:inst23|                   ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registro_pc:inst23                                                       ; registro_pc     ; work         ;
;    |registro_pc:inst24|                   ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registro_pc:inst24                                                       ; registro_pc     ; work         ;
;    |registro_pc:inst700|                  ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registro_pc:inst700                                                      ; registro_pc     ; work         ;
;    |registros:inst700666|                 ; 7 (0)               ; 48 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registros:inst700666                                                     ; registros       ; work         ;
;       |deco_regw:inst1000|                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registros:inst700666|deco_regw:inst1000                                  ; deco_regw       ; work         ;
;       |mux_regs:inst|                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registros:inst700666|mux_regs:inst                                       ; mux_regs        ; work         ;
;       |registro_esp:ACCA|                 ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registros:inst700666|registro_esp:ACCA                                   ; registro_esp    ; work         ;
;       |registro_esp:ACCB|                 ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registros:inst700666|registro_esp:ACCB                                   ; registro_esp    ; work         ;
;       |registro_esp:AUX|                  ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |pipeline|registros:inst700666|registro_esp:AUX                                    ; registro_esp    ; work         ;
;    |sumador:inst11|                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|sumador:inst11                                                           ; sumador         ; work         ;
;    |u_control:inst4|                      ; 104 (104)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|u_control:inst4                                                          ; u_control       ; work         ;
;    |u_detenciones:inst49|                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|u_detenciones:inst49                                                     ; u_detenciones   ; work         ;
;    |upa:inst33|                           ; 92 (92)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pipeline|upa:inst33                                                               ; upa             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; memoria_datos:inst41|altsyncram:mem_rtl_0|altsyncram_20q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 51           ; 16           ; 51           ; 16           ; 816  ; None ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; ccr:inst|ni                                         ; ccr:inst|ni         ; yes                    ;
; ccr:inst|zi                                         ; ccr:inst|zi         ; yes                    ;
; ccr:inst|vi                                         ; ccr:inst|vi         ; yes                    ;
; ccr:inst|ci                                         ; ccr:inst|ci         ; yes                    ;
; ccr:inst|hi                                         ; ccr:inst|Equal0     ; yes                    ;
; ccr:inst|ii                                         ; ccr:inst|ii         ; yes                    ;
; upa:inst33|opres[15]                                ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[1]                                 ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[2]                                 ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[3]                                 ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[4]                                 ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[5]                                 ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[6]                                 ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[7]                                 ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[8]                                 ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[9]                                 ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[10]                                ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[11]                                ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[12]                                ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[13]                                ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[14]                                ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[0]                                 ; upa:inst33|Equal0   ; yes                    ;
; upa:inst33|opres[16]                                ; upa:inst33|Equal0   ; yes                    ;
; u_control:inst4|selregr[0]                          ; GND                 ; yes                    ;
; u_control:inst4|selregr[2]                          ; GND                 ; yes                    ;
; u_control:inst4|selfalgs[3]                         ; GND                 ; yes                    ;
; u_control:inst4|selfalgs[2]                         ; GND                 ; yes                    ;
; u_control:inst4|selfalgs[1]                         ; GND                 ; yes                    ;
; u_control:inst4|selfalgs[0]                         ; GND                 ; yes                    ;
; u_control:inst4|selresult[0]                        ; GND                 ; yes                    ;
; u_control:inst4|selregw[2]                          ; GND                 ; yes                    ;
; u_control:inst4|selregw[0]                          ; GND                 ; yes                    ;
; u_control:inst4|selop[2]                            ; GND                 ; yes                    ;
; u_control:inst4|selop[1]                            ; GND                 ; yes                    ;
; u_control:inst4|selop[0]                            ; GND                 ; yes                    ;
; u_control:inst4|selsrc[0]                           ; GND                 ; yes                    ;
; u_control:inst4|selsrc[1]                           ; GND                 ; yes                    ;
; u_control:inst4|seldato                             ; GND                 ; yes                    ;
; u_control:inst4|vf                                  ; GND                 ; yes                    ;
; u_control:inst4|selbranch[2]                        ; GND                 ; yes                    ;
; u_control:inst4|selbranch[1]                        ; GND                 ; yes                    ;
; u_control:inst4|seldir[0]                           ; GND                 ; yes                    ;
; u_control:inst4|cadj                                ; GND                 ; yes                    ;
; u_control:inst4|selc                                ; GND                 ; yes                    ;
; u_control:inst4|sr                                  ; GND                 ; yes                    ;
; u_control:inst4|sels1                               ; GND                 ; yes                    ;
; u_control:inst4|memw                                ; GND                 ; yes                    ;
; u_control:inst4|seldirw[1]                          ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 48  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                      ;
+-----------------------------------------------------------+---------------------------------------------+
; Register name                                             ; Reason for Removal                          ;
+-----------------------------------------------------------+---------------------------------------------+
; registro_pc:inst6|valor_interno[0..15]                    ; Lost fanout                                 ;
; reg_acoplo_3:inst16|selop[3]                              ; Stuck at GND due to stuck port data_in      ;
; reg_acoplo_3:inst16|selresult[1]                          ; Stuck at GND due to stuck port data_in      ;
; reg_acoplo_3:inst16|selbranch[0]                          ; Stuck at GND due to stuck port data_in      ;
; reg_acoplo_3:inst16|selregw[1]                            ; Stuck at GND due to stuck port data_in      ;
; reg_acoplo_3:inst16|seldirw[0]                            ; Stuck at GND due to stuck port data_in      ;
; reg_acoplo_4:inst107|selregw[1]                           ; Stuck at GND due to stuck port data_in      ;
; reg_acoplo_4:inst107|seldirw[0]                           ; Stuck at GND due to stuck port data_in      ;
; registros:inst700666|registro_esp:SP|valor_interno[0..15] ; Stuck at GND due to stuck port clock_enable ;
; registros:inst700666|registro_esp:IY|valor_interno[0..15] ; Stuck at GND due to stuck port clock_enable ;
; registros:inst700666|registro_esp:IX|valor_interno[0..15] ; Stuck at GND due to stuck port clock_enable ;
; registro_pc:inst23|valor_interno[6..15]                   ; Lost fanout                                 ;
; registro_pc:inst15|valor_interno[6..15]                   ; Lost fanout                                 ;
; registro_inst:inst8|valor_interno[3,5..15,24..31]         ; Stuck at GND due to stuck port data_in      ;
; registro_pc2:inst34|valor_interno[6..15]                  ; Lost fanout                                 ;
; Total Number of Removed Registers = 121                   ;                                             ;
+-----------------------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+----------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+----------------------------------+---------------------------+-------------------------------------------------------------------------------+
; reg_acoplo_4:inst107|selregw[1]  ; Stuck at GND              ; registros:inst700666|registro_esp:SP|valor_interno[0],                        ;
;                                  ; due to stuck port data_in ; registros:inst700666|registro_esp:SP|valor_interno[1],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:SP|valor_interno[2],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:SP|valor_interno[3],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:SP|valor_interno[4],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:SP|valor_interno[5],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:SP|valor_interno[6],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:SP|valor_interno[7],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:SP|valor_interno[8],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:SP|valor_interno[9],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:SP|valor_interno[10],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:SP|valor_interno[11],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:SP|valor_interno[12],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:SP|valor_interno[13],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:SP|valor_interno[14],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:SP|valor_interno[15],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[0],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[1],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[2],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[3],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[4],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[5],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[6],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[7],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[8],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[9],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[10],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[11],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[12],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[13],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[14],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:IY|valor_interno[15],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[0],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[1],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[2],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[3],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[4],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[5],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[6],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[7],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[8],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[9],                        ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[10],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[11],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[12],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[13],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[14],                       ;
;                                  ;                           ; registros:inst700666|registro_esp:IX|valor_interno[15]                        ;
; reg_acoplo_3:inst16|selregw[1]   ; Stuck at GND              ; registro_inst:inst8|valor_interno[31], registro_inst:inst8|valor_interno[30], ;
;                                  ; due to stuck port data_in ; registro_inst:inst8|valor_interno[29], registro_inst:inst8|valor_interno[28], ;
;                                  ;                           ; registro_inst:inst8|valor_interno[27], registro_inst:inst8|valor_interno[26], ;
;                                  ;                           ; registro_inst:inst8|valor_interno[25], registro_inst:inst8|valor_interno[24], ;
;                                  ;                           ; registro_inst:inst8|valor_interno[3], registro_inst:inst8|valor_interno[5],   ;
;                                  ;                           ; registro_inst:inst8|valor_interno[7], registro_inst:inst8|valor_interno[15],  ;
;                                  ;                           ; registro_inst:inst8|valor_interno[14], registro_inst:inst8|valor_interno[13], ;
;                                  ;                           ; registro_inst:inst8|valor_interno[12], registro_inst:inst8|valor_interno[11], ;
;                                  ;                           ; registro_inst:inst8|valor_interno[10], registro_inst:inst8|valor_interno[9],  ;
;                                  ;                           ; registro_inst:inst8|valor_interno[8], registro_inst:inst8|valor_interno[6]    ;
; reg_acoplo_3:inst16|seldirw[0]   ; Stuck at GND              ; reg_acoplo_4:inst107|seldirw[0], registro_pc:inst23|valor_interno[15],        ;
;                                  ; due to stuck port data_in ; registro_pc:inst23|valor_interno[14], registro_pc:inst23|valor_interno[13],   ;
;                                  ;                           ; registro_pc:inst23|valor_interno[12], registro_pc:inst23|valor_interno[11],   ;
;                                  ;                           ; registro_pc:inst23|valor_interno[10], registro_pc:inst23|valor_interno[9],    ;
;                                  ;                           ; registro_pc:inst23|valor_interno[8], registro_pc:inst23|valor_interno[7],     ;
;                                  ;                           ; registro_pc:inst23|valor_interno[6]                                           ;
; reg_acoplo_3:inst16|selresult[1] ; Stuck at GND              ; registro_pc:inst15|valor_interno[15], registro_pc:inst15|valor_interno[14],   ;
;                                  ; due to stuck port data_in ; registro_pc:inst15|valor_interno[13], registro_pc:inst15|valor_interno[12],   ;
;                                  ;                           ; registro_pc:inst15|valor_interno[11], registro_pc:inst15|valor_interno[10],   ;
;                                  ;                           ; registro_pc:inst15|valor_interno[9], registro_pc:inst15|valor_interno[8],     ;
;                                  ;                           ; registro_pc:inst15|valor_interno[7], registro_pc:inst15|valor_interno[6]      ;
+----------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 154   ;
; Number of registers using Synchronous Clear  ; 46    ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 154   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 48    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; reg_acoplo_3:inst16|vf                 ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                              ;
+-----------------------------------+--------------------------------+------+
; Register Name                     ; Megafunction                   ; Type ;
+-----------------------------------+--------------------------------+------+
; memoria_datos:inst41|datos[0..15] ; memoria_datos:inst41|mem_rtl_0 ; RAM  ;
+-----------------------------------+--------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pipeline|registro_pc:inst14|valor_interno[0]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pipeline|registro_pc:inst14|valor_interno[6]      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |pipeline|registro_pc:inst700|valor_interno[4]     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pipeline|registro_pc:inst14|valor_interno[8]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pipeline|u_detenciones:inst49|PCWrite             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |pipeline|mux_dir:inst10|Mux10                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pipeline|u_control:inst4|selfalgs[1]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |pipeline|registros:inst700666|mux_regs:inst|D2[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pipeline|u_control:inst4|selregw[0]               ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; No         ; |pipeline|upa:inst33|opres[3]                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pipeline|u_control:inst4|selregw[2]               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |pipeline|u_control:inst4|selop[0]                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |pipeline|u_control:inst4|sr                       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |pipeline|u_control:inst4|selsrc[1]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for memoria_datos:inst41|altsyncram:mem_rtl_0|altsyncram_20q1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst40 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst27 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst9999 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst45 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst44 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst38 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst35 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst46 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst39 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst43 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst36 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 2     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst42 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst37 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst32 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 3     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst28 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst25 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst19 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst26 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 3     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst12 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 2     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst29 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst31 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst21 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 3     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst30 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 2     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memoria_datos:inst41|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 16                   ; Untyped                        ;
; WIDTHAD_A                          ; 6                    ; Untyped                        ;
; NUMWORDS_A                         ; 51                   ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 16                   ; Untyped                        ;
; WIDTHAD_B                          ; 6                    ; Untyped                        ;
; NUMWORDS_B                         ; 51                   ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_20q1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; memoria_datos:inst41|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 51                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 16                                        ;
;     -- NUMWORDS_B                         ; 51                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
+-------------------------------------------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 154                         ;
;     CLR               ; 48                          ;
;     CLR SCLR          ; 30                          ;
;     CLR SCLR SLD      ; 16                          ;
;     CLR SLD           ; 12                          ;
;     ENA CLR           ; 48                          ;
; arriav_lcell_comb     ; 304                         ;
;     arith             ; 47                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 2                           ;
;         5 data inputs ; 6                           ;
;     extend            ; 18                          ;
;         7 data inputs ; 18                          ;
;     normal            ; 239                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 84                          ;
;         4 data inputs ; 36                          ;
;         5 data inputs ; 35                          ;
;         6 data inputs ; 67                          ;
; boundary_port         ; 120                         ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 5.60                        ;
; Average LUT depth     ; 3.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Jan 26 01:05:38 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file incrementador.vhdl
    Info (12022): Found design unit 1: incrementador-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/incrementador.vhdl Line: 11
    Info (12023): Found entity 1: incrementador File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/incrementador.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_pc.vhdl
    Info (12022): Found design unit 1: mux_pc-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_pc.vhdl Line: 11
    Info (12023): Found entity 1: mux_pc File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_pc.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registro_pc.vhd
    Info (12022): Found design unit 1: registro_pc-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_pc.vhd Line: 11
    Info (12023): Found entity 1: registro_pc File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_pc.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoria_inst.vhd
    Info (12022): Found design unit 1: memoria_inst-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_inst.vhd Line: 13
    Info (12023): Found entity 1: memoria_inst File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_inst.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pipeline.bdf
    Info (12023): Found entity 1: pipeline
Info (12021): Found 2 design units, including 1 entities, in source file registro_inst.vhd
    Info (12022): Found design unit 1: registro_inst-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_inst.vhd Line: 13
    Info (12023): Found entity 1: registro_inst File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_inst.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file etapa1.bdf
    Info (12023): Found entity 1: etapa1
Info (12021): Found 2 design units, including 1 entities, in source file ext_signo.vhd
    Info (12022): Found design unit 1: ext_signo-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ext_signo.vhd Line: 9
    Info (12023): Found entity 1: ext_signo File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ext_signo.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file etapa2.bdf
    Info (12023): Found entity 1: etapa2
Info (12021): Found 2 design units, including 1 entities, in source file mux_dir.vhd
    Info (12022): Found design unit 1: mux_dir-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_dir.vhd Line: 12
    Info (12023): Found entity 1: mux_dir File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_dir.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sumador.vhd
    Info (12022): Found design unit 1: sumador-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/sumador.vhd Line: 14
    Info (12023): Found entity 1: sumador File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/sumador.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file memoria_datos.vhd
    Info (12022): Found design unit 1: memoria_datos-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_datos.vhd Line: 16
    Info (12023): Found entity 1: memoria_datos File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_datos.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux_src.vhd
    Info (12022): Found design unit 1: mux_src-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_src.vhd Line: 15
    Info (12023): Found entity 1: mux_src File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_src.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file registros.bdf
    Info (12023): Found entity 1: registros
Info (12021): Found 2 design units, including 1 entities, in source file mux_regs.vhd
    Info (12022): Found design unit 1: mux_regs-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_regs.vhd Line: 16
    Info (12023): Found entity 1: mux_regs File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_regs.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file deco_regw.vhd
    Info (12022): Found design unit 1: deco_regw-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/deco_regw.vhd Line: 14
    Info (12023): Found entity 1: deco_regw File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/deco_regw.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file u_control.vhd
    Info (12022): Found design unit 1: u_control-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 28
    Info (12023): Found entity 1: u_control File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reg_acoplo_3.vhd
    Info (12022): Found design unit 1: reg_acoplo_3-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 29
    Info (12023): Found entity 1: reg_acoplo_3 File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file upa.vhd
    Info (12022): Found design unit 1: upa-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 20
    Info (12023): Found entity 1: upa File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux_1.vhd
    Info (12022): Found design unit 1: mux_1-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_1.vhd Line: 11
    Info (12023): Found entity 1: mux_1 File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_1.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file etapa3.bdf
    Info (12023): Found entity 1: etapa3
Info (12021): Found 2 design units, including 1 entities, in source file mux_result.vhd
    Info (12022): Found design unit 1: mux_result-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_result.vhd Line: 14
    Info (12023): Found entity 1: mux_result File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_result.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ccr.vhd
    Info (12022): Found design unit 1: ccr-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 20
    Info (12023): Found entity 1: ccr File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file branch.vhd
    Info (12022): Found design unit 1: branch-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/branch.vhd Line: 16
    Info (12023): Found entity 1: branch File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/branch.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file registro_1.vhd
    Info (12022): Found design unit 1: registro_1-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_1.vhd Line: 11
    Info (12023): Found entity 1: registro_1 File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg_acoplo_4.vhd
    Info (12022): Found design unit 1: reg_acoplo_4-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_4.vhd Line: 15
    Info (12023): Found entity 1: reg_acoplo_4 File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_dirw.vhd
    Info (12022): Found design unit 1: mux_dirw-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_dirw.vhd Line: 10
    Info (12023): Found entity 1: mux_dirw File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_dirw.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registro_esp.vhdl
    Info (12022): Found design unit 1: registro_esp-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_esp.vhdl Line: 12
    Info (12023): Found entity 1: registro_esp File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_esp.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registro_pc2.vhd
    Info (12022): Found design unit 1: registro_pc2-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_pc2.vhd Line: 11
    Info (12023): Found entity 1: registro_pc2 File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_pc2.vhd Line: 4
Info (12127): Elaborating entity "pipeline" for the top level hierarchy
Warning (275083): Bus "selregr2[3..0]" found using same base name as "selregr", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "selregr" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "selregr[3..0]" to "selregr3..0"
Warning (275080): Converted elements in bus name "selregr2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "selregr2[3..0]" to "selregr23..0"
Warning (275011): Block or symbol "BUSMUX" of instance "inst25" overlaps another block or symbol
Info (12128): Elaborating entity "registro_1" for hierarchy "registro_1:inst101"
Info (12128): Elaborating entity "ccr" for hierarchy "ccr:inst"
Warning (10631): VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable "ni", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
Warning (10631): VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable "zi", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
Warning (10631): VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable "vi", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
Warning (10631): VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable "ci", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
Warning (10631): VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable "hi", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
Warning (10631): VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable "ii", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
Info (10041): Inferred latch for "ii" at ccr.vhd(29) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
Info (10041): Inferred latch for "hi" at ccr.vhd(29) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
Info (10041): Inferred latch for "ci" at ccr.vhd(29) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
Info (10041): Inferred latch for "vi" at ccr.vhd(29) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
Info (10041): Inferred latch for "zi" at ccr.vhd(29) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
Info (10041): Inferred latch for "ni" at ccr.vhd(29) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
Info (12128): Elaborating entity "upa" for hierarchy "upa:inst33"
Warning (10631): VHDL Process Statement warning at upa.vhd(23): inferring latch(es) for signal or variable "opres", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[0]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[1]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[2]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[3]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[4]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[5]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[6]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[7]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[8]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[9]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[10]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[11]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[12]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[13]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[14]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[15]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (10041): Inferred latch for "opres[16]" at upa.vhd(23) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst40"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst40"
Info (12133): Instantiated megafunction "BUSMUX:inst40" with the following parameter:
    Info (12134): Parameter "WIDTH" = "1"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst40|lpm_mux:$00000" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst40|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst40" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf
    Info (12023): Found entity 1: mux_pjc File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/mux_pjc.tdf Line: 23
Info (12128): Elaborating entity "mux_pjc" for hierarchy "BUSMUX:inst40|lpm_mux:$00000|mux_pjc:auto_generated" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "reg_acoplo_3" for hierarchy "reg_acoplo_3:inst16"
Warning (12125): Using design file u_detenciones.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: u_detenciones-Behavioral File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_detenciones.vhd Line: 35
    Info (12023): Found entity 1: u_detenciones File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_detenciones.vhd Line: 6
Info (12128): Elaborating entity "u_detenciones" for hierarchy "u_detenciones:inst49"
Info (12128): Elaborating entity "u_control" for hierarchy "u_control:inst4"
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "selregr", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "sels1", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "sr", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "cin", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "sels2", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "seldato", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "selsrc", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "seldir", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "selop", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "selresult", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "selc", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "cadj", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "selfalgs", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "selbranch", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "vf", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "selregw", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "memw", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Warning (10631): VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable "seldirw", which holds its previous value in one or more paths through the process File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "seldirw[0]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "seldirw[1]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "memw" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selregw[0]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selregw[1]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selregw[2]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "vf" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selbranch[0]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selbranch[1]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selbranch[2]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selfalgs[0]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selfalgs[1]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selfalgs[2]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selfalgs[3]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "cadj" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selc" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selresult[0]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selresult[1]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selop[0]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selop[1]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selop[2]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selop[3]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "seldir[0]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "seldir[1]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selsrc[0]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selsrc[1]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selsrc[2]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "seldato" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "sels2" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "cin" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "sr" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "sels1" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selregr[0]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selregr[1]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selregr[2]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (10041): Inferred latch for "selregr[3]" at u_control.vhd(30) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd Line: 30
Info (12128): Elaborating entity "registro_inst" for hierarchy "registro_inst:inst8"
Info (12128): Elaborating entity "memoria_inst" for hierarchy "memoria_inst:inst1"
Warning (10492): VHDL Process Statement warning at memoria_inst.vhd(52): signal "memoria" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_inst.vhd Line: 52
Warning (10873): Using initial value X (don't care) for net "memoria[16..50]" at memoria_inst.vhd(16) File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_inst.vhd Line: 16
Info (12128): Elaborating entity "registro_pc2" for hierarchy "registro_pc2:inst34"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst9999"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst9999"
Info (12133): Instantiated megafunction "BUSMUX:inst9999" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst9999|lpm_mux:$00000" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst9999|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst9999" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/mux_flc.tdf Line: 23
Info (12128): Elaborating entity "mux_flc" for hierarchy "BUSMUX:inst9999|lpm_mux:$00000|mux_flc:auto_generated" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "branch" for hierarchy "branch:inst22"
Info (12128): Elaborating entity "incrementador" for hierarchy "incrementador:inst7"
Info (12128): Elaborating entity "registro_pc" for hierarchy "registro_pc:inst24"
Info (12128): Elaborating entity "mux_result" for hierarchy "mux_result:inst20"
Info (12128): Elaborating entity "mux_dir" for hierarchy "mux_dir:inst10"
Info (12128): Elaborating entity "sumador" for hierarchy "sumador:inst11"
Info (12128): Elaborating entity "registros" for hierarchy "registros:inst700666"
Info (12128): Elaborating entity "registro_esp" for hierarchy "registros:inst700666|registro_esp:ACCA"
Info (12128): Elaborating entity "deco_regw" for hierarchy "registros:inst700666|deco_regw:inst1000"
Info (12128): Elaborating entity "mux_regs" for hierarchy "registros:inst700666|mux_regs:inst"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst46"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst46"
Info (12133): Instantiated megafunction "BUSMUX:inst46" with the following parameter:
    Info (12134): Parameter "WIDTH" = "4"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst46|lpm_mux:$00000" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst46|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst46" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_sjc.tdf
    Info (12023): Found entity 1: mux_sjc File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/mux_sjc.tdf Line: 23
Info (12128): Elaborating entity "mux_sjc" for hierarchy "BUSMUX:inst46|lpm_mux:$00000|mux_sjc:auto_generated" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "reg_acoplo_4" for hierarchy "reg_acoplo_4:inst107"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst39"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst39"
Info (12133): Instantiated megafunction "BUSMUX:inst39" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "mux_dirw" for hierarchy "mux_dirw:inst17"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst36"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst36"
Info (12133): Instantiated megafunction "BUSMUX:inst36" with the following parameter:
    Info (12134): Parameter "WIDTH" = "2"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst36|lpm_mux:$00000" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst36|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst36" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qjc.tdf
    Info (12023): Found entity 1: mux_qjc File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/mux_qjc.tdf Line: 23
Info (12128): Elaborating entity "mux_qjc" for hierarchy "BUSMUX:inst36|lpm_mux:$00000|mux_qjc:auto_generated" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "mux_src" for hierarchy "mux_src:inst202"
Info (12128): Elaborating entity "memoria_datos" for hierarchy "memoria_datos:inst41"
Info (12128): Elaborating entity "ext_signo" for hierarchy "ext_signo:inst18"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst32"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst32"
Info (12133): Instantiated megafunction "BUSMUX:inst32" with the following parameter:
    Info (12134): Parameter "WIDTH" = "3"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst32|lpm_mux:$00000" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst32|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst32" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rjc.tdf
    Info (12023): Found entity 1: mux_rjc File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/mux_rjc.tdf Line: 23
Info (12128): Elaborating entity "mux_rjc" for hierarchy "BUSMUX:inst32|lpm_mux:$00000|mux_rjc:auto_generated" File: d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memoria_datos:inst41|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 51
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 51
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "memoria_datos:inst41|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "memoria_datos:inst41|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "51"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "51"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_20q1.tdf
    Info (12023): Found entity 1: altsyncram_20q1 File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/altsyncram_20q1.tdf Line: 28
Warning (13012): Latch ccr:inst|vi has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selfalgs[3] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch ccr:inst|ci has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selfalgs[3] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch ccr:inst|ii has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selfalgs[3] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[1] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[2] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[3] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[4] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[5] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[6] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[7] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[8] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[9] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[10] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[11] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[12] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[13] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[14] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[0] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13012): Latch upa:inst33|opres[16] has unsafe behavior File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16|selop[2] File: D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd Line: 46
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "instruccion[15]" is stuck at GND
    Warning (13410): Pin "instruccion[14]" is stuck at GND
    Warning (13410): Pin "instruccion[13]" is stuck at GND
    Warning (13410): Pin "instruccion[12]" is stuck at GND
    Warning (13410): Pin "instruccion[11]" is stuck at GND
    Warning (13410): Pin "instruccion[10]" is stuck at GND
    Warning (13410): Pin "instruccion[9]" is stuck at GND
    Warning (13410): Pin "instruccion[8]" is stuck at GND
    Warning (13410): Pin "IX_D[15]" is stuck at GND
    Warning (13410): Pin "IX_D[14]" is stuck at GND
    Warning (13410): Pin "IX_D[13]" is stuck at GND
    Warning (13410): Pin "IX_D[12]" is stuck at GND
    Warning (13410): Pin "IX_D[11]" is stuck at GND
    Warning (13410): Pin "IX_D[10]" is stuck at GND
    Warning (13410): Pin "IX_D[9]" is stuck at GND
    Warning (13410): Pin "IX_D[8]" is stuck at GND
    Warning (13410): Pin "IX_D[7]" is stuck at GND
    Warning (13410): Pin "IX_D[6]" is stuck at GND
    Warning (13410): Pin "IX_D[5]" is stuck at GND
    Warning (13410): Pin "IX_D[4]" is stuck at GND
    Warning (13410): Pin "IX_D[3]" is stuck at GND
    Warning (13410): Pin "IX_D[2]" is stuck at GND
    Warning (13410): Pin "IX_D[1]" is stuck at GND
    Warning (13410): Pin "IX_D[0]" is stuck at GND
    Warning (13410): Pin "IY_D[15]" is stuck at GND
    Warning (13410): Pin "IY_D[14]" is stuck at GND
    Warning (13410): Pin "IY_D[13]" is stuck at GND
    Warning (13410): Pin "IY_D[12]" is stuck at GND
    Warning (13410): Pin "IY_D[11]" is stuck at GND
    Warning (13410): Pin "IY_D[10]" is stuck at GND
    Warning (13410): Pin "IY_D[9]" is stuck at GND
    Warning (13410): Pin "IY_D[8]" is stuck at GND
    Warning (13410): Pin "IY_D[7]" is stuck at GND
    Warning (13410): Pin "IY_D[6]" is stuck at GND
    Warning (13410): Pin "IY_D[5]" is stuck at GND
    Warning (13410): Pin "IY_D[4]" is stuck at GND
    Warning (13410): Pin "IY_D[3]" is stuck at GND
    Warning (13410): Pin "IY_D[2]" is stuck at GND
    Warning (13410): Pin "IY_D[1]" is stuck at GND
    Warning (13410): Pin "IY_D[0]" is stuck at GND
    Warning (13410): Pin "SP_D[15]" is stuck at GND
    Warning (13410): Pin "SP_D[14]" is stuck at GND
    Warning (13410): Pin "SP_D[13]" is stuck at GND
    Warning (13410): Pin "SP_D[12]" is stuck at GND
    Warning (13410): Pin "SP_D[11]" is stuck at GND
    Warning (13410): Pin "SP_D[10]" is stuck at GND
    Warning (13410): Pin "SP_D[9]" is stuck at GND
    Warning (13410): Pin "SP_D[8]" is stuck at GND
    Warning (13410): Pin "SP_D[7]" is stuck at GND
    Warning (13410): Pin "SP_D[6]" is stuck at GND
    Warning (13410): Pin "SP_D[5]" is stuck at GND
    Warning (13410): Pin "SP_D[4]" is stuck at GND
    Warning (13410): Pin "SP_D[3]" is stuck at GND
    Warning (13410): Pin "SP_D[2]" is stuck at GND
    Warning (13410): Pin "SP_D[1]" is stuck at GND
    Warning (13410): Pin "SP_D[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 46 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 541 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 118 output pins
    Info (21061): Implemented 405 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings
    Info: Peak virtual memory: 4934 megabytes
    Info: Processing ended: Tue Jan 26 01:05:48 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:22


