* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Mar 21 2020 16:00:19

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : n206
T_3_26_wire_logic_cluster/lc_0/cout
T_3_26_wire_logic_cluster/lc_1/in_3

End 

Net : n26
T_3_23_wire_logic_cluster/lc_0/out
T_3_23_lc_trk_g0_0
T_3_23_input_2_0
T_3_23_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_3_26_0_
T_3_26_wire_logic_cluster/carry_in_mux/cout
T_3_26_wire_logic_cluster/lc_0/in_3

Net : n25
T_3_23_wire_logic_cluster/lc_1/out
T_3_23_lc_trk_g2_1
T_3_23_input_2_1
T_3_23_wire_logic_cluster/lc_1/in_2

End 

Net : n24
T_3_23_wire_logic_cluster/lc_2/out
T_3_23_lc_trk_g0_2
T_3_23_input_2_2
T_3_23_wire_logic_cluster/lc_2/in_2

End 

Net : n23
T_3_23_wire_logic_cluster/lc_3/out
T_3_23_lc_trk_g0_3
T_3_23_input_2_3
T_3_23_wire_logic_cluster/lc_3/in_2

End 

Net : n204
T_3_25_wire_logic_cluster/lc_6/cout
T_3_25_wire_logic_cluster/lc_7/in_3

Net : n22
T_3_23_wire_logic_cluster/lc_4/out
T_3_23_lc_trk_g2_4
T_3_23_input_2_4
T_3_23_wire_logic_cluster/lc_4/in_2

End 

Net : n203
T_3_25_wire_logic_cluster/lc_5/cout
T_3_25_wire_logic_cluster/lc_6/in_3

Net : n21
T_3_23_wire_logic_cluster/lc_5/out
T_3_23_lc_trk_g0_5
T_3_23_input_2_5
T_3_23_wire_logic_cluster/lc_5/in_2

End 

Net : n202
T_3_25_wire_logic_cluster/lc_4/cout
T_3_25_wire_logic_cluster/lc_5/in_3

Net : n20
T_3_23_wire_logic_cluster/lc_6/out
T_3_23_lc_trk_g0_6
T_3_23_input_2_6
T_3_23_wire_logic_cluster/lc_6/in_2

End 

Net : n201
T_3_25_wire_logic_cluster/lc_3/cout
T_3_25_wire_logic_cluster/lc_4/in_3

Net : n19
T_3_23_wire_logic_cluster/lc_7/out
T_3_23_lc_trk_g2_7
T_3_23_input_2_7
T_3_23_wire_logic_cluster/lc_7/in_2

End 

Net : n200
T_3_25_wire_logic_cluster/lc_2/cout
T_3_25_wire_logic_cluster/lc_3/in_3

Net : n199
T_3_25_wire_logic_cluster/lc_1/cout
T_3_25_wire_logic_cluster/lc_2/in_3

Net : n198
T_3_25_wire_logic_cluster/lc_0/cout
T_3_25_wire_logic_cluster/lc_1/in_3

Net : n18
T_3_24_wire_logic_cluster/lc_0/out
T_3_24_lc_trk_g0_0
T_3_24_input_2_0
T_3_24_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_3_25_0_
T_3_25_wire_logic_cluster/carry_in_mux/cout
T_3_25_wire_logic_cluster/lc_0/in_3

Net : n17
T_3_24_wire_logic_cluster/lc_1/out
T_3_24_lc_trk_g2_1
T_3_24_input_2_1
T_3_24_wire_logic_cluster/lc_1/in_2

End 

Net : n16
T_3_24_wire_logic_cluster/lc_2/out
T_3_24_lc_trk_g0_2
T_3_24_input_2_2
T_3_24_wire_logic_cluster/lc_2/in_2

End 

Net : n15
T_3_24_wire_logic_cluster/lc_3/out
T_3_24_lc_trk_g0_3
T_3_24_input_2_3
T_3_24_wire_logic_cluster/lc_3/in_2

End 

Net : n196
T_3_24_wire_logic_cluster/lc_6/cout
T_3_24_wire_logic_cluster/lc_7/in_3

Net : n14
T_3_24_wire_logic_cluster/lc_4/out
T_3_24_lc_trk_g2_4
T_3_24_input_2_4
T_3_24_wire_logic_cluster/lc_4/in_2

End 

Net : n195
T_3_24_wire_logic_cluster/lc_5/cout
T_3_24_wire_logic_cluster/lc_6/in_3

Net : n13
T_3_24_wire_logic_cluster/lc_5/out
T_3_24_lc_trk_g0_5
T_3_24_input_2_5
T_3_24_wire_logic_cluster/lc_5/in_2

End 

Net : n194
T_3_24_wire_logic_cluster/lc_4/cout
T_3_24_wire_logic_cluster/lc_5/in_3

Net : n12
T_3_24_wire_logic_cluster/lc_6/out
T_3_24_lc_trk_g0_6
T_3_24_input_2_6
T_3_24_wire_logic_cluster/lc_6/in_2

End 

Net : n193
T_3_24_wire_logic_cluster/lc_3/cout
T_3_24_wire_logic_cluster/lc_4/in_3

Net : n11
T_3_24_wire_logic_cluster/lc_7/out
T_3_24_lc_trk_g2_7
T_3_24_input_2_7
T_3_24_wire_logic_cluster/lc_7/in_2

End 

Net : n192
T_3_24_wire_logic_cluster/lc_2/cout
T_3_24_wire_logic_cluster/lc_3/in_3

Net : n191
T_3_24_wire_logic_cluster/lc_1/cout
T_3_24_wire_logic_cluster/lc_2/in_3

Net : n10
T_3_25_wire_logic_cluster/lc_0/out
T_3_25_lc_trk_g0_0
T_3_25_input_2_0
T_3_25_wire_logic_cluster/lc_0/in_2

End 

Net : n190
T_3_24_wire_logic_cluster/lc_0/cout
T_3_24_wire_logic_cluster/lc_1/in_3

Net : bfn_3_24_0_
T_3_24_wire_logic_cluster/carry_in_mux/cout
T_3_24_wire_logic_cluster/lc_0/in_3

Net : n9
T_3_25_wire_logic_cluster/lc_1/out
T_3_25_lc_trk_g2_1
T_3_25_input_2_1
T_3_25_wire_logic_cluster/lc_1/in_2

End 

Net : n8
T_3_25_wire_logic_cluster/lc_2/out
T_3_25_lc_trk_g0_2
T_3_25_input_2_2
T_3_25_wire_logic_cluster/lc_2/in_2

End 

Net : n7
T_3_25_wire_logic_cluster/lc_3/out
T_3_25_lc_trk_g0_3
T_3_25_input_2_3
T_3_25_wire_logic_cluster/lc_3/in_2

End 

Net : n188
T_3_23_wire_logic_cluster/lc_6/cout
T_3_23_wire_logic_cluster/lc_7/in_3

Net : n6
T_3_25_wire_logic_cluster/lc_4/out
T_3_25_lc_trk_g2_4
T_3_25_input_2_4
T_3_25_wire_logic_cluster/lc_4/in_2

End 

Net : n187
T_3_23_wire_logic_cluster/lc_5/cout
T_3_23_wire_logic_cluster/lc_6/in_3

Net : blink_counter_21
T_3_25_wire_logic_cluster/lc_5/out
T_3_25_lc_trk_g0_5
T_3_25_input_2_5
T_3_25_wire_logic_cluster/lc_5/in_2

T_3_25_wire_logic_cluster/lc_5/out
T_4_25_lc_trk_g1_5
T_4_25_wire_logic_cluster/lc_0/in_0

T_3_25_wire_logic_cluster/lc_5/out
T_4_25_lc_trk_g1_5
T_4_25_wire_logic_cluster/lc_1/in_3

End 

Net : n186
T_3_23_wire_logic_cluster/lc_4/cout
T_3_23_wire_logic_cluster/lc_5/in_3

Net : blink_counter_22
T_3_25_wire_logic_cluster/lc_6/out
T_3_25_lc_trk_g1_6
T_3_25_wire_logic_cluster/lc_6/in_1

T_3_25_wire_logic_cluster/lc_6/out
T_4_25_lc_trk_g1_6
T_4_25_wire_logic_cluster/lc_0/in_3

T_3_25_wire_logic_cluster/lc_6/out
T_4_25_lc_trk_g1_6
T_4_25_input_2_1
T_4_25_wire_logic_cluster/lc_1/in_2

End 

Net : n185
T_3_23_wire_logic_cluster/lc_3/cout
T_3_23_wire_logic_cluster/lc_4/in_3

Net : blink_counter_23
T_3_25_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g3_7
T_3_25_wire_logic_cluster/lc_7/in_1

T_3_25_wire_logic_cluster/lc_7/out
T_4_25_lc_trk_g1_7
T_4_25_input_2_0
T_4_25_wire_logic_cluster/lc_0/in_2

T_3_25_wire_logic_cluster/lc_7/out
T_4_25_lc_trk_g1_7
T_4_25_wire_logic_cluster/lc_1/in_1

End 

Net : n184
T_3_23_wire_logic_cluster/lc_2/cout
T_3_23_wire_logic_cluster/lc_3/in_3

Net : n183
T_3_23_wire_logic_cluster/lc_1/cout
T_3_23_wire_logic_cluster/lc_2/in_3

Net : n182
T_3_23_wire_logic_cluster/lc_0/cout
T_3_23_wire_logic_cluster/lc_1/in_3

Net : blink_counter_24
T_3_26_wire_logic_cluster/lc_0/out
T_3_26_lc_trk_g3_0
T_3_26_wire_logic_cluster/lc_0/in_1

T_3_26_wire_logic_cluster/lc_0/out
T_4_25_lc_trk_g3_0
T_4_25_wire_logic_cluster/lc_0/in_1

T_3_26_wire_logic_cluster/lc_0/out
T_4_25_lc_trk_g3_0
T_4_25_wire_logic_cluster/lc_1/in_0

End 

Net : blink_counter_25
T_3_26_wire_logic_cluster/lc_1/out
T_3_26_lc_trk_g3_1
T_3_26_wire_logic_cluster/lc_1/in_1

T_3_26_wire_logic_cluster/lc_1/out
T_4_25_lc_trk_g2_1
T_4_25_wire_logic_cluster/lc_2/in_3

End 

Net : diff_input
T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span12_horz_8
T_9_3_sp12_h_l_0
T_21_3_sp12_h_l_0
T_26_3_sp4_h_l_7
T_29_0_span4_vert_31
T_29_0_span4_horz_r_1
T_33_4_lc_trk_g0_1
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : n207
T_4_25_wire_logic_cluster/lc_0/out
T_4_25_lc_trk_g1_0
T_4_25_wire_logic_cluster/lc_2/in_1

End 

Net : n208_cascade_
T_4_25_wire_logic_cluster/lc_1/ltout
T_4_25_wire_logic_cluster/lc_2/in_2

End 

Net : LED_c
T_4_25_wire_logic_cluster/lc_2/out
T_5_24_sp4_v_t_37
T_5_28_sp4_v_t_45
T_5_32_sp4_v_t_41
T_5_33_lc_trk_g0_1
T_5_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK_pad_gb_input
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_vert_t_12
T_0_24_span4_vert_t_12
T_0_20_span4_vert_t_12
T_0_16_span4_vert_t_12
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

End 

Net : CLK_c
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_33_4_wire_io_cluster/io_0/outclk

End 

Net : bfn_3_23_0_
