CONFIG_RISCV
CONFIG_RISCV_SBI
CONFIG_RISCV_DMA_NONCOHERENT
CONFIG_RISCV_NONSTANDARD_CACHE_OPS
CONFIG_RISCV_ALTERNATIVE
CONFIG_RISCV_ISA_C
CONFIG_ARCH_RV32I
CONFIG_ARCH_RV64I
CONFIG_COMMON_CLK_K210
CONFIG_SOC_K210_SYSCTL
CONFIG_RISCV_ISA_ZICBOM
CONFIG_PINCTRL_K210
CONFIG_SIFIVE_PLIC
CONFIG_RISCV_INTC
CONFIG_ERRATA_ANDES
CONFIG_ERRATA_SIFIVE
CONFIG_ERRATA_THEAD
CONFIG_RISCV_PMU
CONFIG_RISCV_PMU_SBI
CONFIG_RISCV_ALTERNATIVE_EARLY
CONFIG_RISCV_ISA_SVNAPOT
CONFIG_RISCV_ISA_SVPBMT
CONFIG_RISCV_ISA_ZBB
CONFIG_RISCV_ISA_ZICBOZ
CONFIG_RISCV_ISA_V
CONFIG_RISCV_ISA_V_DEFAULT_ENABLE
CONFIG_RISCV_ISA_FALLBACK
CONFIG_RISCV_SBI_V01
CONFIG_RISCV_SBI_CPUIDLE
CONFIG_AX45MP_L2_CACHE
CONFIG_CARMINE_DRAM_CUSTOM
CONFIG_RISCV_TIMER
CONFIG_CLINT_TIMER
CONFIG_ERRATA_ANDES_CMO
CONFIG_ERRATA_SIFIVE_CIP_453
CONFIG_ERRATA_SIFIVE_CIP_1200
CONFIG_ERRATA_THEAD_PBMT
CONFIG_ERRATA_THEAD_CMO
CONFIG_ERRATA_THEAD_PMU
CONFIG_SERIAL_EARLYCON_RISCV_SBI
CONFIG_HVC_RISCV_SBI
CONFIG_RISCV_PMU_LEGACY
CONFIG_RISCV_M_MODE
CONFIG_RISCV_BOOT_SPINWAIT