#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 28 15:16:03 2021
# Process ID: 17572
# Current directory: C:/Users/jbm/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23812
# Log file: C:/Users/jbm/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/jbm/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jbm/Desktop/mat_pedago/s4e_projet/S4e-AXIS_2020/APP6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.465 ; gain = 0.000
update_compile_order -fileset sources_1
archive_project C:/Users/jbm/Desktop/mat_pedago/s4e_projet/S4e-AXIS_2020/example_fft_axi_stream.vivado_archive.28.03.2021.xpr.zip -temp_dir C:/Users/jbm/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-17572-Bougalou -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/jbm/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-17572-Bougalou' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_microblaze_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_mdm_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_clk_wiz_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_rst_clk_wiz_1_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_dlmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_ilmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_dlmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_ilmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_lmb_bram_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_uartlite_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_intc_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_fifo_mm_s_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xfft_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_fifo_mm_s_0_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_clk_wiz_1_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_intc_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_fifo_mm_s_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xfft_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_fifo_mm_s_0_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_fifo_mm_s_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_fifo_mm_s_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_fifo_mm_s_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_fifo_mm_s_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_intc_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_intc_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_uartlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_uartlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_dlmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_dlmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ilmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ilmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_lmb_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_lmb_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_mdm_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_mdm_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_clk_wiz_1_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_clk_wiz_1_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xfft_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xfft_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
