{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607986749542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607986749542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 19:59:09 2020 " "Processing started: Mon Dec 14 19:59:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607986749542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607986749542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogioFinal -c relogioFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogioFinal -c relogioFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607986749543 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607986750416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogiofinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogiofinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogioFinal-teste_relogioFinal " "Found design unit 1: relogioFinal-teste_relogioFinal" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986751204 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogioFinal " "Found entity 1: relogioFinal" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986751204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986751204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadormod60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadormod60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorMOD60-SYN " "Found design unit 1: contadorMOD60-SYN" {  } { { "contadorMOD60.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986751209 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorMOD60 " "Found entity 1: contadorMOD60" {  } { { "contadorMOD60.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986751209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986751209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contahora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contahora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contaHora-SYN " "Found design unit 1: contaHora-SYN" {  } { { "contaHora.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contaHora.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986751214 ""} { "Info" "ISGN_ENTITY_NAME" "1 contaHora " "Found entity 1: contaHora" {  } { { "contaHora.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contaHora.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986751214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986751214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7seg_rel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode7seg_rel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode7seg_rel-teste_decode7seg_rel " "Found design unit 1: decode7seg_rel-teste_decode7seg_rel" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986751219 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode7seg_rel " "Found entity 1: decode7seg_rel" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986751219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986751219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorfrequencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorfrequencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorFrequencia-teste_divisorFrequencia " "Found design unit 1: divisorFrequencia-teste_divisorFrequencia" {  } { { "divisorFrequencia.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/divisorFrequencia.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986751223 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorFrequencia " "Found entity 1: divisorFrequencia" {  } { { "divisorFrequencia.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/divisorFrequencia.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986751223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986751223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogioFinal " "Elaborating entity \"relogioFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607986757933 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pisca_placa relogioFinal.vhd(22) " "VHDL Signal Declaration warning at relogioFinal.vhd(22): used implicit default value for signal \"pisca_placa\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1607986757936 "|relogioFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ot_mux relogioFinal.vhd(92) " "Verilog HDL or VHDL warning at relogioFinal.vhd(92): object \"ot_mux\" assigned a value but never read" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607986757936 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_mux relogioFinal.vhd(106) " "VHDL Process Statement warning at relogioFinal.vhd(106): signal \"sel_mux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757937 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo relogioFinal.vhd(107) " "VHDL Process Statement warning at relogioFinal.vhd(107): signal \"dado_paralelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757937 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo relogioFinal.vhd(112) " "VHDL Process Statement warning at relogioFinal.vhd(112): signal \"dado_paralelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757937 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo relogioFinal.vhd(113) " "VHDL Process Statement warning at relogioFinal.vhd(113): signal \"dado_paralelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757937 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo relogioFinal.vhd(114) " "VHDL Process Statement warning at relogioFinal.vhd(114): signal \"dado_paralelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757937 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo relogioFinal.vhd(115) " "VHDL Process Statement warning at relogioFinal.vhd(115): signal \"dado_paralelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757937 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_u relogioFinal.vhd(120) " "VHDL Process Statement warning at relogioFinal.vhd(120): signal \"dado_paralelo_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757938 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_u relogioFinal.vhd(121) " "VHDL Process Statement warning at relogioFinal.vhd(121): signal \"dado_paralelo_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757938 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_d relogioFinal.vhd(122) " "VHDL Process Statement warning at relogioFinal.vhd(122): signal \"dado_paralelo_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757938 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_d relogioFinal.vhd(123) " "VHDL Process Statement warning at relogioFinal.vhd(123): signal \"dado_paralelo_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757938 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_c relogioFinal.vhd(124) " "VHDL Process Statement warning at relogioFinal.vhd(124): signal \"dado_paralelo_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757938 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_c relogioFinal.vhd(125) " "VHDL Process Statement warning at relogioFinal.vhd(125): signal \"dado_paralelo_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757938 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_m relogioFinal.vhd(126) " "VHDL Process Statement warning at relogioFinal.vhd(126): signal \"dado_paralelo_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757939 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_m relogioFinal.vhd(127) " "VHDL Process Statement warning at relogioFinal.vhd(127): signal \"dado_paralelo_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757939 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_dm relogioFinal.vhd(128) " "VHDL Process Statement warning at relogioFinal.vhd(128): signal \"dado_paralelo_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757939 "|relogioFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_paralelo_dm relogioFinal.vhd(129) " "VHDL Process Statement warning at relogioFinal.vhd(129): signal \"dado_paralelo_dm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986757939 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_paralelo_u relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_paralelo_u\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986757939 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_paralelo_d relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_paralelo_d\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986757940 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_paralelo_c relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_paralelo_c\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986757940 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_paralelo_m relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_paralelo_m\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986757940 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_paralelo_dm relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_paralelo_dm\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986757940 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_contador_u relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_contador_u\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986757940 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_contador_d relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_contador_d\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986757940 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_contador_c relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_contador_c\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986757940 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_contador_m relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_contador_m\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986757941 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_contador_dm relogioFinal.vhd(104) " "VHDL Process Statement warning at relogioFinal.vhd(104): inferring latch(es) for signal or variable \"dado_contador_dm\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986757941 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count relogioFinal.vhd(223) " "VHDL Process Statement warning at relogioFinal.vhd(223): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 223 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986757946 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count2 relogioFinal.vhd(223) " "VHDL Process Statement warning at relogioFinal.vhd(223): inferring latch(es) for signal or variable \"count2\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 223 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986757946 "|relogioFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag1 relogioFinal.vhd(223) " "VHDL Process Statement warning at relogioFinal.vhd(223): inferring latch(es) for signal or variable \"flag1\", which holds its previous value in one or more paths through the process" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 223 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986757947 "|relogioFinal"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "led\[4..7\] relogioFinal.vhd(23) " "Using initial value X (don't care) for net \"led\[4..7\]\" at relogioFinal.vhd(23)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757948 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag1 relogioFinal.vhd(257) " "Inferred latch for \"flag1\" at relogioFinal.vhd(257)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757949 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] relogioFinal.vhd(253) " "Inferred latch for \"count\[0\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757949 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] relogioFinal.vhd(253) " "Inferred latch for \"count\[1\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757949 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] relogioFinal.vhd(253) " "Inferred latch for \"count\[2\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757949 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] relogioFinal.vhd(253) " "Inferred latch for \"count\[3\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757949 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] relogioFinal.vhd(253) " "Inferred latch for \"count\[4\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757949 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] relogioFinal.vhd(253) " "Inferred latch for \"count\[5\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757949 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] relogioFinal.vhd(253) " "Inferred latch for \"count\[6\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757949 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] relogioFinal.vhd(253) " "Inferred latch for \"count\[7\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757950 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] relogioFinal.vhd(253) " "Inferred latch for \"count\[8\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757950 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count2\[0\] relogioFinal.vhd(253) " "Inferred latch for \"count2\[0\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757950 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count2\[1\] relogioFinal.vhd(253) " "Inferred latch for \"count2\[1\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757950 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count2\[2\] relogioFinal.vhd(253) " "Inferred latch for \"count2\[2\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757950 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count2\[3\] relogioFinal.vhd(253) " "Inferred latch for \"count2\[3\]\" at relogioFinal.vhd(253)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757950 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_dm\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_dm\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757951 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_dm\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_dm\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757951 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_dm\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_dm\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757951 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_dm\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_dm\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757951 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_dm\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_dm\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757951 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_m\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_m\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757951 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_m\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_m\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757952 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_m\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_m\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757952 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_m\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_m\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757952 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_m\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_m\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757952 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_c\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_c\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757952 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_c\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_c\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757952 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_c\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_c\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757952 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_c\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_c\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757952 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_c\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_c\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757952 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_d\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_d\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757953 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_d\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_d\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757953 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_d\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_d\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757953 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_d\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_d\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757953 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_d\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_d\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757953 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_u\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_u\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757953 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_u\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_u\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757953 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_u\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_u\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757953 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_u\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_u\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757954 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_contador_u\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_contador_u\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757954 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_dm\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_dm\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757954 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_dm\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_dm\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757954 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_dm\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_dm\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757954 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_dm\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_dm\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757954 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_dm\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_dm\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757954 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_m\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_m\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757955 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_m\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_m\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757955 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_m\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_m\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757955 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_m\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_m\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757955 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_m\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_m\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757955 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_c\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_c\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757955 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_c\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_c\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757955 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_c\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_c\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757955 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_c\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_c\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757956 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_c\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_c\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757956 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_d\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_d\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757956 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_d\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_d\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757956 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_d\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_d\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757956 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_d\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_d\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757956 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_d\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_d\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757956 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_u\[0\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_u\[0\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757957 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_u\[1\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_u\[1\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757957 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_u\[2\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_u\[2\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757957 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_u\[3\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_u\[3\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757957 "|relogioFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_paralelo_u\[4\] relogioFinal.vhd(104) " "Inferred latch for \"dado_paralelo_u\[4\]\" at relogioFinal.vhd(104)" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986757957 "|relogioFinal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorFrequencia divisorFrequencia:div_f0 " "Elaborating entity \"divisorFrequencia\" for hierarchy \"divisorFrequencia:div_f0\"" {  } { { "relogioFinal.vhd" "div_f0" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7seg_rel decode7seg_rel:d_0 " "Elaborating entity \"decode7seg_rel\" for hierarchy \"decode7seg_rel:d_0\"" {  } { { "relogioFinal.vhd" "d_0" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758072 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor decode7seg_rel.vhd(19) " "VHDL Process Statement warning at decode7seg_rel.vhd(19): signal \"seletor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986758073 "|relogioFinal|decode7seg_rel:d_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor decode7seg_rel.vhd(47) " "VHDL Process Statement warning at decode7seg_rel.vhd(47): signal \"seletor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607986758073 "|relogioFinal|decode7seg_rel:d_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segmentos decode7seg_rel.vhd(16) " "VHDL Process Statement warning at decode7seg_rel.vhd(16): inferring latch(es) for signal or variable \"segmentos\", which holds its previous value in one or more paths through the process" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1607986758073 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[6\] decode7seg_rel.vhd(19) " "Inferred latch for \"segmentos\[6\]\" at decode7seg_rel.vhd(19)" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986758073 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[5\] decode7seg_rel.vhd(19) " "Inferred latch for \"segmentos\[5\]\" at decode7seg_rel.vhd(19)" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986758074 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[4\] decode7seg_rel.vhd(19) " "Inferred latch for \"segmentos\[4\]\" at decode7seg_rel.vhd(19)" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986758074 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[3\] decode7seg_rel.vhd(19) " "Inferred latch for \"segmentos\[3\]\" at decode7seg_rel.vhd(19)" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986758074 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[2\] decode7seg_rel.vhd(19) " "Inferred latch for \"segmentos\[2\]\" at decode7seg_rel.vhd(19)" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986758074 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[1\] decode7seg_rel.vhd(19) " "Inferred latch for \"segmentos\[1\]\" at decode7seg_rel.vhd(19)" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986758074 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[0\] decode7seg_rel.vhd(19) " "Inferred latch for \"segmentos\[0\]\" at decode7seg_rel.vhd(19)" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607986758074 "|relogioFinal|decode7seg_rel:d_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorMOD60 contadorMOD60:u_c " "Elaborating entity \"contadorMOD60\" for hierarchy \"contadorMOD60:u_c\"" {  } { { "relogioFinal.vhd" "u_c" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contadorMOD60.vhd" "LPM_COUNTER_component" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contadorMOD60.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607986758235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758236 ""}  } { { "contadorMOD60.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607986758236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9vj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9vj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9vj " "Found entity 1: cntr_9vj" {  } { { "db/cntr_9vj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_9vj.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986758336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986758336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9vj contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated " "Elaborating entity \"cntr_9vj\" for hierarchy \"contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986758432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986758432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9cc contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|cmpr_9cc:cmpr2 " "Elaborating entity \"cmpr_9cc\" for hierarchy \"contadorMOD60:u_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|cmpr_9cc:cmpr2\"" {  } { { "db/cntr_9vj.tdf" "cmpr2" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_9vj.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorMOD60 contadorMOD60:d_c " "Elaborating entity \"contadorMOD60\" for hierarchy \"contadorMOD60:d_c\"" {  } { { "relogioFinal.vhd" "d_c" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contadorMOD60.vhd" "LPM_COUNTER_component" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contadorMOD60.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607986758520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 6 " "Parameter \"lpm_modulus\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758520 ""}  } { { "contadorMOD60.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contadorMOD60.vhd" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607986758520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_utj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_utj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_utj " "Found entity 1: cntr_utj" {  } { { "db/cntr_utj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_utj.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986758618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986758618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_utj contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated " "Elaborating entity \"cntr_utj\" for hierarchy \"contadorMOD60:d_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contaHora contaHora:dm_c " "Elaborating entity \"contaHora\" for hierarchy \"contaHora:dm_c\"" {  } { { "relogioFinal.vhd" "dm_c" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter contaHora:dm_c\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"contaHora:dm_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contaHora.vhd" "LPM_COUNTER_component" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contaHora.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contaHora:dm_c\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"contaHora:dm_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contaHora.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contaHora.vhd" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607986758726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contaHora:dm_c\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"contaHora:dm_c\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 24 " "Parameter \"lpm_modulus\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758726 ""}  } { { "contaHora.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/contaHora.vhd" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607986758726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b9k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b9k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b9k " "Found entity 1: cntr_b9k" {  } { { "db/cntr_b9k.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_b9k.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607986758826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607986758826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b9k contaHora:dm_c\|lpm_counter:LPM_COUNTER_component\|cntr_b9k:auto_generated " "Elaborating entity \"cntr_b9k\" for hierarchy \"contaHora:dm_c\|lpm_counter:LPM_COUNTER_component\|cntr_b9k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607986758828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_5\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_5\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_4\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_4\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_3\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_3\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_2\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_2\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_1\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_1\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[5\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[5\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[4\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[4\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[3\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[3\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[2\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[2\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[1\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[1\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[0\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[0\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode7seg_rel:d_0\|segmentos\[6\] " "LATCH primitive \"decode7seg_rel:d_0\|segmentos\[6\]\" is permanently enabled" {  } { { "decode7seg_rel.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/decode7seg_rel.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1607986759139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count2\[2\] " "Latch count2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759761 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count2\[3\] " "Latch count2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759761 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count2\[0\] " "Latch count2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759762 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count2\[1\] " "Latch count2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759762 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[8\] " "Latch count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759762 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE flag\[3\] " "Ports ENA and PRE on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759762 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[7\] " "Latch count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759762 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR flag\[3\] " "Ports ENA and CLR on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759762 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[6\] " "Latch count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759763 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR flag\[3\] " "Ports ENA and CLR on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759763 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[5\] " "Latch count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759763 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE flag\[3\] " "Ports ENA and PRE on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759763 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[4\] " "Latch count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759764 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR flag\[3\] " "Ports ENA and CLR on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759764 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[3\] " "Latch count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759764 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE flag\[3\] " "Ports ENA and PRE on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759764 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[2\] " "Latch count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759765 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE flag\[3\] " "Ports ENA and PRE on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759765 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[1\] " "Latch count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759765 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR flag\[3\] " "Ports ENA and CLR on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759765 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[0\] " "Latch count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flag\[3\] " "Ports D and ENA on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759766 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR flag\[3\] " "Ports ENA and CLR on the latch are fed by the same signal flag\[3\]" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759766 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_dm\[4\] " "Latch dado_paralelo_dm\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_3 " "Ports D and ENA on the latch are fed by the same signal sel_3" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759766 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_dm\[3\] " "Latch dado_paralelo_dm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_3 " "Ports D and ENA on the latch are fed by the same signal sel_3" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759766 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_dm\[2\] " "Latch dado_paralelo_dm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_3 " "Ports D and ENA on the latch are fed by the same signal sel_3" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759766 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_dm\[1\] " "Latch dado_paralelo_dm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_3 " "Ports D and ENA on the latch are fed by the same signal sel_3" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759767 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_dm\[0\] " "Latch dado_paralelo_dm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_3 " "Ports D and ENA on the latch are fed by the same signal sel_3" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759767 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_m\[0\] " "Latch dado_paralelo_m\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_2 " "Ports D and ENA on the latch are fed by the same signal sel_2" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759767 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_m\[3\] " "Latch dado_paralelo_m\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_2 " "Ports D and ENA on the latch are fed by the same signal sel_2" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759767 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_m\[4\] " "Latch dado_paralelo_m\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_2 " "Ports D and ENA on the latch are fed by the same signal sel_2" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759767 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_m\[1\] " "Latch dado_paralelo_m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_2 " "Ports D and ENA on the latch are fed by the same signal sel_2" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759768 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dado_paralelo_m\[2\] " "Latch dado_paralelo_m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_2 " "Ports D and ENA on the latch are fed by the same signal sel_2" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607986759768 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607986759768 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pisca_placa\[0\] GND " "Pin \"pisca_placa\[0\]\" is stuck at GND" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607986759955 "|relogioFinal|pisca_placa[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pisca_placa\[1\] GND " "Pin \"pisca_placa\[1\]\" is stuck at GND" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607986759955 "|relogioFinal|pisca_placa[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607986759955 "|relogioFinal|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607986759955 "|relogioFinal|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607986759955 "|relogioFinal|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607986759955 "|relogioFinal|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sb\[5\] VCC " "Pin \"sb\[5\]\" is stuck at VCC" {  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607986759955 "|relogioFinal|sb[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1607986759955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607986760741 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607986760741 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "455 " "Implemented 455 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607986760896 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607986760896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "387 " "Implemented 387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607986760896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607986760896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 181 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607986760969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 19:59:20 2020 " "Processing ended: Mon Dec 14 19:59:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607986760969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607986760969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607986760969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607986760969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607986762540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607986762541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 19:59:21 2020 " "Processing started: Mon Dec 14 19:59:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607986762541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607986762541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off relogioFinal -c relogioFinal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off relogioFinal -c relogioFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607986762541 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607986762710 ""}
{ "Info" "0" "" "Project  = relogioFinal" {  } {  } 0 0 "Project  = relogioFinal" 0 0 "Fitter" 0 0 1607986762711 ""}
{ "Info" "0" "" "Revision = relogioFinal" {  } {  } 0 0 "Revision = relogioFinal" 0 0 "Fitter" 0 0 1607986762711 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1607986762955 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "relogioFinal EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"relogioFinal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607986762974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607986763008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607986763008 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607986763114 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607986763131 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607986763478 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607986763478 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607986763478 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607986763478 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 784 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607986763480 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607986763480 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 786 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607986763480 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607986763480 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "58 " "TimeQuest Timing Analyzer is analyzing 58 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1607986763694 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogioFinal.sdc " "Synopsys Design Constraints File file not found: 'relogioFinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607986763696 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607986763696 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datab  to: combout " "Cell: Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datac  to: combout " "Cell: Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datac  to: combout " "Cell: Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datad  to: combout " "Cell: Mux7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~25  from: datab  to: combout " "Cell: count~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~26  from: datab  to: combout " "Cell: count~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~27  from: datab  to: combout " "Cell: count~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~28  from: datab  to: combout " "Cell: count~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~29  from: datab  to: combout " "Cell: count~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~30  from: datab  to: combout " "Cell: count~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~31  from: datab  to: combout " "Cell: count~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_2~3  from: dataa  to: combout " "Cell: process_2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986763702 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1607986763702 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607986763708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763751 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisorFrequencia:div_f0\|pulso  " "Automatically promoted node divisorFrequencia:div_f0\|pulso " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[4\] " "Destination node contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_9vj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_9vj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:c_c|lpm_counter:LPM_COUNTER_component|cntr_9vj:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[3\] " "Destination node contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_9vj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_9vj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:c_c|lpm_counter:LPM_COUNTER_component|cntr_9vj:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[2\] " "Destination node contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_9vj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_9vj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:c_c|lpm_counter:LPM_COUNTER_component|cntr_9vj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[1\] " "Destination node contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_9vj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_9vj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:c_c|lpm_counter:LPM_COUNTER_component|cntr_9vj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[0\] " "Destination node contadorMOD60:c_c\|lpm_counter:LPM_COUNTER_component\|cntr_9vj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_9vj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_9vj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:c_c|lpm_counter:LPM_COUNTER_component|cntr_9vj:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[4\] " "Destination node contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_utj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_utj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:m_c|lpm_counter:LPM_COUNTER_component|cntr_utj:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[3\] " "Destination node contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_utj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_utj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:m_c|lpm_counter:LPM_COUNTER_component|cntr_utj:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[2\] " "Destination node contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_utj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_utj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:m_c|lpm_counter:LPM_COUNTER_component|cntr_utj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[1\] " "Destination node contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_utj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_utj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:m_c|lpm_counter:LPM_COUNTER_component|cntr_utj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[0\] " "Destination node contadorMOD60:m_c\|lpm_counter:LPM_COUNTER_component\|cntr_utj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_utj.tdf" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/db/cntr_utj.tdf" 67 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contadorMOD60:m_c|lpm_counter:LPM_COUNTER_component|cntr_utj:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607986763752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1607986763752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1607986763752 ""}  } { { "divisorFrequencia.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/divisorFrequencia.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisorFrequencia:div_f0|pulso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux19~0  " "Automatically promoted node Mux19~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763758 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 106 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux19~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 707 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763758 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux1~0  " "Automatically promoted node Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763759 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 106 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux25~0  " "Automatically promoted node Mux25~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763759 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 106 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 699 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux25~1  " "Automatically promoted node Mux25~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763759 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 106 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux25~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 705 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux7~0  " "Automatically promoted node Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763760 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 106 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 704 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count2\[0\]~6  " "Automatically promoted node count2\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607986763760 ""}  } { { "relogioFinal.vhd" "" { Text "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/relogioFinal.vhd" 253 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count2[0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 0 { 0 ""} 0 719 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607986763760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607986763866 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607986763868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607986763868 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607986763870 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607986763873 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607986763874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607986763874 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607986763875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607986763876 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1607986763880 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607986763880 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607986763919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607986764489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607986764837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607986764850 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607986765752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607986765752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607986765877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1607986768117 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607986768117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607986769133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1607986769136 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607986769136 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.97 " "Total time spent on timing analysis during the Fitter is 1.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1607986769150 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607986769155 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "54 " "Found 54 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "overflow 0 " "Pin \"overflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buzzer 0 " "Pin \"buzzer\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pisca_placa\[0\] 0 " "Pin \"pisca_placa\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pisca_placa\[1\] 0 " "Pin \"pisca_placa\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[8\] 0 " "Pin \"led\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[0\] 0 " "Pin \"sa\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[1\] 0 " "Pin \"sa\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[2\] 0 " "Pin \"sa\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[3\] 0 " "Pin \"sa\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[4\] 0 " "Pin \"sa\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[5\] 0 " "Pin \"sa\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[0\] 0 " "Pin \"sb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[1\] 0 " "Pin \"sb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[2\] 0 " "Pin \"sb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[3\] 0 " "Pin \"sb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[4\] 0 " "Pin \"sb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[5\] 0 " "Pin \"sb\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[0\] 0 " "Pin \"sc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[1\] 0 " "Pin \"sc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[2\] 0 " "Pin \"sc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[3\] 0 " "Pin \"sc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[4\] 0 " "Pin \"sc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sc\[5\] 0 " "Pin \"sc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[0\] 0 " "Pin \"sd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[1\] 0 " "Pin \"sd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[2\] 0 " "Pin \"sd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[3\] 0 " "Pin \"sd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[4\] 0 " "Pin \"sd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sd\[5\] 0 " "Pin \"sd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[0\] 0 " "Pin \"se\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[1\] 0 " "Pin \"se\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[2\] 0 " "Pin \"se\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[3\] 0 " "Pin \"se\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[4\] 0 " "Pin \"se\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "se\[5\] 0 " "Pin \"se\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[0\] 0 " "Pin \"sf\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[1\] 0 " "Pin \"sf\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[2\] 0 " "Pin \"sf\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[3\] 0 " "Pin \"sf\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[4\] 0 " "Pin \"sf\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sf\[5\] 0 " "Pin \"sf\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[0\] 0 " "Pin \"sg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[1\] 0 " "Pin \"sg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[2\] 0 " "Pin \"sg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[3\] 0 " "Pin \"sg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[4\] 0 " "Pin \"sg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sg\[5\] 0 " "Pin \"sg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607986769172 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1607986769172 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607986769401 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607986769447 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607986769687 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607986769845 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1607986769922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/output_files/relogioFinal.fit.smsg " "Generated suppressed messages file C:/Users/r2440/OneDrive/Documents/Projetos-Quartus/Placa mini-fpga EP2C5144/RelogioFinal/output_files/relogioFinal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607986770057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607986770497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 19:59:30 2020 " "Processing ended: Mon Dec 14 19:59:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607986770497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607986770497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607986770497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607986770497 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607986771682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607986771682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 19:59:31 2020 " "Processing started: Mon Dec 14 19:59:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607986771682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607986771682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off relogioFinal -c relogioFinal " "Command: quartus_asm --read_settings_files=off --write_settings_files=off relogioFinal -c relogioFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607986771682 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607986772465 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607986772493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607986773143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 19:59:33 2020 " "Processing ended: Mon Dec 14 19:59:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607986773143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607986773143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607986773143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607986773143 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607986773792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607986774715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607986774716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 19:59:34 2020 " "Processing started: Mon Dec 14 19:59:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607986774716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607986774716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta relogioFinal -c relogioFinal " "Command: quartus_sta relogioFinal -c relogioFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607986774716 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1607986774900 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607986775296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1607986775363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1607986775363 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "58 " "TimeQuest Timing Analyzer is analyzing 58 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1607986775474 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogioFinal.sdc " "Synopsys Design Constraints File file not found: 'relogioFinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1607986775503 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1607986775504 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFrequencia:div_f0\|pulso divisorFrequencia:div_f0\|pulso " "create_clock -period 1.000 -name divisorFrequencia:div_f0\|pulso divisorFrequencia:div_f0\|pulso" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sel_1 sel_1 " "create_clock -period 1.000 -name sel_1 sel_1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name habilita_paralelo habilita_paralelo " "create_clock -period 1.000 -name habilita_paralelo habilita_paralelo" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sel_2 sel_2 " "create_clock -period 1.000 -name sel_2 sel_2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name habilita_alarme habilita_alarme " "create_clock -period 1.000 -name habilita_alarme habilita_alarme" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775510 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775510 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datac  to: combout " "Cell: Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datac  to: combout " "Cell: Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datad  to: combout " "Cell: Mux7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~25  from: datad  to: combout " "Cell: count~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~26  from: dataa  to: combout " "Cell: count~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~27  from: datad  to: combout " "Cell: count~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~28  from: datad  to: combout " "Cell: count~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~29  from: datab  to: combout " "Cell: count~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~30  from: datab  to: combout " "Cell: count~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~31  from: datad  to: combout " "Cell: count~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_2~3  from: dataa  to: combout " "Cell: process_2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775513 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1607986775513 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1607986775517 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1607986775536 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1607986775604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.636 " "Worst-case setup slack is -13.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.636      -393.065 divisorFrequencia:div_f0\|pulso  " "  -13.636      -393.065 divisorFrequencia:div_f0\|pulso " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.123      -117.148 habilita_paralelo  " "   -7.123      -117.148 habilita_paralelo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.221       -74.589 clk  " "   -4.221       -74.589 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209        -0.626 habilita_alarme  " "   -0.209        -0.626 habilita_alarme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155         0.000 sel_1  " "    0.155         0.000 sel_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229         0.000 sel_2  " "    0.229         0.000 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607986775614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.867 " "Worst-case hold slack is -5.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.867       -23.431 divisorFrequencia:div_f0\|pulso  " "   -5.867       -23.431 divisorFrequencia:div_f0\|pulso " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349       -10.507 sel_1  " "   -1.349       -10.507 sel_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.301       -10.843 sel_2  " "   -1.301       -10.843 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119        -1.119 clk  " "   -1.119        -1.119 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125         0.000 habilita_alarme  " "    0.125         0.000 habilita_alarme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.758         0.000 habilita_paralelo  " "    4.758         0.000 habilita_paralelo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607986775627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -13.288 " "Worst-case recovery slack is -13.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.288      -113.836 divisorFrequencia:div_f0\|pulso  " "  -13.288      -113.836 divisorFrequencia:div_f0\|pulso " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607986775643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.618 " "Worst-case removal slack is 1.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.618         0.000 divisorFrequencia:div_f0\|pulso  " "    1.618         0.000 divisorFrequencia:div_f0\|pulso " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607986775655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.072 " "Worst-case minimum pulse width slack is -2.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.072      -103.388 divisorFrequencia:div_f0\|pulso  " "   -2.072      -103.388 divisorFrequencia:div_f0\|pulso " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -30.137 clk  " "   -1.941       -30.137 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -24.037 habilita_alarme  " "   -1.777       -24.037 habilita_alarme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 habilita_paralelo  " "   -1.777        -1.777 habilita_paralelo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 sel_1  " "   -1.777        -1.777 sel_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 sel_2  " "   -1.777        -1.777 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986775666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607986775666 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1607986776156 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1607986776158 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datac  to: combout " "Cell: Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datac  to: combout " "Cell: Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datad  to: combout " "Cell: Mux7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~25  from: datad  to: combout " "Cell: count~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~26  from: dataa  to: combout " "Cell: count~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~27  from: datad  to: combout " "Cell: count~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~28  from: datad  to: combout " "Cell: count~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~29  from: datab  to: combout " "Cell: count~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~30  from: datab  to: combout " "Cell: count~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: count~31  from: datad  to: combout " "Cell: count~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776186 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: process_2~3  from: dataa  to: combout " "Cell: process_2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776186 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1607986776186 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1607986776191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.972 " "Worst-case setup slack is -3.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.972      -106.411 divisorFrequencia:div_f0\|pulso  " "   -3.972      -106.411 divisorFrequencia:div_f0\|pulso " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.201       -33.678 habilita_paralelo  " "   -2.201       -33.678 habilita_paralelo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.776       -12.392 clk  " "   -0.776       -12.392 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.723         0.000 sel_1  " "    0.723         0.000 sel_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790         0.000 sel_2  " "    0.790         0.000 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816         0.000 habilita_alarme  " "    0.816         0.000 habilita_alarme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607986776212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.124 " "Worst-case hold slack is -2.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.124        -8.463 divisorFrequencia:div_f0\|pulso  " "   -2.124        -8.463 divisorFrequencia:div_f0\|pulso " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.990        -0.990 clk  " "   -0.990        -0.990 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.831        -7.286 sel_2  " "   -0.831        -7.286 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.699        -6.343 sel_1  " "   -0.699        -6.343 sel_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178        -1.030 habilita_alarme  " "   -0.178        -1.030 habilita_alarme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.903         0.000 habilita_paralelo  " "    1.903         0.000 habilita_paralelo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607986776250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.008 " "Worst-case recovery slack is -4.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.008       -34.500 divisorFrequencia:div_f0\|pulso  " "   -4.008       -34.500 divisorFrequencia:div_f0\|pulso " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607986776265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.477 " "Worst-case removal slack is 0.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477         0.000 divisorFrequencia:div_f0\|pulso  " "    0.477         0.000 divisorFrequencia:div_f0\|pulso " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607986776280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -20.380 clk  " "   -1.380       -20.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -16.222 habilita_alarme  " "   -1.222       -16.222 habilita_alarme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 habilita_paralelo  " "   -1.222        -1.222 habilita_paralelo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 sel_1  " "   -1.222        -1.222 sel_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 sel_2  " "   -1.222        -1.222 sel_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -38.458 divisorFrequencia:div_f0\|pulso  " "   -0.500       -38.458 divisorFrequencia:div_f0\|pulso " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607986776297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607986776297 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1607986776874 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1607986776971 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1607986776972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4531 " "Peak virtual memory: 4531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607986777283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 19:59:37 2020 " "Processing ended: Mon Dec 14 19:59:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607986777283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607986777283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607986777283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607986777283 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 192 s " "Quartus II Full Compilation was successful. 0 errors, 192 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607986778090 ""}
