
##################################Primary Inputs for Unroll-1
INPUT(R_BUTTON_1)
INPUT(G_BUTTON_1)
INPUT(KEY_1)
INPUT(START_1)
INPUT(TEST_1)
INPUT(RTS_1)
INPUT(RTR_1)
INPUT(V_IN_3__1)
INPUT(V_IN_2__1)
INPUT(V_IN_1__1)
INPUT(V_IN_0__1)


##################################Primary Inputs for Unroll-2
INPUT(R_BUTTON_2)
INPUT(G_BUTTON_2)
INPUT(KEY_2)
INPUT(START_2)
INPUT(TEST_2)
INPUT(RTS_2)
INPUT(RTR_2)
INPUT(V_IN_3__2)
INPUT(V_IN_2__2)
INPUT(V_IN_1__2)
INPUT(V_IN_0__2)


##################################Primary Inputs for Unroll-3
INPUT(R_BUTTON_3)
INPUT(G_BUTTON_3)
INPUT(KEY_3)
INPUT(START_3)
INPUT(TEST_3)
INPUT(RTS_3)
INPUT(RTR_3)
INPUT(V_IN_3__3)
INPUT(V_IN_2__3)
INPUT(V_IN_1__3)
INPUT(V_IN_0__3)


##################################Primary Inputs for Unroll-4
INPUT(R_BUTTON_4)
INPUT(G_BUTTON_4)
INPUT(KEY_4)
INPUT(START_4)
INPUT(TEST_4)
INPUT(RTS_4)
INPUT(RTR_4)
INPUT(V_IN_3__4)
INPUT(V_IN_2__4)
INPUT(V_IN_1__4)
INPUT(V_IN_0__4)


##################################Primary Outputs for Unroll-1
OUTPUT(CTS_REG_1)
OUTPUT(CTR_REG_1)
OUTPUT(V_OUT_REG_3__1)
OUTPUT(V_OUT_REG_2__1)
OUTPUT(V_OUT_REG_1__1)
OUTPUT(V_OUT_REG_0__1)


##################################Primary Outputs for Unroll-2
OUTPUT(CTS_REG_2)
OUTPUT(CTR_REG_2)
OUTPUT(V_OUT_REG_3__2)
OUTPUT(V_OUT_REG_2__2)
OUTPUT(V_OUT_REG_1__2)
OUTPUT(V_OUT_REG_0__2)


##################################Primary Outputs for Unroll-3
OUTPUT(CTS_REG_3)
OUTPUT(CTR_REG_3)
OUTPUT(V_OUT_REG_3__3)
OUTPUT(V_OUT_REG_2__3)
OUTPUT(V_OUT_REG_1__3)
OUTPUT(V_OUT_REG_0__3)


##################################Primary Outputs for Unroll-4
OUTPUT(CTS_REG_4)
OUTPUT(CTR_REG_4)
OUTPUT(V_OUT_REG_3__4)
OUTPUT(V_OUT_REG_2__4)
OUTPUT(V_OUT_REG_1__4)
OUTPUT(V_OUT_REG_0__4)

##################################Other Inputs
INPUT(VOTO0_REG_1)
INPUT(STATO_REG_3__1)
INPUT(STATO_REG_2__1)
INPUT(STATO_REG_1__1)
INPUT(STATO_REG_0__1)
INPUT(V_OUT_REG_3__1)
INPUT(V_OUT_REG_2__1)
INPUT(V_OUT_REG_1__1)
INPUT(V_OUT_REG_0__1)
INPUT(SIGN_REG_3__1)
INPUT(VOTO1_REG_1)
INPUT(CTR_REG_1)
INPUT(VOTO3_REG_1)
INPUT(LAST_R_REG_1)
INPUT(CTS_REG_1)
INPUT(VOTO2_REG_1)
INPUT(LAST_G_REG_1)

##################################Other Outputs
OUTPUT(U243_4$enc)
OUTPUT(U212_4$enc)
OUTPUT(U211_4$enc)
OUTPUT(U210_4$enc)
OUTPUT(U233_4$enc)
OUTPUT(U234_4$enc)
OUTPUT(U235_4$enc)
OUTPUT(U236_4$enc)
OUTPUT(U237_4$enc)
OUTPUT(U209_4$enc)
OUTPUT(U238_4$enc)
OUTPUT(U208_4$enc)
OUTPUT(U239_4$enc)
OUTPUT(U240_4$enc)
OUTPUT(U207_4$enc)
OUTPUT(U241_4$enc)
OUTPUT(U242_4$enc)

#################################Key Inputs
INPUT(keyinput0)
INPUT(keyinput1)
INPUT(keyinput2)
INPUT(keyinput3)
INPUT(keyinput4)
INPUT(keyinput5)
INPUT(keyinput6)
INPUT(keyinput7)
INPUT(keyinput8)
INPUT(keyinput9)
INPUT(keyinput10)
INPUT(keyinput11)
INPUT(keyinput12)
INPUT(keyinput13)
INPUT(keyinput14)
INPUT(keyinput15)
INPUT(keyinput16)

####################################################################Unroll 1
####################################################################Unroll 2
####################################################################Unroll 3
####################################################################Unroll 4

VOTO0_REG_2 = BUF(U243_1)
STATO_REG_3__2 = BUF(U212_1)
STATO_REG_2__2 = BUF(U211_1)
STATO_REG_1__2 = BUF(U210_1)
STATO_REG_0__2 = BUF(U233_1)
V_OUT_REG_3__2 = BUF(U234_1)
V_OUT_REG_2__2 = BUF(U235_1)
V_OUT_REG_1__2 = BUF(U236_1)
V_OUT_REG_0__2 = BUF(U237_1)
SIGN_REG_3__2 = BUF(U209_1)
VOTO1_REG_2 = BUF(U238_1)
CTR_REG_2 = BUF(U208_1)
VOTO3_REG_2 = BUF(U239_1)
LAST_R_REG_2 = BUF(U240_1)
CTS_REG_2 = BUF(U207_1)
VOTO2_REG_2 = BUF(U241_1)
LAST_G_REG_2 = BUF(U242_1)





U200_1= NOR(STATO_REG_3__1, STATO_REG_2__1enc)
U201_1= AND(STATO_REG_2__1, U213_1)
U202_1= AND(START_1, U258_1)
U203_1= AND(U269_1, U268_1)
U204_1= AND(U203_1, U261_1)
U205_1= AND(U204_1, U291_1)
U206_1= AND(U231_1, U299_1)
U207_1= NAND(U315_1, U246_1, U316_1, U317_1)
U208_1= NAND(U260_1, U301_1)
U209_1= NAND(U290_1, U289_1)
U210_1= NAND(U332_1, U218_1, U341_1, U340_1)
U211_1= NAND(U283_1, U218_1, U284_1)
U212_1= NAND(U280_1, U279_1)
U213_1= NOT(STATO_REG_0__1)
U214_1= NAND(STATO_REG_0__1, U217_1)
U215_1= NOT(STATO_REG_2__1)
U216_1= NOT(RTR_1)
U217_1= NOT(STATO_REG_1__1)
U218_1= NAND(STATO_REG_1__1, U201_1)
U219_1= NOT(RTS_1)
U220_1= NAND(U200_1, U213_1)
U221_1= NOT(STATO_REG_3__1)
U222_1= NOT(START_1)
U223_1= NAND(START_1, U200_1)
U224_1= NAND(STATO_REG_1__1, STATO_REG_0__1enc)
U225_1= NAND(STATO_REG_1__1, U221_1)
U226_1= NOT(VOTO1_REG_1)
U227_1= NOT(VOTO2_REG_1)
U228_1= NAND(VOTO2_REG_1, VOTO1_REG_1, U247_1, U248_1)
U229_1= NAND(U246_1, U260_1, U272_1, U244_1, U203_1)
U230_1= NOT(SIGN_REG_3__1)
U231_1= NAND(STATO_REG_1__1, U215_1)
U232_1= NOT(KEY_1)
U233_1= NAND(U343_1, U342_1)
U234_1= NAND(U345_1, U344_1)
U235_1= NAND(U347_1, U346_1)
U236_1= NAND(U349_1, U348_1)
U237_1= NAND(U351_1, U350_1)
U238_1= NAND(U353_1, U352_1)
U239_1= NAND(U363_1, U362_1)
U240_1= NAND(U365_1, U364_1)
U241_1= NAND(U367_1, U366_1)
U242_1= NAND(U369_1, U368_1)
U243_1= NAND(U371_1, U370_1)
U244_1= AND(U336_1, U335_1, U273_1)
U245_1= NAND(U357_1, U356_1)
U246_1= NAND(RTR_1, U217_1, U201_1)
U247_1= NOT(VOTO3_REG_1)
U248_1= NOT(VOTO0_REG_1)
U249_1= NAND(U292_1, U263_1, U205_1)
U250_1= NAND(U205_1, U304_1)
U251_1= NOT(LAST_R_REG_1)
U252_1= NAND(KEY_1, STATO_REG_1__1, U202_1)
U253_1= NAND(U318_1, U263_1, U205_1)
U254_1= NOT(LAST_G_REG_1)
U255_1= NAND(U323_1, U223_1, U204_1)
U256_1= NOT(U228_1)
U257_1= NOT(TEST_1)
U258_1= NOT(U220_1)
U259_1= NOT(U218_1)
U260_1= NAND(STATO_REG_2__1, U219_1, U264_1)
U261_1= NAND(STATO_REG_3__1, U215_1, U264_1)
U262_1= NOT(U223_1)
U263_1= NAND(U202_1, U232_1)
U264_1= NOT(U214_1)
U265_1= NOT(U231_1)
U266_1= NOT(U224_1)
U267_1= NOT(U246_1)
U268_1= NAND(RTS_1, U259_1)
U269_1= NAND(U258_1, U217_1)
U270_1= OR(RTR_1, STATO_REG_1__1enc)
U271_1= NOT(U225_1)
U272_1= NAND(U334_1, U333_1, STATO_REG_3__1enc)
U273_1= NAND(U262_1, STATO_REG_0__1enc)
U274_1= NOT(U229_1)
U275_1= NAND(U256_1, U201_1)
U276_1= NAND(U258_1, U257_1)
U277_1= NAND(U276_1, U275_1)
U278_1= NAND(U213_1, U229_1)
U279_1= NAND(U277_1, U217_1, U229_1)
U280_1= NAND(STATO_REG_3__1, U278_1)
U281_1= NAND(U213_1, U228_1)
U282_1= NAND(U281_1, U214_1, U229_1)
U283_1= NAND(STATO_REG_1__1, U339_1)
U284_1= NAND(STATO_REG_2__1, U282_1)
U285_1= NAND(U256_1, U221_1)
U286_1= NAND(U213_1, U217_1, U285_1)
U287_1= NAND(U218_1, U220_1, U286_1)
U288_1= NAND(U257_1, U217_1, U258_1)
U289_1= NAND(SIGN_REG_3__1, U288_1)
U290_1= NAND(STATO_REG_3__1, STATO_REG_0__1enc)
U291_1= NAND(START_1, U215_1, U264_1)
U292_1= NAND(G_BUTTON_1, U254_1, U202_1)
U293_1= NOT(U249_1)
U294_1= NAND(U259_1, U221_1)
U295_1= NAND(U261_1, U294_1)
U296_1= NAND(KEY_1, U226_1, U265_1)
U297_1= NAND(V_IN_1__1, U295_1)
U298_1= NAND(U297_1, U296_1)
U299_1= NAND(STATO_REG_2__1, U217_1)
U300_1= NAND(U355_1, U354_1, U213_1, U206_1)
U301_1= NAND(CTR_REG_1, U300_1)
U302_1= NAND(START_1, U232_1)
U303_1= NAND(U224_1, U302_1)
U304_1= NAND(U200_1, U303_1)
U305_1= NOT(U250_1)
U306_1= NAND(U266_1, U361_1)
U307_1= NAND(V_IN_3__1, U295_1)
U308_1= NAND(U307_1, U306_1)
U309_1= NOT(U252_1)
U310_1= OR(STATO_REG_0__1, STATO_REG_3__1enc)
U311_1= NAND(RTR_1, U310_1)
U312_1= NAND(STATO_REG_3__1, U264_1)
U313_1= NAND(STATO_REG_1__1, U213_1)
U314_1= NAND(U206_1, U313_1, U312_1, U311_1)
U315_1= NAND(STATO_REG_3__1, U217_1, U201_1)
U316_1= NAND(RTR_1, U200_1, U264_1)
U317_1= NAND(CTS_REG_1, U314_1)
U318_1= NAND(R_BUTTON_1, U251_1, U202_1)
U319_1= NOT(U253_1)
U320_1= NAND(KEY_1, U227_1, U265_1)
U321_1= NAND(V_IN_2__1, U295_1)
U322_1= NAND(U321_1, U320_1)
U323_1= NAND(U265_1, U339_1)
U324_1= NOT(U255_1)
U325_1= NAND(KEY_1, U258_1)
U326_1= NAND(STATO_REG_3__1, U230_1)
U327_1= NAND(U326_1, U325_1)
U328_1= NAND(STATO_REG_1__1, U327_1)
U329_1= NAND(V_IN_0__1, U295_1)
U330_1= NAND(U329_1, U328_1)
U331_1= NAND(V_IN_3__1, V_IN_2__1, V_IN_0__1, V_IN_1__1)
U332_1= NAND(U274_1, STATO_REG_1__1enc)
U333_1= NAND(STATO_REG_0__1, U331_1)
U334_1= NAND(U270_1, U231_1, U213_1)
U335_1= NAND(U271_1, U222_1, U215_1)
U336_1= NAND(U266_1, U216_1, STATO_REG_2__1enc)
U337_1= NAND(STATO_REG_3__1, U213_1)
U338_1= NAND(STATO_REG_0__1, U221_1)
U339_1= NAND(U338_1, U337_1)
U340_1= NAND(STATO_REG_0__1, U229_1, U225_1)
U341_1= NAND(U271_1, U213_1)
U342_1= NAND(U274_1, STATO_REG_0__1enc)
U343_1= NAND(U287_1, U229_1)
U344_1= NAND(V_OUT_REG_3__1, U246_1)
U345_1= NAND(VOTO3_REG_1, U267_1)
U346_1= NAND(V_OUT_REG_2__1, U246_1)
U347_1= NAND(U267_1, VOTO2_REG_1enc)
U348_1= NAND(V_OUT_REG_1__1, U246_1)
U349_1= NAND(U267_1, VOTO1_REG_1enc)
U350_1= NAND(V_OUT_REG_0__1, U246_1)
U351_1= NAND(VOTO0_REG_1, U267_1)
U352_1= NAND(U293_1, VOTO1_REG_1enc)
U353_1= NAND(U298_1, U249_1)
U354_1= NAND(STATO_REG_3__1, U217_1)
U355_1= NAND(STATO_REG_1__1, U219_1)
U356_1= NAND(VOTO2_REG_1, U248_1)
U357_1= NAND(VOTO0_REG_1, U227_1)
U358_1= NOT(U245_1)
U359_1= NAND(U358_1, VOTO1_REG_1enc)
U360_1= NAND(U245_1, U226_1)
U361_1= NAND(U360_1, U359_1)
U362_1= NAND(U305_1, VOTO3_REG_1enc)
U363_1= NAND(U308_1, U250_1)
U364_1= NAND(LAST_R_REG_1, U252_1)
U365_1= NAND(U309_1, R_BUTTON_1)
U366_1= NAND(U319_1, VOTO2_REG_1enc)
U367_1= NAND(U322_1, U253_1)
U368_1= NAND(LAST_G_REG_1, U252_1)
U369_1= NAND(U309_1, G_BUTTON_1)
U370_1= NAND(U324_1, VOTO0_REG_1enc)
U371_1= NAND(U330_1, U255_1)

VOTO0_REG_3 = BUF(U243_2)
STATO_REG_3__3 = BUF(U212_2)
STATO_REG_2__3 = BUF(U211_2)
STATO_REG_1__3 = BUF(U210_2)
STATO_REG_0__3 = BUF(U233_2)
V_OUT_REG_3__3 = BUF(U234_2)
V_OUT_REG_2__3 = BUF(U235_2)
V_OUT_REG_1__3 = BUF(U236_2)
V_OUT_REG_0__3 = BUF(U237_2)
SIGN_REG_3__3 = BUF(U209_2)
VOTO1_REG_3 = BUF(U238_2)
CTR_REG_3 = BUF(U208_2)
VOTO3_REG_3 = BUF(U239_2)
LAST_R_REG_3 = BUF(U240_2)
CTS_REG_3 = BUF(U207_2)
VOTO2_REG_3 = BUF(U241_2)
LAST_G_REG_3 = BUF(U242_2)





U200_2= NOR(STATO_REG_3__2, STATO_REG_2__2)
U201_2= AND(STATO_REG_2__2, U213_2)
U202_2= AND(START_2, U258_2)
U203_2= AND(U269_2, U268_2)
U204_2= AND(U203_2, U261_2)
U205_2= AND(U204_2, U291_2)
U206_2= AND(U231_2, U299_2)
U207_2= NAND(U315_2, U246_2, U316_2, U317_2)
U208_2= NAND(U260_2, U301_2)
U209_2= NAND(U290_2, U289_2)
U210_2= NAND(U332_2, U218_2, U341_2, U340_2)
U211_2= NAND(U283_2, U218_2, U284_2)
U212_2= NAND(U280_2, U279_2)
U213_2= NOT(STATO_REG_0__2)
U214_2= NAND(STATO_REG_0__2, U217_2)
U215_2= NOT(STATO_REG_2__2)
U216_2= NOT(RTR_2)
U217_2= NOT(STATO_REG_1__2)
U218_2= NAND(STATO_REG_1__2, U201_2)
U219_2= NOT(RTS_2)
U220_2= NAND(U200_2, U213_2)
U221_2= NOT(STATO_REG_3__2)
U222_2= NOT(START_2)
U223_2= NAND(START_2, U200_2)
U224_2= NAND(STATO_REG_1__2, STATO_REG_0__2)
U225_2= NAND(STATO_REG_1__2, U221_2)
U226_2= NOT(VOTO1_REG_2)
U227_2= NOT(VOTO2_REG_2)
U228_2= NAND(VOTO2_REG_2, VOTO1_REG_2, U247_2, U248_2)
U229_2= NAND(U246_2, U260_2, U272_2, U244_2, U203_2)
U230_2= NOT(SIGN_REG_3__2)
U231_2= NAND(STATO_REG_1__2, U215_2)
U232_2= NOT(KEY_2)
U233_2= NAND(U343_2, U342_2)
U234_2= NAND(U345_2, U344_2)
U235_2= NAND(U347_2, U346_2)
U236_2= NAND(U349_2, U348_2)
U237_2= NAND(U351_2, U350_2)
U238_2= NAND(U353_2, U352_2)
U239_2= NAND(U363_2, U362_2)
U240_2= NAND(U365_2, U364_2)
U241_2= NAND(U367_2, U366_2)
U242_2= NAND(U369_2, U368_2)
U243_2= NAND(U371_2, U370_2)
U244_2= AND(U336_2, U335_2, U273_2)
U245_2= NAND(U357_2, U356_2)
U246_2= NAND(RTR_2, U217_2, U201_2)
U247_2= NOT(VOTO3_REG_2)
U248_2= NOT(VOTO0_REG_2)
U249_2= NAND(U292_2, U263_2, U205_2)
U250_2= NAND(U205_2, U304_2)
U251_2= NOT(LAST_R_REG_2)
U252_2= NAND(KEY_2, STATO_REG_1__2, U202_2)
U253_2= NAND(U318_2, U263_2, U205_2)
U254_2= NOT(LAST_G_REG_2)
U255_2= NAND(U323_2, U223_2, U204_2)
U256_2= NOT(U228_2)
U257_2= NOT(TEST_2)
U258_2= NOT(U220_2)
U259_2= NOT(U218_2)
U260_2= NAND(STATO_REG_2__2, U219_2, U264_2)
U261_2= NAND(STATO_REG_3__2, U215_2, U264_2)
U262_2= NOT(U223_2)
U263_2= NAND(U202_2, U232_2)
U264_2= NOT(U214_2)
U265_2= NOT(U231_2)
U266_2= NOT(U224_2)
U267_2= NOT(U246_2)
U268_2= NAND(RTS_2, U259_2)
U269_2= NAND(U258_2, U217_2)
U270_2= OR(RTR_2, STATO_REG_1__2)
U271_2= NOT(U225_2)
U272_2= NAND(U334_2, U333_2, STATO_REG_3__2)
U273_2= NAND(U262_2, STATO_REG_0__2)
U274_2= NOT(U229_2)
U275_2= NAND(U256_2, U201_2)
U276_2= NAND(U258_2, U257_2)
U277_2= NAND(U276_2, U275_2)
U278_2= NAND(U213_2, U229_2)
U279_2= NAND(U277_2, U217_2, U229_2)
U280_2= NAND(STATO_REG_3__2, U278_2)
U281_2= NAND(U213_2, U228_2)
U282_2= NAND(U281_2, U214_2, U229_2)
U283_2= NAND(STATO_REG_1__2, U339_2)
U284_2= NAND(STATO_REG_2__2, U282_2)
U285_2= NAND(U256_2, U221_2)
U286_2= NAND(U213_2, U217_2, U285_2)
U287_2= NAND(U218_2, U220_2, U286_2)
U288_2= NAND(U257_2, U217_2, U258_2)
U289_2= NAND(SIGN_REG_3__2, U288_2)
U290_2= NAND(STATO_REG_3__2, STATO_REG_0__2)
U291_2= NAND(START_2, U215_2, U264_2)
U292_2= NAND(G_BUTTON_2, U254_2, U202_2)
U293_2= NOT(U249_2)
U294_2= NAND(U259_2, U221_2)
U295_2= NAND(U261_2, U294_2)
U296_2= NAND(KEY_2, U226_2, U265_2)
U297_2= NAND(V_IN_1__2, U295_2)
U298_2= NAND(U297_2, U296_2)
U299_2= NAND(STATO_REG_2__2, U217_2)
U300_2= NAND(U355_2, U354_2, U213_2, U206_2)
U301_2= NAND(CTR_REG_2, U300_2)
U302_2= NAND(START_2, U232_2)
U303_2= NAND(U224_2, U302_2)
U304_2= NAND(U200_2, U303_2)
U305_2= NOT(U250_2)
U306_2= NAND(U266_2, U361_2)
U307_2= NAND(V_IN_3__2, U295_2)
U308_2= NAND(U307_2, U306_2)
U309_2= NOT(U252_2)
U310_2= OR(STATO_REG_0__2, STATO_REG_3__2)
U311_2= NAND(RTR_2, U310_2)
U312_2= NAND(STATO_REG_3__2, U264_2)
U313_2= NAND(STATO_REG_1__2, U213_2)
U314_2= NAND(U206_2, U313_2, U312_2, U311_2)
U315_2= NAND(STATO_REG_3__2, U217_2, U201_2)
U316_2= NAND(RTR_2, U200_2, U264_2)
U317_2= NAND(CTS_REG_2, U314_2)
U318_2= NAND(R_BUTTON_2, U251_2, U202_2)
U319_2= NOT(U253_2)
U320_2= NAND(KEY_2, U227_2, U265_2)
U321_2= NAND(V_IN_2__2, U295_2)
U322_2= NAND(U321_2, U320_2)
U323_2= NAND(U265_2, U339_2)
U324_2= NOT(U255_2)
U325_2= NAND(KEY_2, U258_2)
U326_2= NAND(STATO_REG_3__2, U230_2)
U327_2= NAND(U326_2, U325_2)
U328_2= NAND(STATO_REG_1__2, U327_2)
U329_2= NAND(V_IN_0__2, U295_2)
U330_2= NAND(U329_2, U328_2)
U331_2= NAND(V_IN_3__2, V_IN_2__2, V_IN_0__2, V_IN_1__2)
U332_2= NAND(U274_2, STATO_REG_1__2)
U333_2= NAND(STATO_REG_0__2, U331_2)
U334_2= NAND(U270_2, U231_2, U213_2)
U335_2= NAND(U271_2, U222_2, U215_2)
U336_2= NAND(U266_2, U216_2, STATO_REG_2__2)
U337_2= NAND(STATO_REG_3__2, U213_2)
U338_2= NAND(STATO_REG_0__2, U221_2)
U339_2= NAND(U338_2, U337_2)
U340_2= NAND(STATO_REG_0__2, U229_2, U225_2)
U341_2= NAND(U271_2, U213_2)
U342_2= NAND(U274_2, STATO_REG_0__2)
U343_2= NAND(U287_2, U229_2)
U344_2= NAND(V_OUT_REG_3__2, U246_2)
U345_2= NAND(VOTO3_REG_2, U267_2)
U346_2= NAND(V_OUT_REG_2__2, U246_2)
U347_2= NAND(U267_2, VOTO2_REG_2)
U348_2= NAND(V_OUT_REG_1__2, U246_2)
U349_2= NAND(U267_2, VOTO1_REG_2)
U350_2= NAND(V_OUT_REG_0__2, U246_2)
U351_2= NAND(VOTO0_REG_2, U267_2)
U352_2= NAND(U293_2, VOTO1_REG_2)
U353_2= NAND(U298_2, U249_2)
U354_2= NAND(STATO_REG_3__2, U217_2)
U355_2= NAND(STATO_REG_1__2, U219_2)
U356_2= NAND(VOTO2_REG_2, U248_2)
U357_2= NAND(VOTO0_REG_2, U227_2)
U358_2= NOT(U245_2)
U359_2= NAND(U358_2, VOTO1_REG_2)
U360_2= NAND(U245_2, U226_2)
U361_2= NAND(U360_2, U359_2)
U362_2= NAND(U305_2, VOTO3_REG_2)
U363_2= NAND(U308_2, U250_2)
U364_2= NAND(LAST_R_REG_2, U252_2)
U365_2= NAND(U309_2, R_BUTTON_2)
U366_2= NAND(U319_2, VOTO2_REG_2)
U367_2= NAND(U322_2, U253_2)
U368_2= NAND(LAST_G_REG_2, U252_2)
U369_2= NAND(U309_2, G_BUTTON_2)
U370_2= NAND(U324_2, VOTO0_REG_2)
U371_2= NAND(U330_2, U255_2)

VOTO0_REG_4 = BUF(U243_3)
STATO_REG_3__4 = BUF(U212_3)
STATO_REG_2__4 = BUF(U211_3)
STATO_REG_1__4 = BUF(U210_3)
STATO_REG_0__4 = BUF(U233_3)
V_OUT_REG_3__4 = BUF(U234_3)
V_OUT_REG_2__4 = BUF(U235_3)
V_OUT_REG_1__4 = BUF(U236_3)
V_OUT_REG_0__4 = BUF(U237_3)
SIGN_REG_3__4 = BUF(U209_3)
VOTO1_REG_4 = BUF(U238_3)
CTR_REG_4 = BUF(U208_3)
VOTO3_REG_4 = BUF(U239_3)
LAST_R_REG_4 = BUF(U240_3)
CTS_REG_4 = BUF(U207_3)
VOTO2_REG_4 = BUF(U241_3)
LAST_G_REG_4 = BUF(U242_3)





U200_3= NOR(STATO_REG_3__3, STATO_REG_2__3)
U201_3= AND(STATO_REG_2__3, U213_3)
U202_3= AND(START_3, U258_3)
U203_3= AND(U269_3, U268_3)
U204_3= AND(U203_3, U261_3)
U205_3= AND(U204_3, U291_3)
U206_3= AND(U231_3, U299_3)
U207_3= NAND(U315_3, U246_3, U316_3, U317_3)
U208_3= NAND(U260_3, U301_3)
U209_3= NAND(U290_3, U289_3)
U210_3= NAND(U332_3, U218_3, U341_3, U340_3)
U211_3= NAND(U283_3, U218_3, U284_3)
U212_3= NAND(U280_3, U279_3)
U213_3= NOT(STATO_REG_0__3)
U214_3= NAND(STATO_REG_0__3, U217_3)
U215_3= NOT(STATO_REG_2__3)
U216_3= NOT(RTR_3)
U217_3= NOT(STATO_REG_1__3)
U218_3= NAND(STATO_REG_1__3, U201_3)
U219_3= NOT(RTS_3)
U220_3= NAND(U200_3, U213_3)
U221_3= NOT(STATO_REG_3__3)
U222_3= NOT(START_3)
U223_3= NAND(START_3, U200_3)
U224_3= NAND(STATO_REG_1__3, STATO_REG_0__3)
U225_3= NAND(STATO_REG_1__3, U221_3)
U226_3= NOT(VOTO1_REG_3)
U227_3= NOT(VOTO2_REG_3)
U228_3= NAND(VOTO2_REG_3, VOTO1_REG_3, U247_3, U248_3)
U229_3= NAND(U246_3, U260_3, U272_3, U244_3, U203_3)
U230_3= NOT(SIGN_REG_3__3)
U231_3= NAND(STATO_REG_1__3, U215_3)
U232_3= NOT(KEY_3)
U233_3= NAND(U343_3, U342_3)
U234_3= NAND(U345_3, U344_3)
U235_3= NAND(U347_3, U346_3)
U236_3= NAND(U349_3, U348_3)
U237_3= NAND(U351_3, U350_3)
U238_3= NAND(U353_3, U352_3)
U239_3= NAND(U363_3, U362_3)
U240_3= NAND(U365_3, U364_3)
U241_3= NAND(U367_3, U366_3)
U242_3= NAND(U369_3, U368_3)
U243_3= NAND(U371_3, U370_3)
U244_3= AND(U336_3, U335_3, U273_3)
U245_3= NAND(U357_3, U356_3)
U246_3= NAND(RTR_3, U217_3, U201_3)
U247_3= NOT(VOTO3_REG_3)
U248_3= NOT(VOTO0_REG_3)
U249_3= NAND(U292_3, U263_3, U205_3)
U250_3= NAND(U205_3, U304_3)
U251_3= NOT(LAST_R_REG_3)
U252_3= NAND(KEY_3, STATO_REG_1__3, U202_3)
U253_3= NAND(U318_3, U263_3, U205_3)
U254_3= NOT(LAST_G_REG_3)
U255_3= NAND(U323_3, U223_3, U204_3)
U256_3= NOT(U228_3)
U257_3= NOT(TEST_3)
U258_3= NOT(U220_3)
U259_3= NOT(U218_3)
U260_3= NAND(STATO_REG_2__3, U219_3, U264_3)
U261_3= NAND(STATO_REG_3__3, U215_3, U264_3)
U262_3= NOT(U223_3)
U263_3= NAND(U202_3, U232_3)
U264_3= NOT(U214_3)
U265_3= NOT(U231_3)
U266_3= NOT(U224_3)
U267_3= NOT(U246_3)
U268_3= NAND(RTS_3, U259_3)
U269_3= NAND(U258_3, U217_3)
U270_3= OR(RTR_3, STATO_REG_1__3)
U271_3= NOT(U225_3)
U272_3= NAND(U334_3, U333_3, STATO_REG_3__3)
U273_3= NAND(U262_3, STATO_REG_0__3)
U274_3= NOT(U229_3)
U275_3= NAND(U256_3, U201_3)
U276_3= NAND(U258_3, U257_3)
U277_3= NAND(U276_3, U275_3)
U278_3= NAND(U213_3, U229_3)
U279_3= NAND(U277_3, U217_3, U229_3)
U280_3= NAND(STATO_REG_3__3, U278_3)
U281_3= NAND(U213_3, U228_3)
U282_3= NAND(U281_3, U214_3, U229_3)
U283_3= NAND(STATO_REG_1__3, U339_3)
U284_3= NAND(STATO_REG_2__3, U282_3)
U285_3= NAND(U256_3, U221_3)
U286_3= NAND(U213_3, U217_3, U285_3)
U287_3= NAND(U218_3, U220_3, U286_3)
U288_3= NAND(U257_3, U217_3, U258_3)
U289_3= NAND(SIGN_REG_3__3, U288_3)
U290_3= NAND(STATO_REG_3__3, STATO_REG_0__3)
U291_3= NAND(START_3, U215_3, U264_3)
U292_3= NAND(G_BUTTON_3, U254_3, U202_3)
U293_3= NOT(U249_3)
U294_3= NAND(U259_3, U221_3)
U295_3= NAND(U261_3, U294_3)
U296_3= NAND(KEY_3, U226_3, U265_3)
U297_3= NAND(V_IN_1__3, U295_3)
U298_3= NAND(U297_3, U296_3)
U299_3= NAND(STATO_REG_2__3, U217_3)
U300_3= NAND(U355_3, U354_3, U213_3, U206_3)
U301_3= NAND(CTR_REG_3, U300_3)
U302_3= NAND(START_3, U232_3)
U303_3= NAND(U224_3, U302_3)
U304_3= NAND(U200_3, U303_3)
U305_3= NOT(U250_3)
U306_3= NAND(U266_3, U361_3)
U307_3= NAND(V_IN_3__3, U295_3)
U308_3= NAND(U307_3, U306_3)
U309_3= NOT(U252_3)
U310_3= OR(STATO_REG_0__3, STATO_REG_3__3)
U311_3= NAND(RTR_3, U310_3)
U312_3= NAND(STATO_REG_3__3, U264_3)
U313_3= NAND(STATO_REG_1__3, U213_3)
U314_3= NAND(U206_3, U313_3, U312_3, U311_3)
U315_3= NAND(STATO_REG_3__3, U217_3, U201_3)
U316_3= NAND(RTR_3, U200_3, U264_3)
U317_3= NAND(CTS_REG_3, U314_3)
U318_3= NAND(R_BUTTON_3, U251_3, U202_3)
U319_3= NOT(U253_3)
U320_3= NAND(KEY_3, U227_3, U265_3)
U321_3= NAND(V_IN_2__3, U295_3)
U322_3= NAND(U321_3, U320_3)
U323_3= NAND(U265_3, U339_3)
U324_3= NOT(U255_3)
U325_3= NAND(KEY_3, U258_3)
U326_3= NAND(STATO_REG_3__3, U230_3)
U327_3= NAND(U326_3, U325_3)
U328_3= NAND(STATO_REG_1__3, U327_3)
U329_3= NAND(V_IN_0__3, U295_3)
U330_3= NAND(U329_3, U328_3)
U331_3= NAND(V_IN_3__3, V_IN_2__3, V_IN_0__3, V_IN_1__3)
U332_3= NAND(U274_3, STATO_REG_1__3)
U333_3= NAND(STATO_REG_0__3, U331_3)
U334_3= NAND(U270_3, U231_3, U213_3)
U335_3= NAND(U271_3, U222_3, U215_3)
U336_3= NAND(U266_3, U216_3, STATO_REG_2__3)
U337_3= NAND(STATO_REG_3__3, U213_3)
U338_3= NAND(STATO_REG_0__3, U221_3)
U339_3= NAND(U338_3, U337_3)
U340_3= NAND(STATO_REG_0__3, U229_3, U225_3)
U341_3= NAND(U271_3, U213_3)
U342_3= NAND(U274_3, STATO_REG_0__3)
U343_3= NAND(U287_3, U229_3)
U344_3= NAND(V_OUT_REG_3__3, U246_3)
U345_3= NAND(VOTO3_REG_3, U267_3)
U346_3= NAND(V_OUT_REG_2__3, U246_3)
U347_3= NAND(U267_3, VOTO2_REG_3)
U348_3= NAND(V_OUT_REG_1__3, U246_3)
U349_3= NAND(U267_3, VOTO1_REG_3)
U350_3= NAND(V_OUT_REG_0__3, U246_3)
U351_3= NAND(VOTO0_REG_3, U267_3)
U352_3= NAND(U293_3, VOTO1_REG_3)
U353_3= NAND(U298_3, U249_3)
U354_3= NAND(STATO_REG_3__3, U217_3)
U355_3= NAND(STATO_REG_1__3, U219_3)
U356_3= NAND(VOTO2_REG_3, U248_3)
U357_3= NAND(VOTO0_REG_3, U227_3)
U358_3= NOT(U245_3)
U359_3= NAND(U358_3, VOTO1_REG_3)
U360_3= NAND(U245_3, U226_3)
U361_3= NAND(U360_3, U359_3)
U362_3= NAND(U305_3, VOTO3_REG_3)
U363_3= NAND(U308_3, U250_3)
U364_3= NAND(LAST_R_REG_3, U252_3)
U365_3= NAND(U309_3, R_BUTTON_3)
U366_3= NAND(U319_3, VOTO2_REG_3)
U367_3= NAND(U322_3, U253_3)
U368_3= NAND(LAST_G_REG_3, U252_3)
U369_3= NAND(U309_3, G_BUTTON_3)
U370_3= NAND(U324_3, VOTO0_REG_3)
U371_3= NAND(U330_3, U255_3)

VOTO0_REG_5 = BUF(U243_4)
STATO_REG_3__5 = BUF(U212_4)
STATO_REG_2__5 = BUF(U211_4)
STATO_REG_1__5 = BUF(U210_4)
STATO_REG_0__5 = BUF(U233_4)
V_OUT_REG_3__5 = BUF(U234_4)
V_OUT_REG_2__5 = BUF(U235_4)
V_OUT_REG_1__5 = BUF(U236_4)
V_OUT_REG_0__5 = BUF(U237_4)
SIGN_REG_3__5 = BUF(U209_4)
VOTO1_REG_5 = BUF(U238_4)
CTR_REG_5 = BUF(U208_4)
VOTO3_REG_5 = BUF(U239_4)
LAST_R_REG_5 = BUF(U240_4)
CTS_REG_5 = BUF(U207_4)
VOTO2_REG_5 = BUF(U241_4)
LAST_G_REG_5 = BUF(U242_4)





U200_4= NOR(STATO_REG_3__4, STATO_REG_2__4)
U201_4= AND(STATO_REG_2__4, U213_4)
U202_4= AND(START_4, U258_4)
U203_4= AND(U269_4, U268_4)
U204_4= AND(U203_4, U261_4)
U205_4= AND(U204_4, U291_4)
U206_4= AND(U231_4, U299_4)
U207_4= NAND(U315_4, U246_4, U316_4, U317_4)
U208_4= NAND(U260_4, U301_4)
U209_4= NAND(U290_4, U289_4)
U210_4= NAND(U332_4, U218_4, U341_4, U340_4)
U211_4= NAND(U283_4, U218_4, U284_4)
U212_4= NAND(U280_4, U279_4)
U213_4= NOT(STATO_REG_0__4)
U214_4= NAND(STATO_REG_0__4, U217_4)
U215_4= NOT(STATO_REG_2__4)
U216_4= NOT(RTR_4)
U217_4= NOT(STATO_REG_1__4)
U218_4= NAND(STATO_REG_1__4, U201_4)
U219_4= NOT(RTS_4)
U220_4= NAND(U200_4, U213_4)
U221_4= NOT(STATO_REG_3__4)
U222_4= NOT(START_4)
U223_4= NAND(START_4, U200_4)
U224_4= NAND(STATO_REG_1__4, STATO_REG_0__4)
U225_4= NAND(STATO_REG_1__4, U221_4)
U226_4= NOT(VOTO1_REG_4)
U227_4= NOT(VOTO2_REG_4)
U228_4= NAND(VOTO2_REG_4, VOTO1_REG_4, U247_4, U248_4)
U229_4= NAND(U246_4, U260_4, U272_4, U244_4, U203_4)
U230_4= NOT(SIGN_REG_3__4)
U231_4= NAND(STATO_REG_1__4, U215_4)
U232_4= NOT(KEY_4)
U233_4= NAND(U343_4, U342_4)
U234_4= NAND(U345_4, U344_4)
U235_4= NAND(U347_4, U346_4)
U236_4= NAND(U349_4, U348_4)
U237_4= NAND(U351_4, U350_4)
U238_4= NAND(U353_4, U352_4)
U239_4= NAND(U363_4, U362_4)
U240_4= NAND(U365_4, U364_4)
U241_4= NAND(U367_4, U366_4)
U242_4= NAND(U369_4, U368_4)
U243_4= NAND(U371_4, U370_4)
U244_4= AND(U336_4, U335_4, U273_4)
U245_4= NAND(U357_4, U356_4)
U246_4= NAND(RTR_4, U217_4, U201_4)
U247_4= NOT(VOTO3_REG_4)
U248_4= NOT(VOTO0_REG_4)
U249_4= NAND(U292_4, U263_4, U205_4)
U250_4= NAND(U205_4, U304_4)
U251_4= NOT(LAST_R_REG_4)
U252_4= NAND(KEY_4, STATO_REG_1__4, U202_4)
U253_4= NAND(U318_4, U263_4, U205_4)
U254_4= NOT(LAST_G_REG_4)
U255_4= NAND(U323_4, U223_4, U204_4)
U256_4= NOT(U228_4)
U257_4= NOT(TEST_4)
U258_4= NOT(U220_4)
U259_4= NOT(U218_4)
U260_4= NAND(STATO_REG_2__4, U219_4, U264_4)
U261_4= NAND(STATO_REG_3__4, U215_4, U264_4)
U262_4= NOT(U223_4)
U263_4= NAND(U202_4, U232_4)
U264_4= NOT(U214_4)
U265_4= NOT(U231_4)
U266_4= NOT(U224_4)
U267_4= NOT(U246_4)
U268_4= NAND(RTS_4, U259_4)
U269_4= NAND(U258_4, U217_4)
U270_4= OR(RTR_4, STATO_REG_1__4)
U271_4= NOT(U225_4)
U272_4= NAND(U334_4, U333_4, STATO_REG_3__4)
U273_4= NAND(U262_4, STATO_REG_0__4)
U274_4= NOT(U229_4)
U275_4= NAND(U256_4, U201_4)
U276_4= NAND(U258_4, U257_4)
U277_4= NAND(U276_4, U275_4)
U278_4= NAND(U213_4, U229_4)
U279_4= NAND(U277_4, U217_4, U229_4)
U280_4= NAND(STATO_REG_3__4, U278_4)
U281_4= NAND(U213_4, U228_4)
U282_4= NAND(U281_4, U214_4, U229_4)
U283_4= NAND(STATO_REG_1__4, U339_4)
U284_4= NAND(STATO_REG_2__4, U282_4)
U285_4= NAND(U256_4, U221_4)
U286_4= NAND(U213_4, U217_4, U285_4)
U287_4= NAND(U218_4, U220_4, U286_4)
U288_4= NAND(U257_4, U217_4, U258_4)
U289_4= NAND(SIGN_REG_3__4, U288_4)
U290_4= NAND(STATO_REG_3__4, STATO_REG_0__4)
U291_4= NAND(START_4, U215_4, U264_4)
U292_4= NAND(G_BUTTON_4, U254_4, U202_4)
U293_4= NOT(U249_4)
U294_4= NAND(U259_4, U221_4)
U295_4= NAND(U261_4, U294_4)
U296_4= NAND(KEY_4, U226_4, U265_4)
U297_4= NAND(V_IN_1__4, U295_4)
U298_4= NAND(U297_4, U296_4)
U299_4= NAND(STATO_REG_2__4, U217_4)
U300_4= NAND(U355_4, U354_4, U213_4, U206_4)
U301_4= NAND(CTR_REG_4, U300_4)
U302_4= NAND(START_4, U232_4)
U303_4= NAND(U224_4, U302_4)
U304_4= NAND(U200_4, U303_4)
U305_4= NOT(U250_4)
U306_4= NAND(U266_4, U361_4)
U307_4= NAND(V_IN_3__4, U295_4)
U308_4= NAND(U307_4, U306_4)
U309_4= NOT(U252_4)
U310_4= OR(STATO_REG_0__4, STATO_REG_3__4)
U311_4= NAND(RTR_4, U310_4)
U312_4= NAND(STATO_REG_3__4, U264_4)
U313_4= NAND(STATO_REG_1__4, U213_4)
U314_4= NAND(U206_4, U313_4, U312_4, U311_4)
U315_4= NAND(STATO_REG_3__4, U217_4, U201_4)
U316_4= NAND(RTR_4, U200_4, U264_4)
U317_4= NAND(CTS_REG_4, U314_4)
U318_4= NAND(R_BUTTON_4, U251_4, U202_4)
U319_4= NOT(U253_4)
U320_4= NAND(KEY_4, U227_4, U265_4)
U321_4= NAND(V_IN_2__4, U295_4)
U322_4= NAND(U321_4, U320_4)
U323_4= NAND(U265_4, U339_4)
U324_4= NOT(U255_4)
U325_4= NAND(KEY_4, U258_4)
U326_4= NAND(STATO_REG_3__4, U230_4)
U327_4= NAND(U326_4, U325_4)
U328_4= NAND(STATO_REG_1__4, U327_4)
U329_4= NAND(V_IN_0__4, U295_4)
U330_4= NAND(U329_4, U328_4)
U331_4= NAND(V_IN_3__4, V_IN_2__4, V_IN_0__4, V_IN_1__4)
U332_4= NAND(U274_4, STATO_REG_1__4)
U333_4= NAND(STATO_REG_0__4, U331_4)
U334_4= NAND(U270_4, U231_4, U213_4)
U335_4= NAND(U271_4, U222_4, U215_4)
U336_4= NAND(U266_4, U216_4, STATO_REG_2__4)
U337_4= NAND(STATO_REG_3__4, U213_4)
U338_4= NAND(STATO_REG_0__4, U221_4)
U339_4= NAND(U338_4, U337_4)
U340_4= NAND(STATO_REG_0__4, U229_4, U225_4)
U341_4= NAND(U271_4, U213_4)
U342_4= NAND(U274_4, STATO_REG_0__4)
U343_4= NAND(U287_4, U229_4)
U344_4= NAND(V_OUT_REG_3__4, U246_4)
U345_4= NAND(VOTO3_REG_4, U267_4)
U346_4= NAND(V_OUT_REG_2__4, U246_4)
U347_4= NAND(U267_4, VOTO2_REG_4)
U348_4= NAND(V_OUT_REG_1__4, U246_4)
U349_4= NAND(U267_4, VOTO1_REG_4)
U350_4= NAND(V_OUT_REG_0__4, U246_4)
U351_4= NAND(VOTO0_REG_4, U267_4)
U352_4= NAND(U293_4, VOTO1_REG_4)
U353_4= NAND(U298_4, U249_4)
U354_4= NAND(STATO_REG_3__4, U217_4)
U355_4= NAND(STATO_REG_1__4, U219_4)
U356_4= NAND(VOTO2_REG_4, U248_4)
U357_4= NAND(VOTO0_REG_4, U227_4)
U358_4= NOT(U245_4)
U359_4= NAND(U358_4, VOTO1_REG_4)
U360_4= NAND(U245_4, U226_4)
U361_4= NAND(U360_4, U359_4)
U362_4= NAND(U305_4, VOTO3_REG_4)
U363_4= NAND(U308_4, U250_4)
U364_4= NAND(LAST_R_REG_4, U252_4)
U365_4= NAND(U309_4, R_BUTTON_4)
U366_4= NAND(U319_4, VOTO2_REG_4)
U367_4= NAND(U322_4, U253_4)
U368_4= NAND(LAST_G_REG_4, U252_4)
U369_4= NAND(U309_4, G_BUTTON_4)
U370_4= NAND(U324_4, VOTO0_REG_4)
U371_4= NAND(U330_4, U255_4)


#Input encryption logic for VOTO0_REG
VOTO0_REG_1enc = XOR(VOTO0_REG_1, keyinput0)

#Output encryption logic for U243
U243_4$enc_0 = XOR(U243_4, keyinput0)
U243_4$enc_1 = XOR(U243_4$enc_0, keyinput1)
U243_4$enc_2 = XOR(U243_4$enc_1, keyinput2)
U243_4$enc_3 = XOR(U243_4$enc_2, keyinput3)
U243_4$enc_4 = XOR(U243_4$enc_3, keyinput4)
U243_4$enc_5 = XOR(U243_4$enc_4, keyinput5)
U243_4$enc_6 = XOR(U243_4$enc_5, keyinput6)
U243_4$enc_7 = XOR(U243_4$enc_6, keyinput7)
U243_4$enc_8 = XOR(U243_4$enc_7, keyinput8)
U243_4$enc_9 = XOR(U243_4$enc_8, keyinput9)
U243_4$enc_10 = XOR(U243_4$enc_9, keyinput10)
U243_4$enc_11 = XOR(U243_4$enc_10, keyinput11)
U243_4$enc_12 = XOR(U243_4$enc_11, keyinput12)
U243_4$enc_13 = XOR(U243_4$enc_12, keyinput13)
U243_4$enc_14 = XOR(U243_4$enc_13, keyinput14)
U243_4$enc_15 = XOR(U243_4$enc_14, keyinput15)
U243_4$enc = XOR(U243_4$enc_15, keyinput16)


#Input encryption logic for STATO_REG_3_
STATO_REG_3__1enc_0 = XOR(STATO_REG_3__1, keyinput0)
STATO_REG_3__1enc = XOR(STATO_REG_3__1enc_0, keyinput1)

#Output encryption logic for U212
U212_4$enc_0 = XOR(U212_4, keyinput1)
U212_4$enc_1 = XOR(U212_4$enc_0, keyinput2)
U212_4$enc_2 = XOR(U212_4$enc_1, keyinput3)
U212_4$enc_3 = XOR(U212_4$enc_2, keyinput4)
U212_4$enc_4 = XOR(U212_4$enc_3, keyinput5)
U212_4$enc_5 = XOR(U212_4$enc_4, keyinput6)
U212_4$enc_6 = XOR(U212_4$enc_5, keyinput7)
U212_4$enc_7 = XOR(U212_4$enc_6, keyinput8)
U212_4$enc_8 = XOR(U212_4$enc_7, keyinput9)
U212_4$enc_9 = XOR(U212_4$enc_8, keyinput10)
U212_4$enc_10 = XOR(U212_4$enc_9, keyinput11)
U212_4$enc_11 = XOR(U212_4$enc_10, keyinput12)
U212_4$enc_12 = XOR(U212_4$enc_11, keyinput13)
U212_4$enc_13 = XOR(U212_4$enc_12, keyinput14)
U212_4$enc_14 = XOR(U212_4$enc_13, keyinput15)
U212_4$enc = XOR(U212_4$enc_14, keyinput16)


#Input encryption logic for STATO_REG_2_
STATO_REG_2__1enc_0 = XOR(STATO_REG_2__1, keyinput0)
STATO_REG_2__1enc_1 = XOR(STATO_REG_2__1enc_0, keyinput1)
STATO_REG_2__1enc = XOR(STATO_REG_2__1enc_1, keyinput2)

#Output encryption logic for U211
U211_4$enc_0 = XOR(U211_4, keyinput2)
U211_4$enc_1 = XOR(U211_4$enc_0, keyinput3)
U211_4$enc_2 = XOR(U211_4$enc_1, keyinput4)
U211_4$enc_3 = XOR(U211_4$enc_2, keyinput5)
U211_4$enc_4 = XOR(U211_4$enc_3, keyinput6)
U211_4$enc_5 = XOR(U211_4$enc_4, keyinput7)
U211_4$enc_6 = XOR(U211_4$enc_5, keyinput8)
U211_4$enc_7 = XOR(U211_4$enc_6, keyinput9)
U211_4$enc_8 = XOR(U211_4$enc_7, keyinput10)
U211_4$enc_9 = XOR(U211_4$enc_8, keyinput11)
U211_4$enc_10 = XOR(U211_4$enc_9, keyinput12)
U211_4$enc_11 = XOR(U211_4$enc_10, keyinput13)
U211_4$enc_12 = XOR(U211_4$enc_11, keyinput14)
U211_4$enc_13 = XOR(U211_4$enc_12, keyinput15)
U211_4$enc = XOR(U211_4$enc_13, keyinput16)


#Input encryption logic for STATO_REG_1_
STATO_REG_1__1enc_0 = XOR(STATO_REG_1__1, keyinput0)
STATO_REG_1__1enc_1 = XOR(STATO_REG_1__1enc_0, keyinput1)
STATO_REG_1__1enc_2 = XOR(STATO_REG_1__1enc_1, keyinput2)
STATO_REG_1__1enc = XOR(STATO_REG_1__1enc_2, keyinput3)

#Output encryption logic for U210
U210_4$enc_0 = XOR(U210_4, keyinput3)
U210_4$enc_1 = XOR(U210_4$enc_0, keyinput4)
U210_4$enc_2 = XOR(U210_4$enc_1, keyinput5)
U210_4$enc_3 = XOR(U210_4$enc_2, keyinput6)
U210_4$enc_4 = XOR(U210_4$enc_3, keyinput7)
U210_4$enc_5 = XOR(U210_4$enc_4, keyinput8)
U210_4$enc_6 = XOR(U210_4$enc_5, keyinput9)
U210_4$enc_7 = XOR(U210_4$enc_6, keyinput10)
U210_4$enc_8 = XOR(U210_4$enc_7, keyinput11)
U210_4$enc_9 = XOR(U210_4$enc_8, keyinput12)
U210_4$enc_10 = XOR(U210_4$enc_9, keyinput13)
U210_4$enc_11 = XOR(U210_4$enc_10, keyinput14)
U210_4$enc_12 = XOR(U210_4$enc_11, keyinput15)
U210_4$enc = XOR(U210_4$enc_12, keyinput16)


#Input encryption logic for STATO_REG_0_
STATO_REG_0__1enc_0 = XOR(STATO_REG_0__1, keyinput0)
STATO_REG_0__1enc_1 = XOR(STATO_REG_0__1enc_0, keyinput1)
STATO_REG_0__1enc_2 = XOR(STATO_REG_0__1enc_1, keyinput2)
STATO_REG_0__1enc_3 = XOR(STATO_REG_0__1enc_2, keyinput3)
STATO_REG_0__1enc = XOR(STATO_REG_0__1enc_3, keyinput4)

#Output encryption logic for U233
U233_4$enc_0 = XOR(U233_4, keyinput4)
U233_4$enc_1 = XOR(U233_4$enc_0, keyinput5)
U233_4$enc_2 = XOR(U233_4$enc_1, keyinput6)
U233_4$enc_3 = XOR(U233_4$enc_2, keyinput7)
U233_4$enc_4 = XOR(U233_4$enc_3, keyinput8)
U233_4$enc_5 = XOR(U233_4$enc_4, keyinput9)
U233_4$enc_6 = XOR(U233_4$enc_5, keyinput10)
U233_4$enc_7 = XOR(U233_4$enc_6, keyinput11)
U233_4$enc_8 = XOR(U233_4$enc_7, keyinput12)
U233_4$enc_9 = XOR(U233_4$enc_8, keyinput13)
U233_4$enc_10 = XOR(U233_4$enc_9, keyinput14)
U233_4$enc_11 = XOR(U233_4$enc_10, keyinput15)
U233_4$enc = XOR(U233_4$enc_11, keyinput16)


#Input encryption logic for V_OUT_REG_3_
V_OUT_REG_3__1enc_0 = XOR(V_OUT_REG_3__1, keyinput0)
V_OUT_REG_3__1enc_1 = XOR(V_OUT_REG_3__1enc_0, keyinput1)
V_OUT_REG_3__1enc_2 = XOR(V_OUT_REG_3__1enc_1, keyinput2)
V_OUT_REG_3__1enc_3 = XOR(V_OUT_REG_3__1enc_2, keyinput3)
V_OUT_REG_3__1enc_4 = XOR(V_OUT_REG_3__1enc_3, keyinput4)
V_OUT_REG_3__1enc = XOR(V_OUT_REG_3__1enc_4, keyinput5)

#Output encryption logic for U234
U234_4$enc_0 = XOR(U234_4, keyinput5)
U234_4$enc_1 = XOR(U234_4$enc_0, keyinput6)
U234_4$enc_2 = XOR(U234_4$enc_1, keyinput7)
U234_4$enc_3 = XOR(U234_4$enc_2, keyinput8)
U234_4$enc_4 = XOR(U234_4$enc_3, keyinput9)
U234_4$enc_5 = XOR(U234_4$enc_4, keyinput10)
U234_4$enc_6 = XOR(U234_4$enc_5, keyinput11)
U234_4$enc_7 = XOR(U234_4$enc_6, keyinput12)
U234_4$enc_8 = XOR(U234_4$enc_7, keyinput13)
U234_4$enc_9 = XOR(U234_4$enc_8, keyinput14)
U234_4$enc_10 = XOR(U234_4$enc_9, keyinput15)
U234_4$enc = XOR(U234_4$enc_10, keyinput16)


#Input encryption logic for V_OUT_REG_2_
V_OUT_REG_2__1enc_0 = XOR(V_OUT_REG_2__1, keyinput0)
V_OUT_REG_2__1enc_1 = XOR(V_OUT_REG_2__1enc_0, keyinput1)
V_OUT_REG_2__1enc_2 = XOR(V_OUT_REG_2__1enc_1, keyinput2)
V_OUT_REG_2__1enc_3 = XOR(V_OUT_REG_2__1enc_2, keyinput3)
V_OUT_REG_2__1enc_4 = XOR(V_OUT_REG_2__1enc_3, keyinput4)
V_OUT_REG_2__1enc_5 = XOR(V_OUT_REG_2__1enc_4, keyinput5)
V_OUT_REG_2__1enc = XOR(V_OUT_REG_2__1enc_5, keyinput6)

#Output encryption logic for U235
U235_4$enc_0 = XOR(U235_4, keyinput6)
U235_4$enc_1 = XOR(U235_4$enc_0, keyinput7)
U235_4$enc_2 = XOR(U235_4$enc_1, keyinput8)
U235_4$enc_3 = XOR(U235_4$enc_2, keyinput9)
U235_4$enc_4 = XOR(U235_4$enc_3, keyinput10)
U235_4$enc_5 = XOR(U235_4$enc_4, keyinput11)
U235_4$enc_6 = XOR(U235_4$enc_5, keyinput12)
U235_4$enc_7 = XOR(U235_4$enc_6, keyinput13)
U235_4$enc_8 = XOR(U235_4$enc_7, keyinput14)
U235_4$enc_9 = XOR(U235_4$enc_8, keyinput15)
U235_4$enc = XOR(U235_4$enc_9, keyinput16)


#Input encryption logic for V_OUT_REG_1_
V_OUT_REG_1__1enc_0 = XOR(V_OUT_REG_1__1, keyinput0)
V_OUT_REG_1__1enc_1 = XOR(V_OUT_REG_1__1enc_0, keyinput1)
V_OUT_REG_1__1enc_2 = XOR(V_OUT_REG_1__1enc_1, keyinput2)
V_OUT_REG_1__1enc_3 = XOR(V_OUT_REG_1__1enc_2, keyinput3)
V_OUT_REG_1__1enc_4 = XOR(V_OUT_REG_1__1enc_3, keyinput4)
V_OUT_REG_1__1enc_5 = XOR(V_OUT_REG_1__1enc_4, keyinput5)
V_OUT_REG_1__1enc_6 = XOR(V_OUT_REG_1__1enc_5, keyinput6)
V_OUT_REG_1__1enc = XOR(V_OUT_REG_1__1enc_6, keyinput7)

#Output encryption logic for U236
U236_4$enc_0 = XOR(U236_4, keyinput7)
U236_4$enc_1 = XOR(U236_4$enc_0, keyinput8)
U236_4$enc_2 = XOR(U236_4$enc_1, keyinput9)
U236_4$enc_3 = XOR(U236_4$enc_2, keyinput10)
U236_4$enc_4 = XOR(U236_4$enc_3, keyinput11)
U236_4$enc_5 = XOR(U236_4$enc_4, keyinput12)
U236_4$enc_6 = XOR(U236_4$enc_5, keyinput13)
U236_4$enc_7 = XOR(U236_4$enc_6, keyinput14)
U236_4$enc_8 = XOR(U236_4$enc_7, keyinput15)
U236_4$enc = XOR(U236_4$enc_8, keyinput16)


#Input encryption logic for V_OUT_REG_0_
V_OUT_REG_0__1enc_0 = XOR(V_OUT_REG_0__1, keyinput0)
V_OUT_REG_0__1enc_1 = XOR(V_OUT_REG_0__1enc_0, keyinput1)
V_OUT_REG_0__1enc_2 = XOR(V_OUT_REG_0__1enc_1, keyinput2)
V_OUT_REG_0__1enc_3 = XOR(V_OUT_REG_0__1enc_2, keyinput3)
V_OUT_REG_0__1enc_4 = XOR(V_OUT_REG_0__1enc_3, keyinput4)
V_OUT_REG_0__1enc_5 = XOR(V_OUT_REG_0__1enc_4, keyinput5)
V_OUT_REG_0__1enc_6 = XOR(V_OUT_REG_0__1enc_5, keyinput6)
V_OUT_REG_0__1enc_7 = XOR(V_OUT_REG_0__1enc_6, keyinput7)
V_OUT_REG_0__1enc = XOR(V_OUT_REG_0__1enc_7, keyinput8)

#Output encryption logic for U237
U237_4$enc_0 = XOR(U237_4, keyinput8)
U237_4$enc_1 = XOR(U237_4$enc_0, keyinput9)
U237_4$enc_2 = XOR(U237_4$enc_1, keyinput10)
U237_4$enc_3 = XOR(U237_4$enc_2, keyinput11)
U237_4$enc_4 = XOR(U237_4$enc_3, keyinput12)
U237_4$enc_5 = XOR(U237_4$enc_4, keyinput13)
U237_4$enc_6 = XOR(U237_4$enc_5, keyinput14)
U237_4$enc_7 = XOR(U237_4$enc_6, keyinput15)
U237_4$enc = XOR(U237_4$enc_7, keyinput16)


#Input encryption logic for SIGN_REG_3_
SIGN_REG_3__1enc_0 = XOR(SIGN_REG_3__1, keyinput0)
SIGN_REG_3__1enc_1 = XOR(SIGN_REG_3__1enc_0, keyinput1)
SIGN_REG_3__1enc_2 = XOR(SIGN_REG_3__1enc_1, keyinput2)
SIGN_REG_3__1enc_3 = XOR(SIGN_REG_3__1enc_2, keyinput3)
SIGN_REG_3__1enc_4 = XOR(SIGN_REG_3__1enc_3, keyinput4)
SIGN_REG_3__1enc_5 = XOR(SIGN_REG_3__1enc_4, keyinput5)
SIGN_REG_3__1enc_6 = XOR(SIGN_REG_3__1enc_5, keyinput6)
SIGN_REG_3__1enc_7 = XOR(SIGN_REG_3__1enc_6, keyinput7)
SIGN_REG_3__1enc_8 = XOR(SIGN_REG_3__1enc_7, keyinput8)
SIGN_REG_3__1enc = XOR(SIGN_REG_3__1enc_8, keyinput9)

#Output encryption logic for U209
U209_4$enc_0 = XOR(U209_4, keyinput9)
U209_4$enc_1 = XOR(U209_4$enc_0, keyinput10)
U209_4$enc_2 = XOR(U209_4$enc_1, keyinput11)
U209_4$enc_3 = XOR(U209_4$enc_2, keyinput12)
U209_4$enc_4 = XOR(U209_4$enc_3, keyinput13)
U209_4$enc_5 = XOR(U209_4$enc_4, keyinput14)
U209_4$enc_6 = XOR(U209_4$enc_5, keyinput15)
U209_4$enc = XOR(U209_4$enc_6, keyinput16)


#Input encryption logic for VOTO1_REG
VOTO1_REG_1enc_0 = XOR(VOTO1_REG_1, keyinput0)
VOTO1_REG_1enc_1 = XOR(VOTO1_REG_1enc_0, keyinput1)
VOTO1_REG_1enc_2 = XOR(VOTO1_REG_1enc_1, keyinput2)
VOTO1_REG_1enc_3 = XOR(VOTO1_REG_1enc_2, keyinput3)
VOTO1_REG_1enc_4 = XOR(VOTO1_REG_1enc_3, keyinput4)
VOTO1_REG_1enc_5 = XOR(VOTO1_REG_1enc_4, keyinput5)
VOTO1_REG_1enc_6 = XOR(VOTO1_REG_1enc_5, keyinput6)
VOTO1_REG_1enc_7 = XOR(VOTO1_REG_1enc_6, keyinput7)
VOTO1_REG_1enc_8 = XOR(VOTO1_REG_1enc_7, keyinput8)
VOTO1_REG_1enc_9 = XOR(VOTO1_REG_1enc_8, keyinput9)
VOTO1_REG_1enc = XOR(VOTO1_REG_1enc_9, keyinput10)

#Output encryption logic for U238
U238_4$enc_0 = XOR(U238_4, keyinput10)
U238_4$enc_1 = XOR(U238_4$enc_0, keyinput11)
U238_4$enc_2 = XOR(U238_4$enc_1, keyinput12)
U238_4$enc_3 = XOR(U238_4$enc_2, keyinput13)
U238_4$enc_4 = XOR(U238_4$enc_3, keyinput14)
U238_4$enc_5 = XOR(U238_4$enc_4, keyinput15)
U238_4$enc = XOR(U238_4$enc_5, keyinput16)


#Input encryption logic for CTR_REG
CTR_REG_1enc_0 = XOR(CTR_REG_1, keyinput0)
CTR_REG_1enc_1 = XOR(CTR_REG_1enc_0, keyinput1)
CTR_REG_1enc_2 = XOR(CTR_REG_1enc_1, keyinput2)
CTR_REG_1enc_3 = XOR(CTR_REG_1enc_2, keyinput3)
CTR_REG_1enc_4 = XOR(CTR_REG_1enc_3, keyinput4)
CTR_REG_1enc_5 = XOR(CTR_REG_1enc_4, keyinput5)
CTR_REG_1enc_6 = XOR(CTR_REG_1enc_5, keyinput6)
CTR_REG_1enc_7 = XOR(CTR_REG_1enc_6, keyinput7)
CTR_REG_1enc_8 = XOR(CTR_REG_1enc_7, keyinput8)
CTR_REG_1enc_9 = XOR(CTR_REG_1enc_8, keyinput9)
CTR_REG_1enc_10 = XOR(CTR_REG_1enc_9, keyinput10)
CTR_REG_1enc = XOR(CTR_REG_1enc_10, keyinput11)

#Output encryption logic for U208
U208_4$enc_0 = XOR(U208_4, keyinput11)
U208_4$enc_1 = XOR(U208_4$enc_0, keyinput12)
U208_4$enc_2 = XOR(U208_4$enc_1, keyinput13)
U208_4$enc_3 = XOR(U208_4$enc_2, keyinput14)
U208_4$enc_4 = XOR(U208_4$enc_3, keyinput15)
U208_4$enc = XOR(U208_4$enc_4, keyinput16)


#Input encryption logic for VOTO3_REG
VOTO3_REG_1enc_0 = XOR(VOTO3_REG_1, keyinput0)
VOTO3_REG_1enc_1 = XOR(VOTO3_REG_1enc_0, keyinput1)
VOTO3_REG_1enc_2 = XOR(VOTO3_REG_1enc_1, keyinput2)
VOTO3_REG_1enc_3 = XOR(VOTO3_REG_1enc_2, keyinput3)
VOTO3_REG_1enc_4 = XOR(VOTO3_REG_1enc_3, keyinput4)
VOTO3_REG_1enc_5 = XOR(VOTO3_REG_1enc_4, keyinput5)
VOTO3_REG_1enc_6 = XOR(VOTO3_REG_1enc_5, keyinput6)
VOTO3_REG_1enc_7 = XOR(VOTO3_REG_1enc_6, keyinput7)
VOTO3_REG_1enc_8 = XOR(VOTO3_REG_1enc_7, keyinput8)
VOTO3_REG_1enc_9 = XOR(VOTO3_REG_1enc_8, keyinput9)
VOTO3_REG_1enc_10 = XOR(VOTO3_REG_1enc_9, keyinput10)
VOTO3_REG_1enc_11 = XOR(VOTO3_REG_1enc_10, keyinput11)
VOTO3_REG_1enc = XOR(VOTO3_REG_1enc_11, keyinput12)

#Output encryption logic for U239
U239_4$enc_0 = XOR(U239_4, keyinput12)
U239_4$enc_1 = XOR(U239_4$enc_0, keyinput13)
U239_4$enc_2 = XOR(U239_4$enc_1, keyinput14)
U239_4$enc_3 = XOR(U239_4$enc_2, keyinput15)
U239_4$enc = XOR(U239_4$enc_3, keyinput16)


#Input encryption logic for LAST_R_REG
LAST_R_REG_1enc_0 = XOR(LAST_R_REG_1, keyinput0)
LAST_R_REG_1enc_1 = XOR(LAST_R_REG_1enc_0, keyinput1)
LAST_R_REG_1enc_2 = XOR(LAST_R_REG_1enc_1, keyinput2)
LAST_R_REG_1enc_3 = XOR(LAST_R_REG_1enc_2, keyinput3)
LAST_R_REG_1enc_4 = XOR(LAST_R_REG_1enc_3, keyinput4)
LAST_R_REG_1enc_5 = XOR(LAST_R_REG_1enc_4, keyinput5)
LAST_R_REG_1enc_6 = XOR(LAST_R_REG_1enc_5, keyinput6)
LAST_R_REG_1enc_7 = XOR(LAST_R_REG_1enc_6, keyinput7)
LAST_R_REG_1enc_8 = XOR(LAST_R_REG_1enc_7, keyinput8)
LAST_R_REG_1enc_9 = XOR(LAST_R_REG_1enc_8, keyinput9)
LAST_R_REG_1enc_10 = XOR(LAST_R_REG_1enc_9, keyinput10)
LAST_R_REG_1enc_11 = XOR(LAST_R_REG_1enc_10, keyinput11)
LAST_R_REG_1enc_12 = XOR(LAST_R_REG_1enc_11, keyinput12)
LAST_R_REG_1enc = XOR(LAST_R_REG_1enc_12, keyinput13)

#Output encryption logic for U240
U240_4$enc_0 = XOR(U240_4, keyinput13)
U240_4$enc_1 = XOR(U240_4$enc_0, keyinput14)
U240_4$enc_2 = XOR(U240_4$enc_1, keyinput15)
U240_4$enc = XOR(U240_4$enc_2, keyinput16)


#Input encryption logic for CTS_REG
CTS_REG_1enc_0 = XOR(CTS_REG_1, keyinput0)
CTS_REG_1enc_1 = XOR(CTS_REG_1enc_0, keyinput1)
CTS_REG_1enc_2 = XOR(CTS_REG_1enc_1, keyinput2)
CTS_REG_1enc_3 = XOR(CTS_REG_1enc_2, keyinput3)
CTS_REG_1enc_4 = XOR(CTS_REG_1enc_3, keyinput4)
CTS_REG_1enc_5 = XOR(CTS_REG_1enc_4, keyinput5)
CTS_REG_1enc_6 = XOR(CTS_REG_1enc_5, keyinput6)
CTS_REG_1enc_7 = XOR(CTS_REG_1enc_6, keyinput7)
CTS_REG_1enc_8 = XOR(CTS_REG_1enc_7, keyinput8)
CTS_REG_1enc_9 = XOR(CTS_REG_1enc_8, keyinput9)
CTS_REG_1enc_10 = XOR(CTS_REG_1enc_9, keyinput10)
CTS_REG_1enc_11 = XOR(CTS_REG_1enc_10, keyinput11)
CTS_REG_1enc_12 = XOR(CTS_REG_1enc_11, keyinput12)
CTS_REG_1enc_13 = XOR(CTS_REG_1enc_12, keyinput13)
CTS_REG_1enc = XOR(CTS_REG_1enc_13, keyinput14)

#Output encryption logic for U207
U207_4$enc_0 = XOR(U207_4, keyinput14)
U207_4$enc_1 = XOR(U207_4$enc_0, keyinput15)
U207_4$enc = XOR(U207_4$enc_1, keyinput16)


#Input encryption logic for VOTO2_REG
VOTO2_REG_1enc_0 = XOR(VOTO2_REG_1, keyinput0)
VOTO2_REG_1enc_1 = XOR(VOTO2_REG_1enc_0, keyinput1)
VOTO2_REG_1enc_2 = XOR(VOTO2_REG_1enc_1, keyinput2)
VOTO2_REG_1enc_3 = XOR(VOTO2_REG_1enc_2, keyinput3)
VOTO2_REG_1enc_4 = XOR(VOTO2_REG_1enc_3, keyinput4)
VOTO2_REG_1enc_5 = XOR(VOTO2_REG_1enc_4, keyinput5)
VOTO2_REG_1enc_6 = XOR(VOTO2_REG_1enc_5, keyinput6)
VOTO2_REG_1enc_7 = XOR(VOTO2_REG_1enc_6, keyinput7)
VOTO2_REG_1enc_8 = XOR(VOTO2_REG_1enc_7, keyinput8)
VOTO2_REG_1enc_9 = XOR(VOTO2_REG_1enc_8, keyinput9)
VOTO2_REG_1enc_10 = XOR(VOTO2_REG_1enc_9, keyinput10)
VOTO2_REG_1enc_11 = XOR(VOTO2_REG_1enc_10, keyinput11)
VOTO2_REG_1enc_12 = XOR(VOTO2_REG_1enc_11, keyinput12)
VOTO2_REG_1enc_13 = XOR(VOTO2_REG_1enc_12, keyinput13)
VOTO2_REG_1enc_14 = XOR(VOTO2_REG_1enc_13, keyinput14)
VOTO2_REG_1enc = XOR(VOTO2_REG_1enc_14, keyinput15)

#Output encryption logic for U241
U241_4$enc_0 = XOR(U241_4, keyinput15)
U241_4$enc = XOR(U241_4$enc_0, keyinput16)


#Input encryption logic for LAST_G_REG
LAST_G_REG_1enc_0 = XOR(LAST_G_REG_1, keyinput0)
LAST_G_REG_1enc_1 = XOR(LAST_G_REG_1enc_0, keyinput1)
LAST_G_REG_1enc_2 = XOR(LAST_G_REG_1enc_1, keyinput2)
LAST_G_REG_1enc_3 = XOR(LAST_G_REG_1enc_2, keyinput3)
LAST_G_REG_1enc_4 = XOR(LAST_G_REG_1enc_3, keyinput4)
LAST_G_REG_1enc_5 = XOR(LAST_G_REG_1enc_4, keyinput5)
LAST_G_REG_1enc_6 = XOR(LAST_G_REG_1enc_5, keyinput6)
LAST_G_REG_1enc_7 = XOR(LAST_G_REG_1enc_6, keyinput7)
LAST_G_REG_1enc_8 = XOR(LAST_G_REG_1enc_7, keyinput8)
LAST_G_REG_1enc_9 = XOR(LAST_G_REG_1enc_8, keyinput9)
LAST_G_REG_1enc_10 = XOR(LAST_G_REG_1enc_9, keyinput10)
LAST_G_REG_1enc_11 = XOR(LAST_G_REG_1enc_10, keyinput11)
LAST_G_REG_1enc_12 = XOR(LAST_G_REG_1enc_11, keyinput12)
LAST_G_REG_1enc_13 = XOR(LAST_G_REG_1enc_12, keyinput13)
LAST_G_REG_1enc_14 = XOR(LAST_G_REG_1enc_13, keyinput14)
LAST_G_REG_1enc_15 = XOR(LAST_G_REG_1enc_14, keyinput15)
LAST_G_REG_1enc = XOR(LAST_G_REG_1enc_15, keyinput16)

#Output encryption logic for U242
U242_4$enc = XOR(U242_4, keyinput16)

