#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun 12 18:29:36 2021
# Process ID: 15828
# Current directory: D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.runs/synth_1/top.vds
# Journal file: D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18232
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/new/top.vhd:47]
WARNING: [Synth 8-5640] Port 'locked' is missing in component declaration [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/new/top.vhd:48]
INFO: [Synth 8-3491] module 'clk_25MHz' declared at 'D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.runs/synth_1/.Xil/Vivado-15828-KomaroKomp/realtime/clk_25MHz_stub.vhdl:5' bound to instance 'pixcloking' of component 'clk_25MHz' [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/new/top.vhd:62]
INFO: [Synth 8-638] synthesizing module 'clk_25MHz' [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.runs/synth_1/.Xil/Vivado-15828-KomaroKomp/realtime/clk_25MHz_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'hdmi' [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/new/hdmi.vhd:50]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'RED_IBUFDS' to cell 'OBUFDS' [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/new/hdmi.vhd:78]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'GREEN_IBUFDS' to cell 'OBUFDS' [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/new/hdmi.vhd:85]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'BLUE_IBUFDS' to cell 'OBUFDS' [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/new/hdmi.vhd:92]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'CLK_IBUFDS' to cell 'OBUFDS' [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/new/hdmi.vhd:99]
WARNING: [Synth 8-5640] Port 'locked' is missing in component declaration [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/new/hdmi.vhd:51]
INFO: [Synth 8-3491] module 'clk_250MHz' declared at 'D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.runs/synth_1/.Xil/Vivado-15828-KomaroKomp/realtime/clk_250MHz_stub.vhdl:5' bound to instance 'fastclocking' of component 'clk_250MHz' [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/new/hdmi.vhd:114]
INFO: [Synth 8-638] synthesizing module 'clk_250MHz' [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.runs/synth_1/.Xil/Vivado-15828-KomaroKomp/realtime/clk_250MHz_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/imports/Desktop/tmds_encoder.vhd:37]
INFO: [Synth 8-226] default block is never used [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/imports/Desktop/tmds_encoder.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (1#1) [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/imports/Desktop/tmds_encoder.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'hdmi' (2#1) [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/new/hdmi.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/sources_1/new/top.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.609 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1005.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.gen/sources_1/ip/clk_25MHz/clk_25MHz/clk_25MHz_in_context.xdc] for cell 'pixcloking'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.gen/sources_1/ip/clk_25MHz/clk_25MHz/clk_25MHz_in_context.xdc] for cell 'pixcloking'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.gen/sources_1/ip/clk_250MHz/clk_250MHz/clk_250MHz_in_context.xdc] for cell 'hdmi_inst/fastclocking'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.gen/sources_1/ip/clk_250MHz/clk_250MHz/clk_250MHz_in_context.xdc] for cell 'hdmi_inst/fastclocking'
Parsing XDC File [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/constrs_1/imports/VHDL/Nexys-Video-Master.xdc]
Finished Parsing XDC File [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/constrs_1/imports/VHDL/Nexys-Video-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.srcs/constrs_1/imports/VHDL/Nexys-Video-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1077.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1077.074 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.gen/sources_1/ip/clk_25MHz/clk_25MHz/clk_25MHz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.gen/sources_1/ip/clk_25MHz/clk_25MHz/clk_25MHz_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for pixcloking. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hdmi_inst/fastclocking. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'hdmi_inst/redEncoder' (tmds_encoder) to 'hdmi_inst/greenEncoder'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 6     
	   8 Input    4 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	               10 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input   10 Bit        Muxes := 2     
	   5 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_25MHz     |         1|
|2     |clk_250MHz    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |clk_250MHz_bbox |     1|
|2     |clk_25MHz_bbox  |     1|
|3     |LUT1            |     3|
|4     |LUT2            |     7|
|5     |LUT3            |    27|
|6     |LUT4            |    12|
|7     |LUT5            |    11|
|8     |LUT6            |    17|
|9     |FDCE            |    45|
|10    |FDRE            |    16|
|11    |IBUF            |     1|
|12    |OBUFDS          |     4|
|13    |OBUFT           |     4|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1077.074 ; gain = 71.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1077.074 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1077.074 ; gain = 71.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1077.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1095.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1095.066 ; gain = 89.457
INFO: [Common 17-1381] The checkpoint 'D:/Entertaiment/Programy/VHDL/HDMIController/HDMIController.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 12 18:30:16 2021...
