

================================================================
== Vivado HLS Report for 'reduce'
================================================================
* Date:           Tue Mar  2 23:01:16 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.962|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   27|   27|   27|   27|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_reduce_1_fu_172  |reduce_1  |    7|    7|    7|    7|   none  |
        |grp_reduce_1_fu_180  |reduce_1  |    7|    7|    7|    7|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 2  |    8|    8|         2|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
	6  / (exitcond)
	5  / (!exitcond)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%left_3_V = alloca i18"   --->   Operation 8 'alloca' 'left_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%left_3_V_1 = alloca i18"   --->   Operation 9 'alloca' 'left_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%left_3_V_2 = alloca i18"   --->   Operation 10 'alloca' 'left_3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%left_3_V_3 = alloca i18"   --->   Operation 11 'alloca' 'left_3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_7_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_7_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 12 'read' 'x_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_6_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_6_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 13 'read' 'x_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_5_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_5_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 14 'read' 'x_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_4_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_4_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 15 'read' 'x_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_3_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_3_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 16 'read' 'x_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_2_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_2_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 17 'read' 'x_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_1_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_1_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 18 'read' 'x_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_0_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_0_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 19 'read' 'x_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %branch0" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %arrayctor.loop1.preheader ], [ %i_3, %branch0.backedge ]"   --->   Operation 21 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %i, -4" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 22 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.65ns)   --->   "%i_3 = add i3 %i, 1" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 24 'add' 'i_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %0" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.86ns)   --->   "switch i3 %i, label %branch11 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
  ]" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 26 'switch' <Predicate = (!exitcond1)> <Delay = 1.86>
ST_2 : Operation 27 [1/1] (1.86ns)   --->   "br label %branch8" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 27 'br' <Predicate = (!exitcond1 & i == 2)> <Delay = 1.86>
ST_2 : Operation 28 [1/1] (1.86ns)   --->   "br label %branch8" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 28 'br' <Predicate = (!exitcond1 & i == 1)> <Delay = 1.86>
ST_2 : Operation 29 [1/1] (1.86ns)   --->   "br label %branch8" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 29 'br' <Predicate = (!exitcond1 & i != 0 & i != 1 & i != 2)> <Delay = 1.86>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = trunc i3 %i to i2" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 30 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%right_3_V = alloca i18"   --->   Operation 31 'alloca' 'right_3_V' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%right_3_V_1 = alloca i18"   --->   Operation 32 'alloca' 'right_3_V_1' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%right_3_V_2 = alloca i18"   --->   Operation 33 'alloca' 'right_3_V_2' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%right_3_V_3 = alloca i18"   --->   Operation 34 'alloca' 'right_3_V_3' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 35 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.30>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%left_0_V = phi i18 [ %x_1_V_read_2, %branch9 ], [ %x_2_V_read_2, %branch10 ], [ %x_3_V_read_2, %branch11 ], [ %x_0_V_read_2, %0 ]" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 36 'phi' 'left_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.30ns)   --->   "switch i2 %tmp, label %branch3 [
    i2 0, label %branch8.branch0.backedge_crit_edge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 37 'switch' <Predicate = true> <Delay = 1.30>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_3_V_2" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 38 'store' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 39 'br' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_3_V_1" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 40 'store' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 41 'br' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_3_V" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 42 'store' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 43 'br' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_3_V_3" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 44 'store' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 45 'br' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.82>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%i2 = phi i3 [ 0, %.preheader.preheader ], [ %i_4, %.preheader.backedge ]"   --->   Operation 47 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %i2, -4" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 48 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 49 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.65ns)   --->   "%i_4 = add i3 %i2, 1" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 50 'add' 'i_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.96ns)   --->   "%tmp_20_t = xor i3 %i2, -4" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 52 'xor' 'tmp_20_t' <Predicate = (!exitcond)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.86ns)   --->   "switch i3 %tmp_20_t, label %branch733 [
    i3 -4, label %branch427
    i3 -3, label %branch529
    i3 -2, label %branch631
  ]" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 53 'switch' <Predicate = (!exitcond)> <Delay = 1.86>
ST_4 : Operation 54 [1/1] (1.86ns)   --->   "br label %branch427" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 54 'br' <Predicate = (!exitcond & tmp_20_t == 6)> <Delay = 1.86>
ST_4 : Operation 55 [1/1] (1.86ns)   --->   "br label %branch427" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 55 'br' <Predicate = (!exitcond & tmp_20_t == 5)> <Delay = 1.86>
ST_4 : Operation 56 [1/1] (1.86ns)   --->   "br label %branch427" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 56 'br' <Predicate = (!exitcond & tmp_20_t != 4 & tmp_20_t != 5 & tmp_20_t != 6)> <Delay = 1.86>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i3 %i2 to i2" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 57 'trunc' 'tmp_22' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%right_3_V_load = load i18* %right_3_V" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 58 'load' 'right_3_V_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%right_3_V_1_load = load i18* %right_3_V_1" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 59 'load' 'right_3_V_1_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%right_3_V_2_load = load i18* %right_3_V_2" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 60 'load' 'right_3_V_2_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%right_3_V_3_load = load i18* %right_3_V_3" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 61 'load' 'right_3_V_3_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%left_3_V_load = load i18* %left_3_V" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 62 'load' 'left_3_V_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%left_3_V_1_load = load i18* %left_3_V_1" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 63 'load' 'left_3_V_1_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%left_3_V_2_load = load i18* %left_3_V_2" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 64 'load' 'left_3_V_2_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%left_3_V_3_load = load i18* %left_3_V_3" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 65 'load' 'left_3_V_3_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (1.76ns)   --->   "%p_Val2_s = call fastcc i18 @reduce.1(i18 %left_3_V_load, i18 %left_3_V_1_load, i18 %left_3_V_2_load, i18 %left_3_V_3_load)" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 66 'call' 'p_Val2_s' <Predicate = (exitcond)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 67 [2/2] (1.76ns)   --->   "%p_Val2_7 = call fastcc i18 @reduce.1(i18 %right_3_V_load, i18 %right_3_V_1_load, i18 %right_3_V_2_load, i18 %right_3_V_3_load)" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 67 'call' 'p_Val2_7' <Predicate = (exitcond)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 1.30>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%right_0_V = phi i18 [ %x_5_V_read_1, %branch529 ], [ %x_6_V_read_1, %branch631 ], [ %x_7_V_read_1, %branch733 ], [ %x_4_V_read_1, %1 ]" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 68 'phi' 'right_0_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.30ns)   --->   "switch i2 %tmp_22, label %branch7 [
    i2 0, label %branch427..preheader.backedge_crit_edge
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 69 'switch' <Predicate = true> <Delay = 1.30>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "store i18 %right_0_V, i18* %right_3_V_2" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 70 'store' <Predicate = (tmp_22 == 2)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 71 'br' <Predicate = (tmp_22 == 2)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "store i18 %right_0_V, i18* %right_3_V_1" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 72 'store' <Predicate = (tmp_22 == 1)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 73 'br' <Predicate = (tmp_22 == 1)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "store i18 %right_0_V, i18* %right_3_V" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 74 'store' <Predicate = (tmp_22 == 0)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 75 'br' <Predicate = (tmp_22 == 0)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "store i18 %right_0_V, i18* %right_3_V_3" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 76 'store' <Predicate = (tmp_22 == 3)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 77 'br' <Predicate = (tmp_22 == 3)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.96>
ST_6 : Operation 79 [1/2] (3.96ns)   --->   "%p_Val2_s = call fastcc i18 @reduce.1(i18 %left_3_V_load, i18 %left_3_V_1_load, i18 %left_3_V_2_load, i18 %left_3_V_3_load)" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 79 'call' 'p_Val2_s' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 80 [1/2] (3.96ns)   --->   "%p_Val2_7 = call fastcc i18 @reduce.1(i18 %right_3_V_load, i18 %right_3_V_1_load, i18 %right_3_V_2_load, i18 %right_3_V_3_load)" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 80 'call' 'p_Val2_7' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 2.13>
ST_7 : Operation 81 [1/1] (2.13ns)   --->   "%agg_result_i = add i18 %p_Val2_7, %p_Val2_s" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 81 'add' 'agg_result_i' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "ret i18 %agg_result_i" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 82 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
left_3_V         (alloca           ) [ 00111100]
left_3_V_1       (alloca           ) [ 00111100]
left_3_V_2       (alloca           ) [ 00111100]
left_3_V_3       (alloca           ) [ 00111100]
x_7_V_read_1     (read             ) [ 00111100]
x_6_V_read_1     (read             ) [ 00111100]
x_5_V_read_1     (read             ) [ 00111100]
x_4_V_read_1     (read             ) [ 00111100]
x_3_V_read_2     (read             ) [ 00110000]
x_2_V_read_2     (read             ) [ 00110000]
x_1_V_read_2     (read             ) [ 00110000]
x_0_V_read_2     (read             ) [ 00110000]
StgValue_20      (br               ) [ 01110000]
i                (phi              ) [ 00110000]
exitcond1        (icmp             ) [ 00110000]
empty            (speclooptripcount) [ 00000000]
i_3              (add              ) [ 01110000]
StgValue_25      (br               ) [ 00000000]
StgValue_26      (switch           ) [ 00110000]
StgValue_27      (br               ) [ 00110000]
StgValue_28      (br               ) [ 00110000]
StgValue_29      (br               ) [ 00110000]
tmp              (trunc            ) [ 00010000]
right_3_V        (alloca           ) [ 00001100]
right_3_V_1      (alloca           ) [ 00001100]
right_3_V_2      (alloca           ) [ 00001100]
right_3_V_3      (alloca           ) [ 00001100]
StgValue_35      (br               ) [ 00111100]
left_0_V         (phi              ) [ 00010000]
StgValue_37      (switch           ) [ 00000000]
StgValue_38      (store            ) [ 00000000]
StgValue_39      (br               ) [ 00000000]
StgValue_40      (store            ) [ 00000000]
StgValue_41      (br               ) [ 00000000]
StgValue_42      (store            ) [ 00000000]
StgValue_43      (br               ) [ 00000000]
StgValue_44      (store            ) [ 00000000]
StgValue_45      (br               ) [ 00000000]
StgValue_46      (br               ) [ 01110000]
i2               (phi              ) [ 00001000]
exitcond         (icmp             ) [ 00001100]
empty_30         (speclooptripcount) [ 00000000]
i_4              (add              ) [ 00101100]
StgValue_51      (br               ) [ 00000000]
tmp_20_t         (xor              ) [ 00001100]
StgValue_53      (switch           ) [ 00001100]
StgValue_54      (br               ) [ 00001100]
StgValue_55      (br               ) [ 00001100]
StgValue_56      (br               ) [ 00001100]
tmp_22           (trunc            ) [ 00000100]
right_3_V_load   (load             ) [ 00000010]
right_3_V_1_load (load             ) [ 00000010]
right_3_V_2_load (load             ) [ 00000010]
right_3_V_3_load (load             ) [ 00000010]
left_3_V_load    (load             ) [ 00000010]
left_3_V_1_load  (load             ) [ 00000010]
left_3_V_2_load  (load             ) [ 00000010]
left_3_V_3_load  (load             ) [ 00000010]
right_0_V        (phi              ) [ 00000100]
StgValue_69      (switch           ) [ 00000000]
StgValue_70      (store            ) [ 00000000]
StgValue_71      (br               ) [ 00000000]
StgValue_72      (store            ) [ 00000000]
StgValue_73      (br               ) [ 00000000]
StgValue_74      (store            ) [ 00000000]
StgValue_75      (br               ) [ 00000000]
StgValue_76      (store            ) [ 00000000]
StgValue_77      (br               ) [ 00000000]
StgValue_78      (br               ) [ 00101100]
p_Val2_s         (call             ) [ 00000001]
p_Val2_7         (call             ) [ 00000001]
agg_result_i     (add              ) [ 00000000]
StgValue_82      (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce.1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="left_3_V_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_3_V/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="left_3_V_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_3_V_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="left_3_V_2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_3_V_2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="left_3_V_3_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_3_V_3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="right_3_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_3_V/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="right_3_V_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_3_V_1/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="right_3_V_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_3_V_2/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="right_3_V_3_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_3_V_3/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_7_V_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="18" slack="0"/>
<pin id="78" dir="0" index="1" bw="18" slack="0"/>
<pin id="79" dir="1" index="2" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_7_V_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_6_V_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="18" slack="0"/>
<pin id="84" dir="0" index="1" bw="18" slack="0"/>
<pin id="85" dir="1" index="2" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_6_V_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="x_5_V_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="18" slack="0"/>
<pin id="90" dir="0" index="1" bw="18" slack="0"/>
<pin id="91" dir="1" index="2" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_5_V_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_4_V_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="1" index="2" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_3_V_read_2_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="18" slack="0"/>
<pin id="102" dir="0" index="1" bw="18" slack="0"/>
<pin id="103" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="x_2_V_read_2_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="18" slack="0"/>
<pin id="108" dir="0" index="1" bw="18" slack="0"/>
<pin id="109" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="x_1_V_read_2_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="18" slack="0"/>
<pin id="114" dir="0" index="1" bw="18" slack="0"/>
<pin id="115" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_0_V_read_2_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="18" slack="0"/>
<pin id="120" dir="0" index="1" bw="18" slack="0"/>
<pin id="121" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read_2/1 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="1"/>
<pin id="126" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="left_0_V_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="137" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opset="left_0_V (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="left_0_V_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="18" slack="2"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="18" slack="2"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="4" bw="18" slack="2"/>
<pin id="144" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="18" slack="2"/>
<pin id="146" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="8" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="left_0_V/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i2_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="1"/>
<pin id="150" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="i2_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/4 "/>
</bind>
</comp>

<comp id="159" class="1005" name="right_0_V_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="161" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opset="right_0_V (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="right_0_V_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="18" slack="3"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="18" slack="3"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="4" bw="18" slack="3"/>
<pin id="168" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="6" bw="18" slack="3"/>
<pin id="170" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="8" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="right_0_V/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_reduce_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="18" slack="0"/>
<pin id="174" dir="0" index="1" bw="18" slack="0"/>
<pin id="175" dir="0" index="2" bw="18" slack="0"/>
<pin id="176" dir="0" index="3" bw="18" slack="0"/>
<pin id="177" dir="0" index="4" bw="18" slack="0"/>
<pin id="178" dir="1" index="5" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_reduce_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="18" slack="0"/>
<pin id="182" dir="0" index="1" bw="18" slack="0"/>
<pin id="183" dir="0" index="2" bw="18" slack="0"/>
<pin id="184" dir="0" index="3" bw="18" slack="0"/>
<pin id="185" dir="0" index="4" bw="18" slack="0"/>
<pin id="186" dir="1" index="5" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_7/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="exitcond1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="StgValue_38_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="18" slack="0"/>
<pin id="206" dir="0" index="1" bw="18" slack="2"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="StgValue_40_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="18" slack="0"/>
<pin id="211" dir="0" index="1" bw="18" slack="2"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="StgValue_42_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="18" slack="0"/>
<pin id="216" dir="0" index="1" bw="18" slack="2"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="StgValue_44_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="18" slack="0"/>
<pin id="221" dir="0" index="1" bw="18" slack="2"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="exitcond_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_4_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_20_t_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_20_t/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_22_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="right_3_V_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="18" slack="1"/>
<pin id="248" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_3_V_load/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="right_3_V_1_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="18" slack="1"/>
<pin id="252" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_3_V_1_load/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="right_3_V_2_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="18" slack="1"/>
<pin id="256" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_3_V_2_load/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="right_3_V_3_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="18" slack="1"/>
<pin id="260" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_3_V_3_load/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="left_3_V_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="18" slack="2"/>
<pin id="264" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_3_V_load/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="left_3_V_1_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="18" slack="2"/>
<pin id="268" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_3_V_1_load/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="left_3_V_2_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="18" slack="2"/>
<pin id="272" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_3_V_2_load/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="left_3_V_3_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="18" slack="2"/>
<pin id="276" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_3_V_3_load/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="StgValue_70_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="18" slack="0"/>
<pin id="280" dir="0" index="1" bw="18" slack="2"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="StgValue_72_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="18" slack="0"/>
<pin id="285" dir="0" index="1" bw="18" slack="2"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="StgValue_74_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="18" slack="0"/>
<pin id="290" dir="0" index="1" bw="18" slack="2"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="StgValue_76_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="18" slack="0"/>
<pin id="295" dir="0" index="1" bw="18" slack="2"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="agg_result_i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="18" slack="1"/>
<pin id="300" dir="0" index="1" bw="18" slack="1"/>
<pin id="301" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_i/7 "/>
</bind>
</comp>

<comp id="302" class="1005" name="left_3_V_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="18" slack="2"/>
<pin id="304" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="left_3_V "/>
</bind>
</comp>

<comp id="308" class="1005" name="left_3_V_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="18" slack="2"/>
<pin id="310" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="left_3_V_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="left_3_V_2_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="18" slack="2"/>
<pin id="316" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="left_3_V_2 "/>
</bind>
</comp>

<comp id="320" class="1005" name="left_3_V_3_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="18" slack="2"/>
<pin id="322" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="left_3_V_3 "/>
</bind>
</comp>

<comp id="326" class="1005" name="x_7_V_read_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="18" slack="3"/>
<pin id="328" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="x_7_V_read_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="x_6_V_read_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="18" slack="3"/>
<pin id="333" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="x_6_V_read_1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="x_5_V_read_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="18" slack="3"/>
<pin id="338" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="x_5_V_read_1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="x_4_V_read_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="18" slack="3"/>
<pin id="343" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="x_4_V_read_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="x_3_V_read_2_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="18" slack="2"/>
<pin id="348" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="x_3_V_read_2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="x_2_V_read_2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="18" slack="2"/>
<pin id="353" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="x_2_V_read_2 "/>
</bind>
</comp>

<comp id="356" class="1005" name="x_1_V_read_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="18" slack="2"/>
<pin id="358" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="x_1_V_read_2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="x_0_V_read_2_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="18" slack="2"/>
<pin id="363" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="x_0_V_read_2 "/>
</bind>
</comp>

<comp id="369" class="1005" name="i_3_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="1"/>
<pin id="376" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="378" class="1005" name="right_3_V_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="18" slack="1"/>
<pin id="380" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="right_3_V "/>
</bind>
</comp>

<comp id="384" class="1005" name="right_3_V_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="18" slack="1"/>
<pin id="386" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="right_3_V_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="right_3_V_2_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="18" slack="1"/>
<pin id="392" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="right_3_V_2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="right_3_V_3_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="18" slack="1"/>
<pin id="398" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="right_3_V_3 "/>
</bind>
</comp>

<comp id="405" class="1005" name="i_4_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="0"/>
<pin id="407" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_22_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="1"/>
<pin id="415" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="417" class="1005" name="right_3_V_load_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="18" slack="1"/>
<pin id="419" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="right_3_V_load "/>
</bind>
</comp>

<comp id="422" class="1005" name="right_3_V_1_load_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="18" slack="1"/>
<pin id="424" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="right_3_V_1_load "/>
</bind>
</comp>

<comp id="427" class="1005" name="right_3_V_2_load_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="18" slack="1"/>
<pin id="429" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="right_3_V_2_load "/>
</bind>
</comp>

<comp id="432" class="1005" name="right_3_V_3_load_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="18" slack="1"/>
<pin id="434" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="right_3_V_3_load "/>
</bind>
</comp>

<comp id="437" class="1005" name="left_3_V_load_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="18" slack="1"/>
<pin id="439" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="left_3_V_load "/>
</bind>
</comp>

<comp id="442" class="1005" name="left_3_V_1_load_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="18" slack="1"/>
<pin id="444" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="left_3_V_1_load "/>
</bind>
</comp>

<comp id="447" class="1005" name="left_3_V_2_load_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="18" slack="1"/>
<pin id="449" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="left_3_V_2_load "/>
</bind>
</comp>

<comp id="452" class="1005" name="left_3_V_3_load_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="18" slack="1"/>
<pin id="454" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="left_3_V_3_load "/>
</bind>
</comp>

<comp id="457" class="1005" name="p_Val2_s_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="18" slack="1"/>
<pin id="459" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="462" class="1005" name="p_Val2_7_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="18" slack="1"/>
<pin id="464" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="128" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="128" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="128" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="138" pin="8"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="138" pin="8"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="138" pin="8"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="138" pin="8"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="152" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="152" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="152" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="152" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="180" pin=3"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="172" pin=3"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="172" pin=4"/></net>

<net id="282"><net_src comp="162" pin="8"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="162" pin="8"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="162" pin="8"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="162" pin="8"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="44" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="311"><net_src comp="48" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="317"><net_src comp="52" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="323"><net_src comp="56" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="329"><net_src comp="76" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="334"><net_src comp="82" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="339"><net_src comp="88" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="344"><net_src comp="94" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="349"><net_src comp="100" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="354"><net_src comp="106" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="359"><net_src comp="112" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="364"><net_src comp="118" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="138" pin=6"/></net>

<net id="372"><net_src comp="194" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="377"><net_src comp="200" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="60" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="387"><net_src comp="64" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="393"><net_src comp="68" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="399"><net_src comp="72" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="408"><net_src comp="230" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="416"><net_src comp="242" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="246" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="425"><net_src comp="250" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="430"><net_src comp="254" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="180" pin=3"/></net>

<net id="435"><net_src comp="258" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="440"><net_src comp="262" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="445"><net_src comp="266" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="450"><net_src comp="270" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="172" pin=3"/></net>

<net id="455"><net_src comp="274" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="172" pin=4"/></net>

<net id="460"><net_src comp="172" pin="5"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="465"><net_src comp="180" pin="5"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="298" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: reduce : x_0_V_read | {1 }
	Port: reduce : x_1_V_read | {1 }
	Port: reduce : x_2_V_read | {1 }
	Port: reduce : x_3_V_read | {1 }
	Port: reduce : x_4_V_read | {1 }
	Port: reduce : x_5_V_read | {1 }
	Port: reduce : x_6_V_read | {1 }
	Port: reduce : x_7_V_read | {1 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_3 : 1
		StgValue_25 : 2
		StgValue_26 : 1
		tmp : 1
	State 3
		StgValue_38 : 1
		StgValue_40 : 1
		StgValue_42 : 1
		StgValue_44 : 1
	State 4
		exitcond : 1
		i_4 : 1
		StgValue_51 : 2
		tmp_20_t : 1
		StgValue_53 : 1
		tmp_22 : 1
		p_Val2_s : 1
		p_Val2_7 : 1
	State 5
		StgValue_70 : 1
		StgValue_72 : 1
		StgValue_74 : 1
		StgValue_76 : 1
	State 6
	State 7
		StgValue_82 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   |    grp_reduce_1_fu_172   |  7.076  |   242   |   257   |
|          |    grp_reduce_1_fu_180   |  7.076  |   242   |   257   |
|----------|--------------------------|---------|---------|---------|
|          |        i_3_fu_194        |    0    |    0    |    12   |
|    add   |        i_4_fu_230        |    0    |    0    |    12   |
|          |    agg_result_i_fu_298   |    0    |    0    |    25   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     exitcond1_fu_188     |    0    |    0    |    9    |
|          |      exitcond_fu_224     |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|    xor   |      tmp_20_t_fu_236     |    0    |    0    |    3    |
|----------|--------------------------|---------|---------|---------|
|          |  x_7_V_read_1_read_fu_76 |    0    |    0    |    0    |
|          |  x_6_V_read_1_read_fu_82 |    0    |    0    |    0    |
|          |  x_5_V_read_1_read_fu_88 |    0    |    0    |    0    |
|   read   |  x_4_V_read_1_read_fu_94 |    0    |    0    |    0    |
|          | x_3_V_read_2_read_fu_100 |    0    |    0    |    0    |
|          | x_2_V_read_2_read_fu_106 |    0    |    0    |    0    |
|          | x_1_V_read_2_read_fu_112 |    0    |    0    |    0    |
|          | x_0_V_read_2_read_fu_118 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |        tmp_fu_200        |    0    |    0    |    0    |
|          |       tmp_22_fu_242      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  14.152 |   484   |   584   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i2_reg_148       |    3   |
|       i_3_reg_369      |    3   |
|       i_4_reg_405      |    3   |
|        i_reg_124       |    3   |
|    left_0_V_reg_135    |   18   |
| left_3_V_1_load_reg_442|   18   |
|   left_3_V_1_reg_308   |   18   |
| left_3_V_2_load_reg_447|   18   |
|   left_3_V_2_reg_314   |   18   |
| left_3_V_3_load_reg_452|   18   |
|   left_3_V_3_reg_320   |   18   |
|  left_3_V_load_reg_437 |   18   |
|    left_3_V_reg_302    |   18   |
|    p_Val2_7_reg_462    |   18   |
|    p_Val2_s_reg_457    |   18   |
|    right_0_V_reg_159   |   18   |
|right_3_V_1_load_reg_422|   18   |
|   right_3_V_1_reg_384  |   18   |
|right_3_V_2_load_reg_427|   18   |
|   right_3_V_2_reg_390  |   18   |
|right_3_V_3_load_reg_432|   18   |
|   right_3_V_3_reg_396  |   18   |
| right_3_V_load_reg_417 |   18   |
|    right_3_V_reg_378   |   18   |
|     tmp_22_reg_413     |    2   |
|       tmp_reg_374      |    2   |
|  x_0_V_read_2_reg_361  |   18   |
|  x_1_V_read_2_reg_356  |   18   |
|  x_2_V_read_2_reg_351  |   18   |
|  x_3_V_read_2_reg_346  |   18   |
|  x_4_V_read_1_reg_341  |   18   |
|  x_5_V_read_1_reg_336  |   18   |
|  x_6_V_read_1_reg_331  |   18   |
|  x_7_V_read_1_reg_326  |   18   |
+------------------------+--------+
|          Total         |   520  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_reduce_1_fu_172 |  p1  |   2  |  18  |   36   ||    9    |
| grp_reduce_1_fu_172 |  p2  |   2  |  18  |   36   ||    9    |
| grp_reduce_1_fu_172 |  p3  |   2  |  18  |   36   ||    9    |
| grp_reduce_1_fu_172 |  p4  |   2  |  18  |   36   ||    9    |
| grp_reduce_1_fu_180 |  p1  |   2  |  18  |   36   ||    9    |
| grp_reduce_1_fu_180 |  p2  |   2  |  18  |   36   ||    9    |
| grp_reduce_1_fu_180 |  p3  |   2  |  18  |   36   ||    9    |
| grp_reduce_1_fu_180 |  p4  |   2  |  18  |   36   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   288  ||  14.152 ||    72   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   14   |   484  |   584  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   72   |
|  Register |    -   |   520  |    -   |
+-----------+--------+--------+--------+
|   Total   |   28   |  1004  |   656  |
+-----------+--------+--------+--------+
