Model {
  Name			  "pmsm_controller_test_C_impl_r2009a"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.575"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  InitFcn		  "init_simulation"
  Created		  "Mon Feb 24 13:21:25 2014"
  Creator		  "tree5_000"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "meng"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri May 26 22:24:57 2017"
  RTWModifiedTimeStamp	  417713116
  ModelVersionFormat	  "1.%<AutoIncrement:575>"
  ConfigurationManager	  "None"
  SampleTimeColors	  on
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  off
  ShowSignalResolutionIcons off
  ShowViewerIcons	  off
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "0.05"
	  AbsTol		  "auto"
	  FixedStep		  "T_sim"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		19
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PurelyIntegerCode"
		Cell			"PortableWordSizes"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 243, 69, 1123, 699 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Abs
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      ActionPort
      InitializeStates	      "held"
      PropagateVarSize	      "Only when execution is resumed"
      ActionType	      "unset"
    }
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      BusCreator
      Inputs		      "4"
      DisplayOption	      "none"
      OutDataTypeStr	      "Inherit: auto"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      BusSelector
      OutputAsBus	      off
    }
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Output		      "Magnitude and angle"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      PropagateVarSize	      "Only when enabling"
      ShowOutputPort	      off
      ZeroCross		      on
    }
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Ground
    }
    Block {
      BlockType		      If
      NumInputs		      "1"
      IfExpression	      "u1 > 0"
      ShowElse		      on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      InportShadow
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Lookup2D
      RowIndex		      "[0 1]"
      ColumnIndex	      "[0 1]"
      Table		      "[0 0;0 0]"
      LookUpMeth	      "Interpolation-Extrapolation"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
      LUTDesignTableMode      "Redesign Table"
      LUTDesignDataSource     "Block Dialog"
      LUTDesignFunctionName   "sqrt(x)"
      LUTDesignUseExistingBP  on
      LUTDesignRelError	      "0.01"
      LUTDesignAbsError	      "1e-6"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Merge
      Inputs		      "2"
      InitialOutput	      "[]"
      AllowUnequalInputPortWidths off
      InputPortOffsets	      "[]"
    }
    Block {
      BlockType		      MinMax
      Function		      "min"
      Inputs		      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      MultiPortSwitch
      DataPortOrder	      "One-based contiguous"
      Inputs		      "3"
      DataPortIndices	      "{1,2,3}"
      DataPortForDefault      "Last data port"
      DiagnosticForDefault    "Error"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RateLimiter
      RisingSlewLimit	      "1"
      FallingSlewLimit	      "-1"
      SampleTimeMode	      "continuous"
      InitialCondition	      "0"
      LinearizeAsGain	      on
    }
    Block {
      BlockType		      RateTransition
      Integrity		      on
      Deterministic	      on
      X0		      "0"
      OutPortSampleTimeOpt    "Specify"
      OutPortSampleTimeMultiple	"1"
      OutPortSampleTime	      "-1"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Saturate
      UpperLimitSource	      "Dialog"
      UpperLimit	      "0.5"
      LowerLimitSource	      "Dialog"
      LowerLimit	      "-0.5"
      LinearizeAsGain	      on
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Selector
      NumberOfDimensions      "1"
      IndexMode		      "One-based"
      InputPortWidth	      "-1"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Signum
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      SwitchCase
      CaseConditions	      "{1}"
      ShowDefaultCase	      on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      Trigonometry
      Operator		      "sin"
      ApproximationMethod     "None"
      NumberOfIterations      "11"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      InputProcessing	      "Inherited"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
  }
  System {
    Name		    "pmsm_controller_test_C_impl_r2009a"
    Location		    [321, 83, 1364, 739]
    Open		    off
    ModelBrowserVisibility  on
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "74"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "910"
    Block {
      BlockType		      BusSelector
      Name		      "Bus\nSelector"
      SID		      "1"
      Ports		      [1, 10]
      Position		      [1035, 300, 1045, 465]
      ShowName		      off
      OutputSignals	      "ACR_d.id_ref[A],AVR.Iq_sat[A],AVR.u_max_sqr[V^2],AVR.u_req_sqr[V^2],ACR_d.id_ref[A],ACR_d.i"
      "d_act[A],ACR_q.iq_ref[A],ACR_q.iq_act[A],ASR.n_ref_rpm,ASR.n_act_rpm"
      Port {
	PortNumber		1
	Name			"<id_ref[A]>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		2
	Name			"<Iq_sat[A]>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		3
	Name			"<u_max_sqr[V^2]>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		4
	Name			"<u_req_sqr[V^2]>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		5
	Name			"<id_ref[A]>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		6
	Name			"<id_act[A]>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		7
	Name			"<iq_ref[A]>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		8
	Name			"<iq_act[A]>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		9
	Name			"<n_ref_rpm>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		10
	Name			"<n_act_rpm>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      SID		      "898"
      Position		      [20, 695, 50, 725]
      Value		      "0"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion"
      SID		      "2"
      Position		      [945, 516, 990, 544]
      ShowName		      off
      OutDataTypeStr	      "double"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion1"
      SID		      "3"
      Position		      [945, 566, 990, 594]
      ShowName		      off
      OutDataTypeStr	      "double"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion2"
      SID		      "4"
      Position		      [980, 631, 1025, 659]
      ShowName		      off
      OutDataTypeStr	      "double"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion3"
      SID		      "899"
      Position		      [85, 695, 145, 725]
      ShowName		      off
      OutDataTypeStr	      "int16"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Demux
      Name		      "Demux"
      SID		      "5"
      Ports		      [1, 3]
      Position		      [170, 351, 175, 389]
      ShowName		      off
      Outputs		      "3"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Demux
      Name		      "Demux1"
      SID		      "6"
      Ports		      [1, 6]
      Position		      [170, 147, 175, 323]
      ShowName		      off
      Outputs		      "6"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Demux
      Name		      "Demux2"
      SID		      "7"
      Ports		      [1, 3]
      Position		      [1060, 626, 1065, 664]
      ShowName		      off
      Outputs		      "3"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      SubSystem
      Name		      "FLEXPWM_SPC560"
      SID		      "860"
      Ports		      [3, 2]
      Position		      [240, 684, 360, 836]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"FLEXPWM_SPC560"
	Location		[321, 83, 1347, 739]
	Open			on
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "PWMA"
	  SID			  "861"
	  Position		  [180, 213, 210, 227]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "PWMB"
	  SID			  "862"
	  Position		  [180, 398, 210, 412]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "PWMC"
	  SID			  "863"
	  Position		  [180, 578, 210, 592]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "864"
	  Ports			  [2, 1]
	  Position		  [260, 52, 290, 83]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias"
	  SID			  "865"
	  Position		  [340, 211, 375, 229]
	  Bias			  "65536"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias1"
	  SID			  "866"
	  Position		  [345, 396, 380, 414]
	  Bias			  "65536"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias2"
	  SID			  "867"
	  Position		  [345, 576, 380, 594]
	  Bias			  "65536"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator"
	  SID			  "868"
	  Ports			  [1, 1]
	  Position		  [270, 286, 310, 324]
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	  SourceType		  "Bitwise Operator"
	  logicop		  "NOT"
	  UseBitMask		  off
	  NumInputPorts		  "1"
	  BitMask		  "bin2dec('11011001')"
	  BitMaskRealWorld	  "Stored Integer"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator1"
	  SID			  "869"
	  Ports			  [1, 1]
	  Position		  [275, 471, 315, 509]
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	  SourceType		  "Bitwise Operator"
	  logicop		  "NOT"
	  UseBitMask		  off
	  NumInputPorts		  "1"
	  BitMask		  "bin2dec('11011001')"
	  BitMaskRealWorld	  "Stored Integer"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator2"
	  SID			  "870"
	  Ports			  [1, 1]
	  Position		  [275, 651, 315, 689]
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	  SourceType		  "Bitwise Operator"
	  logicop		  "NOT"
	  UseBitMask		  off
	  NumInputPorts		  "1"
	  BitMask		  "bin2dec('11011001')"
	  BitMaskRealWorld	  "Stored Integer"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion"
	  SID			  "871"
	  Position		  [130, 126, 170, 144]
	  BlockMirror		  on
	  ShowName		  off
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion1"
	  SID			  "872"
	  Position		  [270, 211, 310, 229]
	  ShowName		  off
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion2"
	  SID			  "873"
	  Position		  [345, 297, 375, 313]
	  ShowName		  off
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion3"
	  SID			  "874"
	  Position		  [275, 396, 315, 414]
	  ShowName		  off
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion4"
	  SID			  "875"
	  Position		  [340, 481, 380, 499]
	  ShowName		  off
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion5"
	  SID			  "876"
	  Position		  [275, 576, 315, 594]
	  ShowName		  off
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion6"
	  SID			  "877"
	  Position		  [340, 661, 380, 679]
	  ShowName		  off
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion7"
	  SID			  "878"
	  Position		  [645, 476, 685, 494]
	  ShowName		  off
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Inc"
	  SID			  "879"
	  Position		  [20, 50, 55, 70]
	  Value			  "(67679-63393)/100"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Init"
	  SID			  "880"
	  Position		  [130, 170, 165, 190]
	  BlockMirror		  on
	  Value			  "63393"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  SID			  "881"
	  Ports			  [2, 1]
	  Position		  [475, 242, 505, 273]
	  ShowName		  off
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  SID			  "882"
	  Ports			  [1, 1]
	  Position		  [535, 340, 570, 360]
	  ShowName		  off
	  Operator		  "NOT"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator2"
	  SID			  "883"
	  Ports			  [2, 1]
	  Position		  [460, 422, 490, 453]
	  ShowName		  off
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator3"
	  SID			  "884"
	  Ports			  [2, 1]
	  Position		  [460, 602, 490, 633]
	  ShowName		  off
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator4"
	  SID			  "885"
	  Ports			  [1, 1]
	  Position		  [530, 520, 565, 540]
	  ShowName		  off
	  Operator		  "NOT"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator5"
	  SID			  "886"
	  Ports			  [1, 1]
	  Position		  [535, 700, 570, 720]
	  ShowName		  off
	  Operator		  "NOT"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator6"
	  SID			  "908"
	  Ports			  [2, 1]
	  Position		  [460, 82, 490, 113]
	  ShowName		  off
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "887"
	  Ports			  [6, 1]
	  Position		  [605, 215, 615, 755]
	  ShowName		  off
	  Inputs		  "6"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  "888"
	  Ports			  [2, 1]
	  Position		  [400, 282, 430, 313]
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator1"
	  SID			  "889"
	  Ports			  [2, 1]
	  Position		  [400, 197, 430, 228]
	  ShowName		  off
	  Operator		  "<="
	  InputSameDT		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator2"
	  SID			  "890"
	  Ports			  [2, 1]
	  Position		  [405, 467, 435, 498]
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator3"
	  SID			  "891"
	  Ports			  [2, 1]
	  Position		  [405, 382, 435, 413]
	  ShowName		  off
	  Operator		  "<="
	  InputSameDT		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator4"
	  SID			  "892"
	  Ports			  [2, 1]
	  Position		  [405, 647, 435, 678]
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator5"
	  SID			  "893"
	  Ports			  [2, 1]
	  Position		  [405, 562, 435, 593]
	  ShowName		  off
	  Operator		  "<="
	  InputSameDT		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  "894"
	  Position		  [60, 120, 90, 150]
	  BlockMirror		  on
	  Threshold		  "0.5"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Top"
	  SID			  "895"
	  Ports			  [1, 1]
	  Position		  [190, 120, 240, 150]
	  BlockMirror		  on
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  "<="
	  const			  "67679"
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  SID			  "896"
	  Position		  [270, 124, 305, 146]
	  BlockMirror		  on
	  X0			  "63393"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mid"
	  SID			  "901"
	  Ports			  [1, 1]
	  Position		  [375, 55, 425, 85]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  ">="
	  const			  "65535"
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mid_1"
	  SID			  "907"
	  Ports			  [1, 1]
	  Position		  [375, 100, 425, 130]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  "<="
	  const			  "65535"
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "G"
	  SID			  "897"
	  Position		  [725, 478, 755, 492]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "MRS"
	  SID			  "900"
	  Position		  [520, 93, 550, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [0, 65]
	    Branch {
	      DstBlock		      "Unit Delay"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 70]
	      Branch {
		DstBlock		"Relational\nOperator1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 85]
		Branch {
		  DstBlock		  "Relational\nOperator"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 100]
		  Branch {
		    DstBlock		    "Relational\nOperator3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 5]
		    DstBlock		    "Relational\nOperator2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    Branch {
		    DstBlock		    "Relational\nOperator5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "Relational\nOperator4"
		    DstPort		    1
		    }
		    }
		  }
		}
	      }
	    }
	  }
	  Branch {
	    DstBlock		    "mid"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inc"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  Points		  [-5, 0]
	  Branch {
	    DstBlock		    "Top"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25]
	    Branch {
	      Points		      [0, -15; -140, 0; 0, 30]
	      DstBlock		      "Switch"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 5]
	      DstBlock		      "mid_1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Top"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Init"
	  SrcPort		  1
	  Points		  [-10, 0; 0, -35]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [0, -60]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Bitwise\nOperator"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PWMA"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Data Type Conversion1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Bitwise\nOperator"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Bias"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Data Type Conversion1"
	  SrcPort		  1
	  DstBlock		  "Bias"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion2"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational\nOperator1"
	  SrcPort		  1
	  Points		  [10, 0; 0, 35]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  Points		  [10, 0; 0, -35]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Logical\nOperator1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Bitwise\nOperator1"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bias1"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Data Type Conversion3"
	  SrcPort		  1
	  DstBlock		  "Bias1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion4"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational\nOperator3"
	  SrcPort		  1
	  Points		  [0, 30]
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational\nOperator2"
	  SrcPort		  1
	  Points		  [0, -40]
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical\nOperator2"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Logical\nOperator4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "PWMB"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Data Type Conversion3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Bitwise\nOperator1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Bitwise\nOperator2"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bias2"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Data Type Conversion5"
	  SrcPort		  1
	  DstBlock		  "Bias2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion6"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational\nOperator5"
	  SrcPort		  1
	  Points		  [0, 30]
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational\nOperator4"
	  SrcPort		  1
	  Points		  [0, -40]
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical\nOperator3"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Logical\nOperator5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "PWMC"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Bitwise\nOperator2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Data Type Conversion5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical\nOperator4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Logical\nOperator5"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion7"
	  SrcPort		  1
	  DstBlock		  "G"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mid"
	  SrcPort		  1
	  Points		  [10, 0; 0, 20]
	  DstBlock		  "Logical\nOperator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mid_1"
	  SrcPort		  1
	  Points		  [10, 0; 0, -10]
	  DstBlock		  "Logical\nOperator6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical\nOperator6"
	  SrcPort		  1
	  DstBlock		  "MRS"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FOC_Controller"
      SID		      "46"
      Ports		      [5, 3]
      Position		      [835, 144, 955, 306]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		1
	Name			"u_d*"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		2
	Name			"u_q*"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"FOC_Controller"
	Location		[264, 75, 1347, 730]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	181
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"125"
	Block {
	  BlockType		  Inport
	  Name			  "i_al"
	  SID			  "47"
	  Position		  [130, 278, 160, 292]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i_be"
	  SID			  "48"
	  Position		  [160, 298, 190, 312]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "eps_e"
	  SID			  "49"
	  Position		  [130, 228, 160, 242]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "w_m"
	  SID			  "50"
	  Position		  [320, 458, 350, 472]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Ud"
	  SID			  "51"
	  Position		  [870, 358, 900, 372]
	  BlockMirror		  on
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "ACR_en"
	  SID			  "52"
	  Position		  [445, 160, 480, 180]
	  BackgroundColor	  "red"
	  SampleTime		  "T_ctrl"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ACR_id"
	  SID			  "53"
	  Ports			  [5, 3]
	  Position		  [575, 203, 660, 277]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "ACR_d"
	    PropagatedSignals	    "ud_pi[V] , id_ref[A], id_act[A]"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "ACR_id"
	    Location		    [323, 82, 1918, 1051]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "142"
	    Block {
	      BlockType		      Inport
	      Name		      "id_ref"
	      SID		      "54"
	      Position		      [20, 138, 50, 152]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "55"
	      Position		      [105, 218, 135, 232]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"id_act[A]"
		PropagatedSignals	"id[A]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "56"
	      Position		      [540, 248, 570, 262]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en_pi"
	      SID		      "57"
	      Position		      [800, 138, 830, 152]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "del_ud"
	      SID		      "58"
	      Position		      [470, 28, 500, 42]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      BusCreator
	      Name		      "Bus\nCreator"
	      SID		      "59"
	      Ports		      [3, 1]
	      Position		      [1010, 498, 1020, 572]
	      ShowName		      off
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Kf"
	      SID		      "60"
	      Position		      [630, 20, 685, 50]
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      "61"
	      Ports		      [2, 1]
	      Position		      [450, 217, 480, 248]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      MultiPortSwitch
	      Name		      "Sel_Fw"
	      SID		      "62"
	      Ports		      [3, 1]
	      Position		      [105, 122, 135, 168]
	      Inputs		      "2"
	      zeroidx		      off
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"id_ref[A]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Sel_id_ref"
	      SID		      "63"
	      Position		      [20, 97, 55, 123]
	      BackgroundColor	      "green"
	      Value		      "Sel_id_ref"
	      SampleTime	      "T_ctrl"
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "SwI"
	      SID		      "64"
	      Position		      [605, 226, 640, 264]
	      Threshold		      "0.5"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch_I_Clr"
	      SID		      "65"
	      Position		      [675, 364, 710, 456]
	      BlockMirror	      on
	      Threshold		      "0.5"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch_PI"
	      SID		      "66"
	      Position		      [870, 69, 905, 161]
	      Threshold		      "0.5"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"ud_pi[V] "
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Tni"
	      SID		      "67"
	      Position		      [545, 20, 600, 50]
	      Gain		      "Tni"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "TniRs_3"
	      SID		      "68"
	      Position		      [305, 205, 360, 235]
	      Gain		      "Kpi"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "Unit Delay"
	      SID		      "69"
	      Position		      [615, 298, 650, 332]
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "_Tni"
	      SID		      "70"
	      Position		      [500, 220, 555, 250]
	      Gain		      "1/Tni"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "dT_c"
	      SID		      "71"
	      Position		      [380, 225, 410, 255]
	      Value		      "T_ctrl"
	      SampleTime	      "T_ctrl"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "e_id"
	      SID		      "72"
	      Ports		      [2, 1]
	      Position		      [190, 202, 220, 233]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "id*"
	      SID		      "73"
	      Position		      [20, 182, 55, 208]
	      BackgroundColor	      "green"
	      Value		      "0"
	      SampleTime	      "T_ctrl"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "int"
	      SID		      "74"
	      Ports		      [2, 1]
	      Position		      [690, 276, 710, 329]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "pi"
	      SID		      "75"
	      Ports		      [3, 1]
	      Position		      [810, 48, 835, 122]
	      Inputs		      "+++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Data_bus"
	      SID		      "76"
	      Position		      [1055, 528, 1085, 542]
	      BackgroundColor	      "magenta"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "u_"
	      SID		      "77"
	      Position		      [965, 108, 995, 122]
	      BackgroundColor	      "magenta"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "d_id"
	      SID		      "78"
	      Position		      [320, 178, 350, 192]
	      BackgroundColor	      "magenta"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      Name		      "id_act[A]"
	      Labels		      [0, 0]
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"e_id"
		DstPort			2
	      }
	      Branch {
		Labels			[2, 0]
		Points			[0, 335]
		DstBlock		"Bus\nCreator"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Unit Delay"
	      SrcPort		      1
	      DstBlock		      "int"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "_Tni"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dT_c"
	      SrcPort		      1
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pi"
	      SrcPort		      1
	      DstBlock		      "Switch_PI"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en_pi"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Switch_PI"
		DstPort			3
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Switch_PI"
		DstPort			2
	      }
	      Branch {
		Points			[0, 265]
		Branch {
		  DstBlock		  "Switch_I_Clr"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 30]
		  DstBlock		  "Switch_I_Clr"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      Name		      "ud_pi[V] "
	      Labels		      [0, 0]
	      SrcBlock		      "Switch_PI"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"u_"
		DstPort			1
	      }
	      Branch {
		Labels			[1, 0]
		Points			[0, 395]
		DstBlock		"Bus\nCreator"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "_Tni"
	      SrcPort		      1
	      DstBlock		      "SwI"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"SwI"
		DstPort			3
	      }
	      Branch {
		Points			[0, -10]
		DstBlock		"SwI"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "SwI"
	      SrcPort		      1
	      Points		      [15, 0; 0, 45]
	      DstBlock		      "int"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "int"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"Switch_I_Clr"
		DstPort			1
	      }
	      Branch {
		Points			[0, -195]
		DstBlock		"pi"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Switch_I_Clr"
	      SrcPort		      1
	      Points		      [-70, 0]
	      DstBlock		      "Unit Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "del_ud"
	      SrcPort		      1
	      DstBlock		      "Tni"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Tni"
	      SrcPort		      1
	      DstBlock		      "Kf"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "e_id"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"TniRs_3"
		DstPort			1
	      }
	      Branch {
		Points			[0, -35]
		DstBlock		"d_id"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "id_ref"
	      SrcPort		      1
	      DstBlock		      "Sel_Fw"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "id*"
	      SrcPort		      1
	      Points		      [20, 0; 0, -35]
	      DstBlock		      "Sel_Fw"
	      DstPort		      3
	    }
	    Line {
	      Name		      "id_ref[A]"
	      Labels		      [0, 0]
	      SrcBlock		      "Sel_Fw"
	      SrcPort		      1
	      Points		      [35, 0; 0, 65]
	      Branch {
		DstBlock		"e_id"
		DstPort			1
	      }
	      Branch {
		Points			[0, 325]
		DstBlock		"Bus\nCreator"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Kf"
	      SrcPort		      1
	      Points		      [50, 0; 0, 25]
	      DstBlock		      "pi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sel_id_ref"
	      SrcPort		      1
	      Points		      [15, 0; 0, 20]
	      DstBlock		      "Sel_Fw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "TniRs_3"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[35, 0]
		DstBlock		"Product"
		DstPort			1
	      }
	      Branch {
		Points			[0, -135]
		DstBlock		"pi"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Bus\nCreator"
	      SrcPort		      1
	      DstBlock		      "Data_bus"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ACR_iq"
	  SID			  "79"
	  Ports			  [5, 3]
	  Position		  [575, 300, 660, 380]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "ACR_q"
	    PropagatedSignals	    "uq_pi[V], iq_ref[A], iq_act[A]"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "ACR_iq"
	    Location		    [54, -8, 1374, 776]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    208
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "120"
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "80"
	      Position		      [250, 168, 280, 182]
	      BackgroundColor	      "cyan"
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"iq_act[A]"
		PropagatedSignals	"iq[A]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "81"
	      Position		      [670, 203, 700, 217]
	      BackgroundColor	      "cyan"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en_pi"
	      SID		      "82"
	      Position		      [930, 168, 960, 182]
	      BackgroundColor	      "cyan"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "del_uq"
	      SID		      "83"
	      Position		      [670, 58, 700, 72]
	      BackgroundColor	      "cyan"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "iq_ref[A]"
	      SID		      "84"
	      Position		      [165, 153, 195, 167]
	      BackgroundColor	      "cyan"
	      Port		      "5"
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"iq_ref[A]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      BusCreator
	      Name		      "Bus\nCreator"
	      SID		      "85"
	      Ports		      [3, 1]
	      Position		      [1145, 460, 1155, 530]
	      ShowName		      off
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Kf"
	      SID		      "86"
	      Position		      [820, 50, 875, 80]
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      "87"
	      Ports		      [2, 1]
	      Position		      [585, 172, 615, 203]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "SwI"
	      SID		      "88"
	      Position		      [735, 181, 770, 219]
	      Threshold		      "0.5"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch_I_Clr"
	      SID		      "89"
	      Position		      [805, 319, 840, 411]
	      BlockMirror	      on
	      Threshold		      "0.5"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch_PI"
	      SID		      "90"
	      Position		      [1000, 89, 1035, 191]
	      Threshold		      "0.5"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"uq_pi[V]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Tni"
	      SID		      "91"
	      Position		      [735, 50, 790, 80]
	      Gain		      "Tni"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "TniRs_2"
	      SID		      "92"
	      Position		      [430, 155, 485, 185]
	      Gain		      "Kpi"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "Unit Delay"
	      SID		      "93"
	      Position		      [745, 253, 780, 287]
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "_Tni"
	      SID		      "94"
	      Position		      [640, 175, 695, 205]
	      Gain		      "1/Tni"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "dT_c"
	      SID		      "95"
	      Position		      [495, 180, 525, 210]
	      Value		      "T_ctrl"
	      SampleTime	      "T_ctrl"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "e_iq"
	      SID		      "96"
	      Ports		      [2, 1]
	      Position		      [340, 152, 370, 183]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "int"
	      SID		      "97"
	      Ports		      [2, 1]
	      Position		      [820, 231, 840, 284]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "pi"
	      SID		      "98"
	      Ports		      [3, 1]
	      Position		      [940, 74, 965, 126]
	      Inputs		      "+++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "DataBus"
	      SID		      "99"
	      Position		      [1200, 488, 1230, 502]
	      BackgroundColor	      "magenta"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "u_"
	      SID		      "100"
	      Position		      [1120, 133, 1150, 147]
	      BackgroundColor	      "magenta"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "d_iq"
	      SID		      "101"
	      Position		      [440, 73, 470, 87]
	      BackgroundColor	      "magenta"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Switch_I_Clr"
	      SrcPort		      1
	      Points		      [-70, 0]
	      DstBlock		      "Unit Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "int"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"Switch_I_Clr"
		DstPort			1
	      }
	      Branch {
		Points			[0, -145]
		DstBlock		"pi"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "SwI"
	      SrcPort		      1
	      Points		      [15, 0; 0, 45]
	      DstBlock		      "int"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -10]
		DstBlock		"SwI"
		DstPort			2
	      }
	      Branch {
		DstBlock		"SwI"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "_Tni"
	      SrcPort		      1
	      DstBlock		      "SwI"
	      DstPort		      1
	    }
	    Line {
	      Name		      "uq_pi[V]"
	      Labels		      [0, 0]
	      SrcBlock		      "Switch_PI"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"u_"
		DstPort			1
	      }
	      Branch {
		Labels			[2, 0]
		Points			[0, 330]
		DstBlock		"Bus\nCreator"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "en_pi"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 190]
		Branch {
		  Points		  [0, 30]
		  DstBlock		  "Switch_I_Clr"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "Switch_I_Clr"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[0, -35]
		DstBlock		"Switch_PI"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Switch_PI"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "pi"
	      SrcPort		      1
	      Points		      [0, 5]
	      DstBlock		      "Switch_PI"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dT_c"
	      SrcPort		      1
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "_Tni"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Unit Delay"
	      SrcPort		      1
	      DstBlock		      "int"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "e_iq"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, -90]
		DstBlock		"d_iq"
		DstPort			1
	      }
	      Branch {
		DstBlock		"TniRs_2"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "iq_act[A]"
	      Labels		      [0, 0]
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"e_iq"
		DstPort			2
	      }
	      Branch {
		Labels			[2, 0]
		Points			[0, 345]
		DstBlock		"Bus\nCreator"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Tni"
	      SrcPort		      1
	      DstBlock		      "Kf"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "del_uq"
	      SrcPort		      1
	      DstBlock		      "Tni"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "TniRs_2"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		Points			[35, 0]
		DstBlock		"Product"
		DstPort			1
	      }
	      Branch {
		Points			[0, -70]
		DstBlock		"pi"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Kf"
	      SrcPort		      1
	      Points		      [20, 0; 0, 20]
	      DstBlock		      "pi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bus\nCreator"
	      SrcPort		      1
	      DstBlock		      "DataBus"
	      DstPort		      1
	    }
	    Line {
	      Name		      "iq_ref[A]"
	      Labels		      [0, 0]
	      SrcBlock		      "iq_ref[A]"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		DstBlock		"e_iq"
		DstPort			1
	      }
	      Branch {
		Points			[0, 335]
		DstBlock		"Bus\nCreator"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ASR"
	  SID			  "103"
	  Ports			  [5, 2]
	  Position		  [145, 41, 210, 119]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "ASR"
	    PropagatedSignals	    "iq_req, n_ref_rpm, n_act_rpm"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "ASR"
	    Location		    [323, 82, 1918, 1051]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "142"
	    Block {
	      BlockType		      Inport
	      Name		      "n_ref"
	      SID		      "104"
	      Position		      [15, 138, 45, 152]
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"n_ref_rpm"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "n"
	      SID		      "105"
	      Position		      [15, 218, 45, 232]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"n_act_rpm"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "106"
	      Position		      [440, 248, 470, 262]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en_pi"
	      SID		      "107"
	      Position		      [700, 138, 730, 152]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "del_iq"
	      SID		      "108"
	      Position		      [370, 28, 400, 42]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      BusCreator
	      Name		      "Bus\nCreator"
	      SID		      "109"
	      Ports		      [3, 1]
	      Position		      [910, 498, 920, 572]
	      ShowName		      off
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Kf"
	      SID		      "110"
	      Position		      [530, 20, 585, 50]
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      "111"
	      Ports		      [2, 1]
	      Position		      [350, 217, 380, 248]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "SwI"
	      SID		      "112"
	      Position		      [505, 226, 540, 264]
	      Threshold		      "0.5"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch_I_Clr"
	      SID		      "113"
	      Position		      [575, 364, 610, 456]
	      BlockMirror	      on
	      Threshold		      "0.5"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch_PI"
	      SID		      "114"
	      Position		      [770, 69, 805, 161]
	      Threshold		      "0.5"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"iq_req"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "115"
	      Position		      [625, 25, 645, 45]
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Tni"
	      SID		      "116"
	      Position		      [445, 20, 500, 50]
	      Gain		      "Tni"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "TniRs_3"
	      SID		      "117"
	      Position		      [195, 205, 250, 235]
	      Gain		      "Kpi_n"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "Unit Delay"
	      SID		      "118"
	      Position		      [515, 298, 550, 332]
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "_Tni"
	      SID		      "119"
	      Position		      [400, 220, 455, 250]
	      Gain		      "1/Tni_n"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "dT_c"
	      SID		      "120"
	      Position		      [280, 225, 310, 255]
	      Value		      "T_ctrl"
	      SampleTime	      "T_ctrl"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "e_n"
	      SID		      "121"
	      Ports		      [2, 1]
	      Position		      [140, 202, 170, 233]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "int"
	      SID		      "122"
	      Ports		      [2, 1]
	      Position		      [590, 276, 610, 329]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "pi"
	      SID		      "123"
	      Ports		      [2, 1]
	      Position		      [705, 50, 730, 125]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Data_bus"
	      SID		      "124"
	      Position		      [955, 528, 985, 542]
	      BackgroundColor	      "magenta"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "iq_req"
	      SID		      "125"
	      Position		      [865, 108, 895, 122]
	      BackgroundColor	      "magenta"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      Name		      "n_act_rpm"
	      Labels		      [0, 0]
	      SrcBlock		      "n"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		DstBlock		"e_n"
		DstPort			2
	      }
	      Branch {
		Labels			[2, 0]
		Points			[0, 335]
		DstBlock		"Bus\nCreator"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Unit Delay"
	      SrcPort		      1
	      DstBlock		      "int"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "_Tni"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dT_c"
	      SrcPort		      1
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pi"
	      SrcPort		      1
	      DstBlock		      "Switch_PI"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en_pi"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Switch_PI"
		DstPort			3
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Switch_PI"
		DstPort			2
	      }
	      Branch {
		Points			[0, 265]
		Branch {
		  DstBlock		  "Switch_I_Clr"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 30]
		  DstBlock		  "Switch_I_Clr"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      Name		      "iq_req"
	      Labels		      [0, 0]
	      SrcBlock		      "Switch_PI"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"iq_req"
		DstPort			1
	      }
	      Branch {
		Labels			[1, 0]
		Points			[0, 395]
		DstBlock		"Bus\nCreator"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "_Tni"
	      SrcPort		      1
	      DstBlock		      "SwI"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"SwI"
		DstPort			3
	      }
	      Branch {
		Points			[0, -10]
		DstBlock		"SwI"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "SwI"
	      SrcPort		      1
	      Points		      [15, 0; 0, 45]
	      DstBlock		      "int"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "int"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"Switch_I_Clr"
		DstPort			1
	      }
	      Branch {
		Points			[0, -200]
		DstBlock		"pi"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Switch_I_Clr"
	      SrcPort		      1
	      Points		      [-70, 0]
	      DstBlock		      "Unit Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "del_iq"
	      SrcPort		      1
	      DstBlock		      "Tni"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Tni"
	      SrcPort		      1
	      DstBlock		      "Kf"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "e_n"
	      SrcPort		      1
	      DstBlock		      "TniRs_3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "n_ref_rpm"
	      Labels		      [1, 0]
	      SrcBlock		      "n_ref"
	      SrcPort		      1
	      Points		      [75, 0; 0, 65]
	      Branch {
		DstBlock		"e_n"
		DstPort			1
	      }
	      Branch {
		Points			[0, 325]
		DstBlock		"Bus\nCreator"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "TniRs_3"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[65, 0]
		DstBlock		"Product"
		DstPort			1
	      }
	      Branch {
		Points			[0, -150]
		DstBlock		"pi"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Bus\nCreator"
	      SrcPort		      1
	      DstBlock		      "Data_bus"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Kf"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "ASR_en"
	  SID			  "126"
	  Position		  [45, 88, 80, 102]
	  BackgroundColor	  "red"
	  SampleTime		  "T_ctrl"
	}
	Block {
	  BlockType		  BusCreator
	  Name			  "Bus\nCreator"
	  SID			  "127"
	  Ports			  [5, 1]
	  Position		  [855, 152, 860, 218]
	  ShowName		  off
	  Inputs		  "5"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  BusSelector
	  Name			  "Bus\nSelector"
	  SID			  "128"
	  Ports			  [1, 2]
	  Position		  [445, 261, 450, 299]
	  ShowName		  off
	  OutputSignals		  "id[A],iq[A]"
	  Port {
	    PortNumber		    1
	    Name		    "<id[A]>"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "<iq[A]>"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux2"
	  SID			  "138"
	  Ports			  [1, 2]
	  Position		  [975, 204, 985, 271]
	  ShowName		  off
	  Outputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux3"
	  SID			  "139"
	  Ports			  [1, 2]
	  Position		  [355, 366, 360, 404]
	  ShowName		  off
	  Outputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "FF"
	  SID			  "140"
	  Ports			  [3, 3]
	  Position		  [560, 459, 660, 501]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "FF"
	    Location		    [373, 179, 1204, 847]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "243"
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      SID		      "141"
	      Position		      [235, 98, 265, 112]
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"Speed_rad[s^-1]"
		PropagatedSignals	"w_e"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ctrl_id_bus"
	      SID		      "142"
	      Position		      [15, 203, 45, 217]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ctrl_iq_bus"
	      SID		      "143"
	      Position		      [15, 258, 45, 272]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      BusCreator
	      Name		      "Bus\nCreator"
	      SID		      "144"
	      Ports		      [3, 1]
	      Position		      [580, 306, 585, 344]
	      ShowName		      off
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      BusSelector
	      Name		      "Bus\nSelector1"
	      SID		      "145"
	      Ports		      [1, 2]
	      Position		      [70, 191, 75, 229]
	      ShowName		      off
	      OutputSignals	      "id_ref[A],id_act[A]"
	      Port {
		PortNumber		1
		Name			"<id_ref[A]>"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"<id_act[A]>"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      BusSelector
	      Name		      "Bus\nSelector2"
	      SID		      "146"
	      Ports		      [1, 2]
	      Position		      [70, 246, 75, 284]
	      ShowName		      off
	      OutputSignals	      "iq_ref[A],iq_act[A]"
	      Port {
		PortNumber		1
		Name			"<iq_ref[A]>"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"<iq_act[A]>"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Ld"
	      SID		      "147"
	      Position		      [390, 195, 420, 225]
	      Gain		      "Ls"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Lq"
	      SID		      "148"
	      Position		      [355, 140, 385, 170]
	      BlockRotation	      270
	      Gain		      "Ls"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Sel_id"
	      SID		      "149"
	      Position		      [130, 195, 160, 225]
	      Threshold		      "0.5"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		ShowPropagatedSignals	"on"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Sel_iq"
	      SID		      "150"
	      Position		      [130, 250, 160, 280]
	      Threshold		      "0.5"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		ShowPropagatedSignals	"on"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Sw_ref_act"
	      SID		      "151"
	      Position		      [25, 320, 55, 350]
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "min1"
	      SID		      "152"
	      Position		      [520, 99, 565, 131]
	      Gain		      "-1"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Bias
	      Name		      "psi_d"
	      SID		      "153"
	      Position		      [450, 195, 490, 225]
	      Bias		      "psi_p"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "ud_ff"
	      SID		      "154"
	      Ports		      [2, 1]
	      Position		      [455, 97, 485, 128]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "uq_ff2"
	      SID		      "155"
	      Ports		      [2, 1]
	      Position		      [555, 187, 585, 218]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "del_ud"
	      SID		      "156"
	      Position		      [625, 108, 655, 122]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "del_uq"
	      SID		      "157"
	      Position		      [625, 198, 655, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "DataBus"
	      SID		      "158"
	      Position		      [630, 318, 660, 332]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "ud_ff"
	      SrcPort		      1
	      DstBlock		      "min1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Speed_rad[s^-1]"
	      Labels		      [0, 0]
	      SrcBlock		      "we"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[125, 0]
		Branch {
		  DstBlock		  "ud_ff"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 55; 105, 0; 0, 35]
		  DstBlock		  "uq_ff2"
		  DstPort		  1
		}
	      }
	      Branch {
		Labels			[2, 0]
		Points			[0, 210]
		DstBlock		"Bus\nCreator"
		DstPort			1
	      }
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "Sel_iq"
	      SrcPort		      1
	      Points		      [90, 0; 0, -35; 80, 0]
	      Branch {
		Points			[35, 0]
		DstBlock		"Lq"
		DstPort			1
	      }
	      Branch {
		Points			[0, 105]
		DstBlock		"Bus\nCreator"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Lq"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "ud_ff"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "min1"
	      SrcPort		      1
	      DstBlock		      "del_ud"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "Sel_id"
	      SrcPort		      1
	      Points		      [155, 0]
	      Branch {
		DstBlock		"Ld"
		DstPort			1
	      }
	      Branch {
		Points			[0, 115]
		DstBlock		"Bus\nCreator"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Ld"
	      SrcPort		      1
	      DstBlock		      "psi_d"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "psi_d"
	      SrcPort		      1
	      DstBlock		      "uq_ff2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "uq_ff2"
	      SrcPort		      1
	      DstBlock		      "del_uq"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bus\nCreator"
	      SrcPort		      1
	      DstBlock		      "DataBus"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ctrl_id_bus"
	      SrcPort		      1
	      DstBlock		      "Bus\nSelector1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ctrl_iq_bus"
	      SrcPort		      1
	      DstBlock		      "Bus\nSelector2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "<id_ref[A]>"
	      Labels		      [0, 0]
	      SrcBlock		      "Bus\nSelector1"
	      SrcPort		      1
	      DstBlock		      "Sel_id"
	      DstPort		      1
	    }
	    Line {
	      Name		      "<id_act[A]>"
	      Labels		      [0, 0]
	      SrcBlock		      "Bus\nSelector1"
	      SrcPort		      2
	      DstBlock		      "Sel_id"
	      DstPort		      3
	    }
	    Line {
	      Name		      "<iq_ref[A]>"
	      Labels		      [1, 0]
	      SrcBlock		      "Bus\nSelector2"
	      SrcPort		      1
	      DstBlock		      "Sel_iq"
	      DstPort		      1
	    }
	    Line {
	      Name		      "<iq_act[A]>"
	      Labels		      [1, 1]
	      SrcBlock		      "Bus\nSelector2"
	      SrcPort		      2
	      DstBlock		      "Sel_iq"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Sw_ref_act"
	      SrcPort		      1
	      Points		      [35, 0; 0, -70]
	      Branch {
		Points			[0, -55]
		DstBlock		"Sel_id"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Sel_iq"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Ground
	  Name			  "Ground"
	  SID			  "159"
	  Position		  [75, 125, 95, 145]
	}
	Block {
	  BlockType		  Step
	  Name			  "Iq_ref"
	  SID			  "160"
	  Position		  [160, 170, 190, 200]
	  BackgroundColor	  "green"
	  Time			  "iq_set_step_time"
	  Before		  "iq_set_init_val"
	  After			  "iq_set_fin_val"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "161"
	  Ports			  [2, 1]
	  Position		  [290, 216, 295, 254]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "162"
	  Ports			  [2, 1]
	  Position		  [220, 276, 225, 314]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux2"
	  SID			  "163"
	  Ports			  [2, 1]
	  Position		  [740, 256, 745, 294]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux3"
	  SID			  "164"
	  Ports			  [2, 1]
	  Position		  [795, 459, 800, 486]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Pp"
	  SID			  "165"
	  Position		  [370, 450, 400, 480]
	  Gain			  "Pp"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortNumber		    1
	    Name		    "w_e"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  RateLimiter
	  Name			  "Rate Limiter"
	  SID			  "166"
	  Position		  [315, 115, 345, 145]
	  RisingSlewLimit	  "rate_i_rising"
	  FallingSlewLimit	  "rate_i_falling"
	  SampleTimeMode	  "inherited"
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition1"
	  SID			  "167"
	  Position		  [855, 81, 870, 99]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Integrity		  off
	  Deterministic		  off
	  OutPortSampleTime	  "T_ctrl*N_avr"
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition2"
	  SID			  "168"
	  Position		  [565, 57, 580, 73]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Integrity		  off
	  Deterministic		  off
	  OutPortSampleTime	  "T_ctrl"
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition3"
	  SID			  "169"
	  Position		  [640, 145, 660, 165]
	  ShowName		  off
	  Integrity		  off
	  Deterministic		  off
	  OutPortSampleTime	  "T_ctrl"
	  Port {
	    PortNumber		    1
	    Name		    "AVR"
	    PropagatedSignals	    "id_ref[A], u_max_sqr[V^2], u_req_sqr[V^2], Iq_sat[A], signal5"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition4"
	  SID			  "170"
	  Position		  [315, 244, 345, 276]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Integrity		  off
	  Deterministic		  off
	  OutPortSampleTime	  "T_ctrl"
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition5"
	  SID			  "171"
	  Position		  [565, 83, 580, 97]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Integrity		  off
	  Deterministic		  off
	  OutPortSampleTime	  "T_ctrl"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Saturation\nDynamic"
	  SID			  "174"
	  Ports			  [3, 1]
	  Position		  [380, 115, 425, 145]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Discontinuities/Saturation\nDynamic"
	  SourceType		  "Saturation Dynamic"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "Inherit: Same as second input"
	  OutputDataTypeScalingMode "Same as second input"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Sw_iq_ref"
	  SID			  "175"
	  Position		  [260, 115, 290, 145]
	  Threshold		  "0.5"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay1"
	  SID			  "178"
	  Position		  [295, 369, 335, 401]
	  ShowName		  off
	  SampleTime		  "T_ctrl"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay2"
	  SID			  "179"
	  Position		  [600, 56, 615, 74]
	  BlockMirror		  on
	  ShowName		  off
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay3"
	  SID			  "180"
	  Position		  [600, 81, 615, 99]
	  BlockMirror		  on
	  ShowName		  off
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "VectorRotator"
	  SID			  "181"
	  Ports			  [2, 1]
	  Position		  [365, 240, 415, 315]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "VectorRotator"
	    Location		    [54, -8, 1374, 776]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cos/sin"
	      SID		      "182"
	      Position		      [110, 103, 140, 117]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "al/be"
	      SID		      "183"
	      Position		      [110, 178, 140, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      BusCreator
	      Name		      "Bus\nCreator"
	      SID		      "184"
	      Ports		      [2, 1]
	      Position		      [470, 151, 475, 189]
	      ShowName		      off
	      Inputs		      "'id[A]','iq[A]'"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux"
	      SID		      "185"
	      Ports		      [1, 2]
	      Position		      [175, 91, 180, 129]
	      ShowName		      off
	      Outputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux1"
	      SID		      "186"
	      Ports		      [1, 2]
	      Position		      [175, 166, 180, 204]
	      ShowName		      off
	      Outputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "al_cos"
	      SID		      "187"
	      Ports		      [2, 1]
	      Position		      [240, 32, 270, 63]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "al_sin"
	      SID		      "188"
	      Ports		      [2, 1]
	      Position		      [260, 287, 290, 318]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "be_cos"
	      SID		      "189"
	      Ports		      [2, 1]
	      Position		      [260, 212, 290, 243]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "be_sin"
	      SID		      "190"
	      Ports		      [2, 1]
	      Position		      [260, 112, 290, 143]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "id"
	      SID		      "191"
	      Ports		      [2, 1]
	      Position		      [325, 42, 355, 73]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"id[A]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "iq"
	      SID		      "192"
	      Ports		      [2, 1]
	      Position		      [325, 247, 355, 278]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"iq[A]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "d/q"
	      SID		      "193"
	      Position		      [510, 163, 540, 177]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "cos/sin"
	      SrcPort		      1
	      DstBlock		      "Demux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "al/be"
	      SrcPort		      1
	      DstBlock		      "Demux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, -60]
		DstBlock		"al_cos"
		DstPort			1
	      }
	      Branch {
		Points			[0, 135]
		DstBlock		"be_cos"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, -120]
		DstBlock		"al_cos"
		DstPort			2
	      }
	      Branch {
		Points			[0, 120]
		DstBlock		"al_sin"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      2
	      Points		      [10, 0]
	      Branch {
		DstBlock		"be_sin"
		DstPort			1
	      }
	      Branch {
		Points			[0, 190]
		DstBlock		"al_sin"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Demux1"
	      SrcPort		      2
	      Points		      [50, 0]
	      Branch {
		Points			[0, -60]
		DstBlock		"be_sin"
		DstPort			2
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"be_cos"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "al_cos"
	      SrcPort		      1
	      DstBlock		      "id"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "be_sin"
	      SrcPort		      1
	      Points		      [5, 0; 0, -65]
	      DstBlock		      "id"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "be_cos"
	      SrcPort		      1
	      Points		      [10, 0; 0, 25]
	      DstBlock		      "iq"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "al_sin"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "iq"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Bus\nCreator"
	      SrcPort		      1
	      DstBlock		      "d/q"
	      DstPort		      1
	    }
	    Line {
	      Name		      "id[A]"
	      Labels		      [0, 0]
	      SrcBlock		      "id"
	      SrcPort		      1
	      Points		      [70, 0; 0, 100]
	      DstBlock		      "Bus\nCreator"
	      DstPort		      1
	    }
	    Line {
	      Name		      "iq[A]"
	      Labels		      [1, 0]
	      SrcBlock		      "iq"
	      SrcPort		      1
	      Points		      [70, 0; 0, -85]
	      DstBlock		      "Bus\nCreator"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "VolSaturation"
	  SID			  "194"
	  Ports			  [6, 5]
	  Position		  [825, 226, 910, 329]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "VolSaturation"
	    Location		    [54, 0, 1374, 780]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    239
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "145"
	    Block {
	      BlockType		      Inport
	      Name		      "ud"
	      SID		      "195"
	      Position		      [30, 43, 60, 57]
	      BackgroundColor	      "cyan"
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"ud_req[V]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "uq"
	      SID		      "196"
	      Position		      [30, 108, 60, 122]
	      BackgroundColor	      "cyan"
	      Port		      "2"
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"uq_req[V]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d_idq"
	      SID		      "197"
	      Position		      [550, 328, 580, 342]
	      BlockMirror	      on
	      BackgroundColor	      "cyan"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "udc"
	      SID		      "198"
	      Position		      [30, 288, 60, 302]
	      BackgroundColor	      "cyan"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "idq"
	      SID		      "199"
	      Position		      [590, 353, 620, 367]
	      BlockMirror	      on
	      BackgroundColor	      "cyan"
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "uff_dq"
	      SID		      "200"
	      Position		      [590, 303, 620, 317]
	      BlockMirror	      on
	      BackgroundColor	      "cyan"
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add"
	      SID		      "201"
	      Ports		      [2, 1]
	      Position		      [245, 77, 275, 108]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"u_req_sqr[V^2]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      BusCreator
	      Name		      "Bus\nCreator"
	      SID		      "202"
	      Ports		      [6, 1]
	      Position		      [855, 476, 860, 604]
	      ShowName		      off
	      Inputs		      "6"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "IfSat"
	      SID		      "203"
	      Ports		      [6, 2, 1]
	      Position		      [545, 142, 635, 283]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"IfSat"
		Location		[54, 0, 1374, 780]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	243
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"127"
		Block {
		  BlockType		  Inport
		  Name			  "udq"
		  SID			  "204"
		  Position		  [50, 28, 80, 42]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "u_max"
		  SID			  "205"
		  Position		  [20, 88, 50, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "u_amp"
		  SID			  "206"
		  Position		  [20, 118, 50, 132]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "idq"
		  SID			  "207"
		  Position		  [100, 308, 130, 322]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d_idq"
		  SID			  "208"
		  Position		  [60, 323, 90, 337]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "u_ff_dq"
		  SID			  "209"
		  Position		  [130, 338, 160, 352]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  EnablePort
		  Name			  "Enable"
		  SID			  "210"
		  Ports			  []
		  Position		  [470, 50, 490, 70]
		  PropagateVarSize	  "During execution"
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  SID			  "211"
		  Ports			  [1, 2]
		  Position		  [155, 16, 160, 54]
		  ShowName		  off
		  Outputs		  "2"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  MultiPortSwitch
		  Name			  "Index\nVector"
		  SID			  "212"
		  Ports			  [4, 1]
		  Position		  [410, 94, 445, 166]
		  zeroidx		  off
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Mux
		  Name			  "Mux"
		  SID			  "213"
		  Ports			  [2, 1]
		  Position		  [340, 61, 345, 99]
		  ShowName		  off
		  Inputs		  "2"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Mux
		  Name			  "Mux1"
		  SID			  "214"
		  Ports			  [2, 1]
		  Position		  [315, 201, 320, 239]
		  ShowName		  off
		  Inputs		  "2"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Mux
		  Name			  "Mux2"
		  SID			  "215"
		  Ports			  [2, 1]
		  Position		  [310, 302, 315, 353]
		  ShowName		  off
		  Inputs		  "2"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Sel_Sat"
		  SID			  "216"
		  Position		  [340, 20, 370, 50]
		  BackgroundColor	  "green"
		  SampleTime		  "T_ctrl"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "angle_method"
		  SID			  "217"
		  Ports			  [4, 2]
		  Position		  [185, 291, 285, 354]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "angle_method"
		    Location		    [16, 52, 1434, 868]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "124"
		    Block {
		    BlockType		    Inport
		    Name		    "u_max"
		    SID			    "218"
		    Position		    [180, 23, 210, 37]
		    BackgroundColor	    "cyan"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "idq"
		    SID			    "219"
		    Position		    [25, 33, 55, 47]
		    BackgroundColor	    "cyan"
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d_idq"
		    SID			    "220"
		    Position		    [560, 33, 590, 47]
		    BackgroundColor	    "cyan"
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "u_ff_dq"
		    SID			    "221"
		    Position		    [415, 28, 445, 42]
		    BackgroundColor	    "cyan"
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    ComplexToMagnitudeAngle
		    Name		    "Complex to\nMagnitude-Angle"
		    SID			    "222"
		    Ports		    [1, 2]
		    Position		    [355, 203, 385, 232]
		    Output		    "Magnitude and angle"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    SID			    "223"
		    Ports		    [1, 2]
		    Position		    [80, 21, 85, 59]
		    ShowName		    off
		    Outputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux1"
		    SID			    "224"
		    Ports		    [1, 2]
		    Position		    [610, 21, 615, 59]
		    ShowName		    off
		    Outputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux2"
		    SID			    "225"
		    Ports		    [1, 2]
		    Position		    [475, 16, 480, 54]
		    ShowName		    off
		    Outputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From1"
		    SID			    "226"
		    Position		    [150, 108, 185, 122]
		    BackgroundColor	    "yellow"
		    ShowName		    off
		    GotoTag		    "e_id"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From10"
		    SID			    "227"
		    Position		    [480, 289, 520, 311]
		    BackgroundColor	    "yellow"
		    ShowName		    off
		    GotoTag		    "Us"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From3"
		    SID			    "228"
		    Position		    [25, 178, 80, 192]
		    BackgroundColor	    "yellow"
		    ShowName		    off
		    GotoTag		    "u_d_ff"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From4"
		    SID			    "229"
		    Position		    [145, 263, 180, 277]
		    BackgroundColor	    "yellow"
		    ShowName		    off
		    GotoTag		    "e_iq"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From6"
		    SID			    "230"
		    Position		    [20, 333, 75, 347]
		    BackgroundColor	    "yellow"
		    ShowName		    off
		    GotoTag		    "u_q_ff"
		    }
		    Block {
		    BlockType		    From
		    Name		    "From9"
		    SID			    "231"
		    Position		    [475, 154, 515, 176]
		    BackgroundColor	    "yellow"
		    ShowName		    off
		    GotoTag		    "Us"
		    }
		    Block {
		    BlockType		    Goto
		    Name		    "Goto1"
		    SID			    "232"
		    Position		    [115, 19, 155, 41]
		    BackgroundColor	    "yellow"
		    ShowName		    off
		    GotoTag		    "id"
		    TagVisibility	    "local"
		    }
		    Block {
		    BlockType		    Goto
		    Name		    "Goto2"
		    SID			    "233"
		    Position		    [115, 39, 155, 61]
		    BackgroundColor	    "yellow"
		    ShowName		    off
		    GotoTag		    "iq"
		    TagVisibility	    "local"
		    }
		    Block {
		    BlockType		    Goto
		    Name		    "Goto3"
		    SID			    "234"
		    Position		    [335, 21, 375, 39]
		    BackgroundColor	    "yellow"
		    ShowName		    off
		    GotoTag		    "Us"
		    TagVisibility	    "local"
		    }
		    Block {
		    BlockType		    Goto
		    Name		    "Goto4"
		    SID			    "235"
		    Position		    [640, 19, 680, 41]
		    BackgroundColor	    "yellow"
		    ShowName		    off
		    GotoTag		    "e_id"
		    TagVisibility	    "local"
		    }
		    Block {
		    BlockType		    Goto
		    Name		    "Goto5"
		    SID			    "236"
		    Position		    [510, 14, 550, 36]
		    BackgroundColor	    "yellow"
		    ShowName		    off
		    GotoTag		    "u_d_ff"
		    TagVisibility	    "local"
		    }
		    Block {
		    BlockType		    Goto
		    Name		    "Goto6"
		    SID			    "237"
		    Position		    [510, 34, 550, 56]
		    BackgroundColor	    "yellow"
		    ShowName		    off
		    GotoTag		    "u_q_ff"
		    TagVisibility	    "local"
		    }
		    Block {
		    BlockType		    Goto
		    Name		    "Goto7"
		    SID			    "238"
		    Position		    [640, 39, 680, 61]
		    BackgroundColor	    "yellow"
		    ShowName		    off
		    GotoTag		    "e_iq"
		    TagVisibility	    "local"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    SID			    "239"
		    Position		    [360, 170, 380, 190]
		    BlockMirror		    on
		    NamePlacement	    "alternate"
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "cos_theta"
		    SID			    "240"
		    Ports		    [1, 1]
		    Position		    [495, 180, 525, 210]
		    Operator		    "cos"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "dT/Ls"
		    SID			    "241"
		    Position		    [105, 171, 185, 199]
		    Gain		    "T_ctrl/Ls"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "dT/Ls1"
		    SID			    "242"
		    Position		    [100, 326, 180, 354]
		    Gain		    "T_ctrl/Ls"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "limitUs"
		    SID			    "243"
		    Position		    [240, 16, 300, 44]
		    Gain		    "0.98"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Trigonometry
		    Name		    "sin_theta"
		    SID			    "244"
		    Ports		    [1, 1]
		    Position		    [495, 240, 525, 270]
		    }
		    Block {
		    BlockType		    Product
		    Name		    "ud"
		    SID			    "245"
		    Ports		    [2, 1]
		    Position		    [565, 157, 595, 188]
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "uq"
		    SID			    "246"
		    Ports		    [2, 1]
		    Position		    [575, 257, 605, 288]
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "xd"
		    SID			    "247"
		    Ports		    [2, 1]
		    Position		    [210, 104, 240, 206]
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    RealImagToComplex
		    Name		    "xd+jxq"
		    SID			    "248"
		    Ports		    [2, 1]
		    Position		    [295, 203, 325, 232]
		    Input		    "Real and imag"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "xq"
		    SID			    "249"
		    Ports		    [2, 1]
		    Position		    [210, 254, 240, 356]
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ud_sat"
		    SID			    "250"
		    Position		    [645, 168, 675, 182]
		    BackgroundColor	    "magenta"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "uq_sat"
		    SID			    "251"
		    Position		    [645, 268, 675, 282]
		    BackgroundColor	    "magenta"
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "idq"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d_idq"
		    SrcPort		    1
		    DstBlock		    "Demux1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    DstBlock		    "Goto1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    DstBlock		    "Goto2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "u_max"
		    SrcPort		    1
		    DstBlock		    "limitUs"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Complex to\nMagnitude-Angle"
		    SrcPort		    2
		    Points		    [80, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "cos_theta"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "sin_theta"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "From9"
		    SrcPort		    1
		    DstBlock		    "ud"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cos_theta"
		    SrcPort		    1
		    Points		    [20, 0]
		    DstBlock		    "ud"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sin_theta"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "uq"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "From10"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "uq"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    1
		    DstBlock		    "Goto5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    2
		    DstBlock		    "Goto6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "u_ff_dq"
		    SrcPort		    1
		    DstBlock		    "Demux2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    1
		    DstBlock		    "Goto4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    2
		    DstBlock		    "Goto7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "From1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "xd"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dT/Ls"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "xd"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "From3"
		    SrcPort		    1
		    DstBlock		    "dT/Ls"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "From4"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "xq"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dT/Ls1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "xq"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "From6"
		    SrcPort		    1
		    DstBlock		    "dT/Ls1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "xd"
		    SrcPort		    1
		    Points		    [20, 0; 0, 55]
		    DstBlock		    "xd+jxq"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "xq"
		    SrcPort		    1
		    Points		    [20, 0; 0, -80]
		    DstBlock		    "xd+jxq"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "xd+jxq"
		    SrcPort		    1
		    DstBlock		    "Complex to\nMagnitude-Angle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Complex to\nMagnitude-Angle"
		    SrcPort		    1
		    Points		    [30, 0; 0, -30]
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ud"
		    SrcPort		    1
		    DstBlock		    "ud_sat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "uq"
		    SrcPort		    1
		    DstBlock		    "uq_sat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "limitUs"
		    SrcPort		    1
		    DstBlock		    "Goto3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "d_priority"
		  SID			  "252"
		  Ports			  [2, 2]
		  Position		  [185, 199, 285, 241]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "d_priority"
		    Location		    [16, 52, 2036, 1488]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "udq"
		    SID			    "253"
		    Position		    [35, 113, 65, 127]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "u_max"
		    SID			    "254"
		    Position		    [50, 163, 80, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Abs
		    Name		    "Abs"
		    SID			    "255"
		    Position		    [455, 140, 485, 170]
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    SID			    "256"
		    Ports		    [1, 2]
		    Position		    [90, 101, 95, 139]
		    ShowName		    off
		    Outputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain"
		    SID			    "257"
		    Position		    [145, 115, 185, 135]
		    Gain		    "-1"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "Product"
		    SID			    "258"
		    Ports		    [2, 1]
		    Position		    [310, 102, 340, 133]
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "Product1"
		    SID			    "259"
		    Ports		    [2, 1]
		    Position		    [310, 162, 340, 193]
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Product
		    Name		    "Product2"
		    SID			    "260"
		    Ports		    [2, 1]
		    Position		    [580, 147, 610, 178]
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Saturation\nDynamic"
		    SID			    "261"
		    Ports		    [3, 1]
		    Position		    [205, 90, 250, 130]
		    LibraryVersion	    "1.225"
		    SourceBlock		    "simulink/Discontinuities/Saturation\nDynamic"
		    SourceType		    "Saturation Dynamic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    OutMin		    "[]"
		    OutMax		    "[]"
		    OutDataTypeStr	    "Inherit: Same as second input"
		    OutputDataTypeScalingMode "Same as second input"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    LockScale		    off
		    RndMeth		    "Floor"
		    DoSatur		    off
		    }
		    Block {
		    BlockType		    Signum
		    Name		    "Sign"
		    SID			    "262"
		    Position		    [270, 265, 300, 295]
		    }
		    Block {
		    BlockType		    Math
		    Name		    "Sqrt"
		    SID			    "263"
		    Ports		    [1, 1]
		    Position		    [515, 140, 545, 170]
		    Operator		    "sqrt"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Subtract"
		    SID			    "264"
		    Ports		    [2, 1]
		    Position		    [405, 137, 435, 168]
		    Inputs		    "-+"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ud_sat"
		    SID			    "265"
		    Position		    [610, 73, 640, 87]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "uq_sat"
		    SID			    "266"
		    Position		    [650, 158, 680, 172]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "u_max"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [155, 0]
		    Branch {
		    DstBlock		    "Product1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "Product1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -45]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Saturation\nDynamic"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Gain"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Product"
		    SrcPort		    1
		    Points		    [25, 0; 0, 25]
		    DstBlock		    "Subtract"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Product1"
		    SrcPort		    1
		    Points		    [25, 0; 0, -20]
		    DstBlock		    "Subtract"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subtract"
		    SrcPort		    1
		    DstBlock		    "Abs"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Saturation\nDynamic"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Product"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "Product"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "ud_sat"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Gain"
		    SrcPort		    1
		    DstBlock		    "Saturation\nDynamic"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Sqrt"
		    SrcPort		    1
		    DstBlock		    "Product2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "udq"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    DstBlock		    "Saturation\nDynamic"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    Points		    [10, 0; 0, 150]
		    DstBlock		    "Sign"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Sign"
		    SrcPort		    1
		    Points		    [260, 0]
		    DstBlock		    "Product2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Product2"
		    SrcPort		    1
		    DstBlock		    "uq_sat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Abs"
		    SrcPort		    1
		    DstBlock		    "Sqrt"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Constant
		  Name			  "disInt"
		  SID			  "267"
		  Position		  [60, 473, 125, 497]
		  Value			  "[0 0]"
		}
		Block {
		  BlockType		  Product
		  Name			  "fac"
		  SID			  "268"
		  Ports			  [2, 1]
		  Position		  [90, 80, 120, 140]
		  Inputs		  "*/"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "ud_sat"
		  SID			  "269"
		  Ports			  [2, 1]
		  Position		  [255, 17, 285, 48]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "uq_sat"
		  SID			  "270"
		  Ports			  [2, 1]
		  Position		  [255, 112, 285, 143]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "udq_sat"
		  SID			  "271"
		  Position		  [490, 123, 520, 137]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "en_int"
		  SID			  "272"
		  Position		  [155, 478, 185, 492]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "disInt"
		  SrcPort		  1
		  DstBlock		  "en_int"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "udq"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Demux"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 175]
		    DstBlock		    "d_priority"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "u_max"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "fac"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 135; 75, 0]
		    Branch {
		    DstBlock		    "d_priority"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "angle_method"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "u_amp"
		  SrcPort		  1
		  DstBlock		  "fac"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  DstBlock		  "ud_sat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fac"
		  SrcPort		  1
		  Points		  [75, 0]
		  Branch {
		    Points		    [0, -70]
		    DstBlock		    "ud_sat"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "uq_sat"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  2
		  Points		  [70, 0; 0, 75]
		  DstBlock		  "uq_sat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ud_sat"
		  SrcPort		  1
		  Points		  [20, 0; 0, 35]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "uq_sat"
		  SrcPort		  1
		  Points		  [20, 0; 0, -40]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d_priority"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "d_priority"
		  SrcPort		  2
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [15, 0; 0, 40]
		  DstBlock		  "Index\nVector"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [30, 0; 0, -80]
		  DstBlock		  "Index\nVector"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Index\nVector"
		  SrcPort		  1
		  DstBlock		  "udq_sat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sel_Sat"
		  SrcPort		  1
		  Points		  [10, 0; 0, 65]
		  DstBlock		  "Index\nVector"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "idq"
		  SrcPort		  1
		  DstBlock		  "angle_method"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "angle_method"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "angle_method"
		  SrcPort		  2
		  DstBlock		  "Mux2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  Points		  [55, 0; 0, -170]
		  DstBlock		  "Index\nVector"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "d_idq"
		  SrcPort		  1
		  DstBlock		  "angle_method"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "u_ff_dq"
		  SrcPort		  1
		  DstBlock		  "angle_method"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      "273"
	      Ports		      [2, 1]
	      Position		      [485, 136, 490, 174]
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Selector"
	      SID		      "274"
	      Ports		      [1, 1]
	      Position		      [751, 120, 779, 155]
	      BlockRotation	      270
	      ShowName		      off
	      InputPortWidth	      "2"
	      IndexOptions	      "Index vector (dialog)"
	      Indices		      "1"
	      OutputSizes	      "1"
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Selector1"
	      SID		      "275"
	      Ports		      [1, 1]
	      Position		      [786, 140, 814, 175]
	      BlockRotation	      270
	      ShowName		      off
	      InputPortWidth	      "2"
	      IndexOptions	      "Index vector (dialog)"
	      Indices		      "2"
	      OutputSizes	      "1"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "276"
	      Ports		      [2, 1]
	      Position		      [755, 20, 775, 40]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|-+"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      "277"
	      Ports		      [2, 1]
	      Position		      [790, 85, 810, 105]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|-+"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Sw_Udq"
	      SID		      "278"
	      Position		      [705, 175, 755, 215]
	      Threshold		      "0.5"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Sw_en"
	      SID		      "279"
	      Position		      [705, 335, 755, 375]
	      Threshold		      "0.5"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "Unit Delay"
	      SID		      "280"
	      Position		      [840, 17, 865, 43]
	      ShowName		      off
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "Unit Delay1"
	      SID		      "281"
	      Position		      [840, 82, 865, 108]
	      ShowName		      off
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Math
	      Name		      "amp_us*"
	      SID		      "282"
	      Ports		      [1, 1]
	      Position		      [315, 84, 335, 106]
	      Operator		      "sqrt"
	      Port {
		PortNumber		1
		Name			"U_req[V]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ifNotSat"
	      SID		      "283"
	      Ports		      [1, 2]
	      Position		      [535, 411, 625, 449]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"ifNotSat"
		Location		[282, 247, 892, 915]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "udq"
		  SID			  "284"
		  Position		  [75, 78, 105, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Constant
		  Name			  "enInt"
		  SID			  "285"
		  Position		  [240, 146, 290, 164]
		  Value			  "[1 1]"
		}
		Block {
		  BlockType		  Outport
		  Name			  "udq_sat"
		  SID			  "286"
		  Position		  [325, 78, 355, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "en_int"
		  SID			  "287"
		  Position		  [330, 148, 360, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "enInt"
		  SrcPort		  1
		  DstBlock		  "en_int"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "udq"
		  SrcPort		  1
		  DstBlock		  "udq_sat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "isSat"
	      SID		      "288"
	      Ports		      [2, 1]
	      Position		      [405, 87, 435, 118]
	      InputSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "u_dc_sqr"
	      SID		      "289"
	      Ports		      [2, 1]
	      Position		      [150, 520, 170, 540]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "u_max"
	      SID		      "290"
	      Position		      [120, 273, 225, 317]
	      Gain		      "1/sqrt(3)"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"U_max[V]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "u_max_sqr"
	      SID		      "291"
	      Position		      [190, 515, 235, 545]
	      Gain		      "1/3"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortNumber		1
		Name			"u_max_sqr[V^2]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Product
	      Name		      "ud_sqr"
	      SID		      "292"
	      Ports		      [2, 1]
	      Position		      [175, 42, 205, 73]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "uq_sqr"
	      SID		      "293"
	      Ports		      [2, 1]
	      Position		      [175, 107, 205, 138]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "udq_sat"
	      SID		      "294"
	      Position		      [830, 188, 860, 202]
	      BackgroundColor	      "magenta"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "en_idq_int"
	      SID		      "295"
	      Position		      [830, 348, 860, 362]
	      BackgroundColor	      "magenta"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "del_ud"
	      SID		      "296"
	      Position		      [910, 23, 940, 37]
	      BackgroundColor	      "magenta"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "del_uq"
	      SID		      "297"
	      Position		      [910, 88, 940, 102]
	      BackgroundColor	      "magenta"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "VolSat_Bus"
	      SID		      "298"
	      Position		      [895, 533, 925, 547]
	      BackgroundColor	      "magenta"
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      Name		      "ud_req[V]"
	      Labels		      [0, 0]
	      SrcBlock		      "ud"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[40, 0]
		Branch {
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "ud_sqr"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 15]
		    DstBlock		    "ud_sqr"
		    DstPort		    2
		  }
		}
		Branch {
		  Points		  [0, 95]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -20]
		  DstBlock		  "Sum"
		  DstPort		  1
		}
	      }
	      Branch {
		Labels			[2, 0]
		Points			[0, 520]
		DstBlock		"Bus\nCreator"
		DstPort			5
	      }
	    }
	    Line {
	      Name		      "uq_req[V]"
	      Labels		      [0, 0]
	      SrcBlock		      "uq"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[20, 0]
		Branch {
		  Points		  [55, 0]
		  Branch {
		    DstBlock		    "uq_sqr"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 15]
		    DstBlock		    "uq_sqr"
		    DstPort		    2
		  }
		}
		Branch {
		  Points		  [0, 140; 350, 0; 0, -90]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -70]
		    DstBlock		    "Sum1"
		    DstPort		    1
		  }
		}
	      }
	      Branch {
		Labels			[2, 0]
		Points			[0, 475]
		DstBlock		"Bus\nCreator"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "ud_sqr"
	      SrcPort		      1
	      Points		      [15, 0; 0, 25]
	      DstBlock		      "Add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "uq_sqr"
	      SrcPort		      1
	      Points		      [15, 0; 0, -25]
	      DstBlock		      "Add"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "udc"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"u_max"
		DstPort			1
	      }
	      Branch {
		Points			[0, 230; 0, 0]
		Branch {
		  DstBlock		  "u_dc_sqr"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 0; 0, 10]
		  DstBlock		  "u_dc_sqr"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      Name		      "u_req_sqr[V^2]"
	      Labels		      [0, 0]
	      SrcBlock		      "Add"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"amp_us*"
		DstPort			1
	      }
	      Branch {
		Labels			[2, 0]
		Points			[0, 455]
		DstBlock		"Bus\nCreator"
		DstPort			4
	      }
	    }
	    Line {
	      Name		      "U_req[V]"
	      Labels		      [0, 0]
	      SrcBlock		      "amp_us*"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"isSat"
		DstPort			1
	      }
	      Branch {
		Points			[0, 105]
		Branch {
		  DstBlock		  "IfSat"
		  DstPort		  3
		}
		Branch {
		  Labels		  [2, 0]
		  Points		  [0, 310]
		  DstBlock		  "Bus\nCreator"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "isSat"
	      SrcPort		      1
	      Points		      [150, 0]
	      Branch {
		Points			[75, 0; 0, 90]
		Branch {
		  DstBlock		  "Sw_Udq"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 160]
		  DstBlock		  "Sw_en"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"IfSat"
		DstPort			enable
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[30, 0]
		DstBlock		"IfSat"
		DstPort			1
	      }
	      Branch {
		Points			[0, 275]
		DstBlock		"ifNotSat"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "IfSat"
	      SrcPort		      1
	      DstBlock		      "Sw_Udq"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ifNotSat"
	      SrcPort		      1
	      Points		      [25, 0; 0, -210]
	      DstBlock		      "Sw_Udq"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ifNotSat"
	      SrcPort		      2
	      Points		      [55, 0; 0, -70]
	      DstBlock		      "Sw_en"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "IfSat"
	      SrcPort		      2
	      Points		      [45, 0; 0, 90]
	      DstBlock		      "Sw_en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sw_Udq"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Selector"
		DstPort			1
	      }
	      Branch {
		Points			[35, 0]
		Branch {
		  DstBlock		  "udq_sat"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Selector1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Sw_en"
	      SrcPort		      1
	      DstBlock		      "en_idq_int"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "Unit Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      DstBlock		      "Unit Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Selector"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Selector1"
	      SrcPort		      1
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Unit Delay"
	      SrcPort		      1
	      DstBlock		      "del_ud"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Unit Delay1"
	      SrcPort		      1
	      DstBlock		      "del_uq"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "idq"
	      SrcPort		      1
	      Points		      [-75, 0; 0, -135]
	      DstBlock		      "IfSat"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "d_idq"
	      SrcPort		      1
	      Points		      [-25, 0; 0, -85]
	      DstBlock		      "IfSat"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "uff_dq"
	      SrcPort		      1
	      Points		      [-55, 0]
	      DstBlock		      "IfSat"
	      DstPort		      6
	    }
	    Line {
	      Name		      "U_max[V]"
	      Labels		      [0, 0]
	      SrcBlock		      "u_max"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		Points			[95, 0; 0, -120]
		Branch {
		  DstBlock		  "IfSat"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -65]
		  DstBlock		  "isSat"
		  DstPort		  2
		}
	      }
	      Branch {
		Labels			[2, 0]
		Points			[0, 195]
		DstBlock		"Bus\nCreator"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Bus\nCreator"
	      SrcPort		      1
	      DstBlock		      "VolSat_Bus"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "u_dc_sqr"
	      SrcPort		      1
	      DstBlock		      "u_max_sqr"
	      DstPort		      1
	    }
	    Line {
	      Name		      "u_max_sqr[V^2]"
	      Labels		      [0, 1]
	      SrcBlock		      "u_max_sqr"
	      SrcPort		      1
	      DstBlock		      "Bus\nCreator"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "VoltageRegulator"
	  SID			  "299"
	  Ports			  [1, 3]
	  Position		  [660, 49, 760, 131]
	  BlockMirror		  on
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "VoltageRegulator"
	    Location		    [-1669, 74, -2, 1059]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    208
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "a4letter"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "121"
	    Block {
	      BlockType		      Inport
	      Name		      "DataBusVolSat"
	      SID		      "300"
	      Position		      [30, 33, 60, 47]
	      BackgroundColor	      "cyan"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      BusCreator
	      Name		      "Bus\nCreator"
	      SID		      "304"
	      Ports		      [5, 1]
	      Position		      [770, 241, 780, 329]
	      ShowName		      off
	      Inputs		      "5"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      BusSelector
	      Name		      "Bus\nSelector1"
	      SID		      "305"
	      Ports		      [1, 2]
	      Position		      [110, 21, 115, 59]
	      ShowName		      off
	      OutputSignals	      "u_max_sqr[V^2],u_req_sqr[V^2]"
	      Port {
		PortNumber		1
		Name			"<u_max_sqr[V^2]>"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"<u_req_sqr[V^2]>"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "I_max"
	      SID		      "341"
	      Position		      [500, 95, 530, 125]
	      Value		      "I_max"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "PI"
	      SID		      "342"
	      Ports		      [4, 1]
	      Position		      [275, 21, 375, 99]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"PI"
		Location		[6, 127, 1326, 907]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "u_max"
		  SID			  "343"
		  Position		  [45, 53, 75, 67]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "u_amp"
		  SID			  "344"
		  Position		  [45, 103, 75, 117]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  "345"
		  Position		  [465, 273, 495, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en_pi"
		  SID			  "346"
		  Position		  [765, 238, 795, 252]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  SID			  "347"
		  Position		  [730, 265, 755, 285]
		  Value			  "0"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant1"
		  SID			  "348"
		  Position		  [730, 455, 755, 475]
		  BlockMirror		  on
		  Value			  "0"
		}
		Block {
		  BlockType		  Gain
		  Name			  "Kpi_u"
		  SID			  "349"
		  Position		  [345, 75, 400, 105]
		  Gain			  "2^-4"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Kpi_u1"
		  SID			  "350"
		  Position		  [245, 245, 300, 275]
		  Gain			  "2^-6"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "SwI"
		  SID			  "351"
		  Position		  [530, 251, 565, 289]
		  Threshold		  "0.5"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch_I_Clr"
		  SID			  "352"
		  Position		  [630, 389, 665, 481]
		  BlockMirror		  on
		  Threshold		  "0.5"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch_PI"
		  SID			  "353"
		  Position		  [855, 199, 890, 291]
		  Threshold		  "0.5"
		  InputSameDT		  off
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "Unit Delay"
		  SID			  "354"
		  Position		  [570, 323, 605, 357]
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Sum
		  Name			  "e_u_req"
		  SID			  "355"
		  Ports			  [2, 1]
		  Position		  [130, 72, 160, 103]
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "int"
		  SID			  "356"
		  Ports			  [2, 1]
		  Position		  [640, 301, 660, 354]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "pi"
		  SID			  "357"
		  Ports			  [2, 1]
		  Position		  [770, 70, 795, 145]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "i_d"
		  SID			  "358"
		  Position		  [935, 238, 965, 252]
		  BackgroundColor	  "magenta"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "u_max"
		  SrcPort		  1
		  Points		  [30, 0; 0, 20]
		  DstBlock		  "e_u_req"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Unit Delay"
		  SrcPort		  1
		  DstBlock		  "int"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pi"
		  SrcPort		  1
		  Points		  [25, 0; 0, 105]
		  DstBlock		  "Switch_PI"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch_PI"
		  SrcPort		  1
		  DstBlock		  "i_d"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Kpi_u1"
		  SrcPort		  1
		  DstBlock		  "SwI"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "SwI"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -10]
		    DstBlock		    "SwI"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "SwI"
		  SrcPort		  1
		  Points		  [55, 0]
		  DstBlock		  "int"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "int"
		  SrcPort		  1
		  Points		  [41, 0]
		  Branch {
		    Points		    [0, -205]
		    DstBlock		    "pi"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 75]
		    DstBlock		    "Switch_I_Clr"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Switch_I_Clr"
		  SrcPort		  1
		  Points		  [-70, 0]
		  DstBlock		  "Unit Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "e_u_req"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 170]
		    DstBlock		    "Kpi_u1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Kpi_u"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "u_amp"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "e_u_req"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "en_pi"
		  SrcPort		  1
		  Points		  [18, 0]
		  Branch {
		    Points		    [0, 190]
		    DstBlock		    "Switch_I_Clr"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Switch_PI"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Switch_PI"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Switch_I_Clr"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Kpi_u"
		  SrcPort		  1
		  DstBlock		  "pi"
		  DstPort		  1
		}
		Annotation {
		  Name			  "Manual Swich\nRight Pos. Gain Scheduel\nLeft Pos. Constant Gain"
		  Position		  [284, 454]
		  BackgroundColor	  "yellow"
		  DropShadow		  on
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "SaturateIq"
	      SID		      "359"
	      Ports		      [2, 1]
	      Position		      [580, 144, 680, 186]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"Iq_sat[A]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"SaturateIq"
		Location		[108, 374, 606, 674]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CAN_I_max[A]"
		  SID			  "360"
		  Position		  [110, 148, 140, 162]
		  BackgroundColor	  "cyan"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Id_ref[A]"
		  SID			  "361"
		  Position		  [110, 118, 140, 132]
		  BackgroundColor	  "cyan"
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Saturate
		  Name			  "AntiDivByZero"
		  SID			  "362"
		  Ports			  [1, 1]
		  Position		  [185, 140, 215, 170]
		  InputPortMap		  "u0"
		  UpperLimit		  "inf"
		  LowerLimit		  "1"
		}
		Block {
		  BlockType		  Product
		  Name			  "Divide"
		  SID			  "363"
		  Ports			  [2, 1]
		  Position		  [255, 117, 285, 148]
		  Inputs		  "*/"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  SID			  "364"
		  Ports			  [2, 1]
		  Position		  [485, 127, 515, 158]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "acos"
		  SID			  "365"
		  Ports			  [1, 1]
		  Position		  [320, 120, 350, 150]
		  Operator		  "acos"
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "sin"
		  SID			  "366"
		  Ports			  [1, 1]
		  Position		  [385, 120, 415, 150]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Iq_sat[A]"
		  SID			  "367"
		  Position		  [550, 138, 580, 152]
		  BackgroundColor	  "magenta"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Id_ref[A]"
		  SrcPort		  1
		  DstBlock		  "Divide"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CAN_I_max[A]"
		  SrcPort		  1
		  DstBlock		  "AntiDivByZero"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AntiDivByZero"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "Divide"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 85; 205, 0; 0, -90]
		    DstBlock		    "Product"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Divide"
		  SrcPort		  1
		  DstBlock		  "acos"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "acos"
		  SrcPort		  1
		  DstBlock		  "sin"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sin"
		  SrcPort		  1
		  DstBlock		  "Product"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  DstBlock		  "Iq_sat[A]"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Saturate
	      Name		      "Saturation"
	      SID		      "368"
	      Ports		      [1, 1]
	      Position		      [430, 45, 460, 75]
	      InputPortMap	      "u0"
	      UpperLimit	      "0"
	      LowerLimit	      "Id_ref_min"
	      Port {
		PortNumber		1
		Name			"id_ref[A]"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "Unit Delay"
	      SID		      "371"
	      Position		      [265, 153, 300, 187]
	      BlockMirror	      on
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "en_avr"
	      SID		      "372"
	      Position		      [175, 80, 215, 100]
	      Value		      "en_avr"
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "isSaturated"
	      SID		      "373"
	      Ports		      [2, 1]
	      Position		      [325, 152, 355, 183]
	      BlockMirror	      on
	      Operator		      "=="
	      InputSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "id_ref"
	      SID		      "374"
	      Position		      [650, 213, 680, 227]
	      BackgroundColor	      "magenta"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "iq_ref_lim"
	      SID		      "375"
	      Position		      [795, 158, 825, 172]
	      BackgroundColor	      "magenta"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "DataBus"
	      SID		      "376"
	      Position		      [850, 278, 880, 292]
	      BackgroundColor	      "magenta"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "PI"
	      SrcPort		      1
	      Points		      [21, 0]
	      Branch {
		Points			[0, 100]
		DstBlock		"isSaturated"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Saturation"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "id_ref[A]"
	      Labels		      [0, 0]
	      SrcBlock		      "Saturation"
	      SrcPort		      1
	      Points		      [16, 0; 0, 115]
	      Branch {
		DstBlock		"isSaturated"
		DstPort			2
	      }
	      Branch {
		Labels			[3, 0]
		Points			[-1, 0; 0, 45; 70, 0]
		Branch {
		  Points		  [0, -45]
		  DstBlock		  "SaturateIq"
		  DstPort		  2
		}
		Branch {
		  Labels		  [2, 0]
		  Points		  [0, 35]
		  DstBlock		  "Bus\nCreator"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "id_ref"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "isSaturated"
	      SrcPort		      1
	      DstBlock		      "Unit Delay"
	      DstPort		      1
	    }
	    Line {
	      Name		      "<u_max_sqr[V^2]>"
	      Labels		      [0, 0]
	      SrcBlock		      "Bus\nSelector1"
	      SrcPort		      1
	      Points		      [120, 0]
	      Branch {
		DstBlock		"PI"
		DstPort			1
	      }
	      Branch {
		Labels			[2, 0]
		Points			[0, 240]
		DstBlock		"Bus\nCreator"
		DstPort			2
	      }
	    }
	    Line {
	      Name		      "<u_req_sqr[V^2]>"
	      Labels		      [0, 0]
	      SrcBlock		      "Bus\nSelector1"
	      SrcPort		      2
	      Points		      [20, 0]
	      Branch {
		DstBlock		"PI"
		DstPort			2
	      }
	      Branch {
		Labels			[2, 0]
		Points			[0, 235]
		DstBlock		"Bus\nCreator"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "en_avr"
	      SrcPort		      1
	      DstBlock		      "PI"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Unit Delay"
	      SrcPort		      1
	      Points		      [-99, 0; 0, -100]
	      DstBlock		      "PI"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "I_max"
	      SrcPort		      1
	      Points		      [5, 0; 0, 45]
	      DstBlock		      "SaturateIq"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Iq_sat[A]"
	      Labels		      [0, 0]
	      SrcBlock		      "SaturateIq"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		DstBlock		"iq_ref_lim"
		DstPort			1
	      }
	      Branch {
		Points			[0, 135]
		DstBlock		"Bus\nCreator"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "DataBusVolSat"
	      SrcPort		      1
	      DstBlock		      "Bus\nSelector1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bus\nCreator"
	      SrcPort		      1
	      DstBlock		      "DataBus"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Trigonometry
	  Name			  "cos"
	  SID			  "377"
	  Ports			  [1, 1]
	  Position		  [230, 195, 260, 225]
	  Operator		  "cos"
	}
	Block {
	  BlockType		  Constant
	  Name			  "iq_lo_lim"
	  SID			  "378"
	  Position		  [290, 172, 335, 188]
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sel_spd_mode1"
	  SID			  "382"
	  Position		  [165, 135, 205, 145]
	  BackgroundColor	  "green"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Value			  "Sel_Iq_ref"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sel_spd_mode2"
	  SID			  "383"
	  Position		  [40, 30, 80, 50]
	  BackgroundColor	  "green"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Value			  "Set_Speed_rpm"
	}
	Block {
	  BlockType		  Trigonometry
	  Name			  "sin"
	  SID			  "384"
	  Ports			  [1, 1]
	  Position		  [230, 245, 260, 275]
	}
	Block {
	  BlockType		  Sum
	  Name			  "ud"
	  SID			  "385"
	  Ports			  [2, 1]
	  Position		  [710, 230, 730, 250]
	  NamePlacement		  "alternate"
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "uq"
	  SID			  "386"
	  Ports			  [2, 1]
	  Position		  [735, 330, 755, 350]
	  NamePlacement		  "alternate"
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "w2rpm1"
	  SID			  "388"
	  Position		  [65, 53, 110, 77]
	  ShowName		  off
	  Gain			  "30/pi"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  InportShadow
	  Name			  "w_e1"
	  SID			  "389"
	  Position		  [15, 58, 45, 72]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchByDelayingOutsideSignal off
	  LatchInputForFeedbackSignals off
	}
	Block {
	  BlockType		  Outport
	  Name			  "u_d*[V]"
	  SID			  "390"
	  Position		  [1040, 213, 1070, 227]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "u_q*[V]"
	  SID			  "391"
	  Position		  [1040, 248, 1070, 262]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DataBus"
	  SID			  "392"
	  Position		  [885, 178, 915, 192]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "cos"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sin"
	  SrcPort		  1
	  Points		  [9, 0; 0, -15]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Rate Transition4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i_al"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i_be"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "VectorRotator"
	  DstPort		  2
	}
	Line {
	  Name			  "<id[A]>"
	  Labels		  [0, 0]
	  SrcBlock		  "Bus\nSelector"
	  SrcPort		  1
	  Points		  [65, 0; 0, -45]
	  DstBlock		  "ACR_id"
	  DstPort		  2
	}
	Line {
	  Name			  "<iq[A]>"
	  Labels		  [0, 0]
	  SrcBlock		  "Bus\nSelector"
	  SrcPort		  2
	  Points		  [65, 0; 0, 20]
	  DstBlock		  "ACR_iq"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ACR_id"
	  SrcPort		  2
	  DstBlock		  "ud"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ACR_iq"
	  SrcPort		  2
	  DstBlock		  "uq"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ud"
	  SrcPort		  1
	  DstBlock		  "VolSaturation"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "uq"
	  SrcPort		  1
	  Points		  [5, 0; 0, -85]
	  DstBlock		  "VolSaturation"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "w_m"
	  SrcPort		  1
	  DstBlock		  "Pp"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VolSaturation"
	  SrcPort		  1
	  DstBlock		  "Demux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Ud"
	  SrcPort		  1
	  Points		  [-95, 0; 0, -80]
	  DstBlock		  "VolSaturation"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Demux3"
	  SrcPort		  1
	  Points		  [165, 0; 0, -135]
	  DstBlock		  "ACR_id"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Demux3"
	  SrcPort		  2
	  Points		  [155, 0; 0, -70]
	  DstBlock		  "ACR_iq"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Unit Delay1"
	  SrcPort		  1
	  DstBlock		  "Demux3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ACR_id"
	  SrcPort		  3
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ACR_iq"
	  SrcPort		  3
	  Points		  [45, 0; 0, -80]
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [60, 0]
	  DstBlock		  "VolSaturation"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "VolSaturation"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "eps_e"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "cos"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "sin"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "FF"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ud"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "FF"
	  SrcPort		  2
	  Points		  [80, 0]
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "uq"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "VolSaturation"
	  SrcPort		  3
	  Points		  [40, 0; 0, 155; -405, 0; 0, -165]
	  DstBlock		  "ACR_id"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "VolSaturation"
	  SrcPort		  4
	  Points		  [25, 0; 0, 120; -380, 0]
	  DstBlock		  "ACR_iq"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Rate Transition4"
	  SrcPort		  1
	  DstBlock		  "VectorRotator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VolSaturation"
	  SrcPort		  2
	  Points		  [45, 0; 0, 305; -680, 0]
	  DstBlock		  "Unit Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ACR_en"
	  SrcPort		  1
	  Points		  [20, 0; 0, 85]
	  Branch {
	    DstBlock		    "ACR_id"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "ACR_iq"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "VolSaturation"
	  SrcPort		  5
	  Points		  [15, 0; 0, -230]
	  DstBlock		  "Rate Transition1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rate Transition1"
	  SrcPort		  1
	  DstBlock		  "VoltageRegulator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VoltageRegulator"
	  SrcPort		  1
	  DstBlock		  "Unit Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay2"
	  SrcPort		  1
	  DstBlock		  "Rate Transition2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rate Transition2"
	  SrcPort		  1
	  Points		  [-35, 0; 0, 145]
	  DstBlock		  "ACR_id"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VoltageRegulator"
	  SrcPort		  3
	  Points		  [-45, 0; 0, 40]
	  DstBlock		  "Rate Transition3"
	  DstPort		  1
	}
	Line {
	  Name			  "AVR"
	  Labels		  [0, 0]
	  SrcBlock		  "Rate Transition3"
	  SrcPort		  1
	  DstBlock		  "Bus\nCreator"
	  DstPort		  1
	}
	Line {
	  Name			  "ACR_d"
	  Labels		  [0, 0]
	  SrcBlock		  "ACR_id"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [0, 340; -205, 0; 0, -75]
	    DstBlock		    "FF"
	    DstPort		    2
	  }
	  Branch {
	    Labels		    [3, 0]
	    Points		    [35, 0; 0, -45]
	    DstBlock		    "Bus\nCreator"
	    DstPort		    2
	  }
	}
	Line {
	  Name			  "ACR_q"
	  Labels		  [0, 0]
	  SrcBlock		  "ACR_iq"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 220; -160, 0; 0, -40]
	    DstBlock		    "FF"
	    DstPort		    3
	  }
	  Branch {
	    Labels		    [3, 0]
	    Points		    [80, 0; 0, -130]
	    DstBlock		    "Bus\nCreator"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Bus\nCreator"
	  SrcPort		  1
	  DstBlock		  "DataBus"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VoltageRegulator"
	  SrcPort		  2
	  DstBlock		  "Unit Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay3"
	  SrcPort		  1
	  DstBlock		  "Rate Transition5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VectorRotator"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Bus\nSelector"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 125; 360, 0; 0, -105]
	    DstBlock		    "VolSaturation"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "Rate Limiter"
	  SrcPort		  1
	  DstBlock		  "Saturation\nDynamic"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "iq_lo_lim"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Saturation\nDynamic"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Rate Transition5"
	  SrcPort		  1
	  Points		  [-195, 0]
	  DstBlock		  "Saturation\nDynamic"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Saturation\nDynamic"
	  SrcPort		  1
	  Points		  [65, 0; 0, 240]
	  DstBlock		  "ACR_iq"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Sw_iq_ref"
	  SrcPort		  1
	  DstBlock		  "Rate Limiter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ASR"
	  SrcPort		  2
	  Points		  [15, 0; 0, 20]
	  DstBlock		  "Sw_iq_ref"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Iq_ref"
	  SrcPort		  1
	  Points		  [25, 0; 0, -45]
	  DstBlock		  "Sw_iq_ref"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "sel_spd_mode1"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "Sw_iq_ref"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ASR_en"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "ASR"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "ASR"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "sel_spd_mode2"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "ASR"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Ground"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "ASR"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "w_e1"
	  SrcPort		  1
	  DstBlock		  "w2rpm1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "w2rpm1"
	  SrcPort		  1
	  DstBlock		  "ASR"
	  DstPort		  2
	}
	Line {
	  Name			  "w_e"
	  Labels		  [0, 0]
	  SrcBlock		  "Pp"
	  SrcPort		  1
	  Points		  [80, 0]
	  Branch {
	    DstBlock		    "FF"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [2, 0]
	    Points		    [0, -265]
	    DstBlock		    "Bus\nCreator"
	    DstPort		    4
	  }
	}
	Line {
	  Name			  "ASR"
	  Labels		  [0, 0]
	  SrcBlock		  "ASR"
	  SrcPort		  1
	  Points		  [300, 0; 0, 125; 230, 0; 0, 30]
	  DstBlock		  "Bus\nCreator"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Demux2"
	  SrcPort		  1
	  DstBlock		  "u_d*[V]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux2"
	  SrcPort		  2
	  DstBlock		  "u_q*[V]"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Gain
      Name		      "Gain"
      SID		      "393"
      Position		      [1015, 515, 1045, 545]
      Gain		      "1/2"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain1"
      SID		      "394"
      Position		      [1015, 565, 1045, 595]
      Gain		      "1/2"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain2"
      SID		      "395"
      Position		      [660, 515, 690, 545]
      Gain		      "-1"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      SubSystem
      Name		      "IDEAL_VSI"
      SID		      "396"
      Ports		      [10, 4]
      Position		      [240, 139, 345, 451]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"IDEAL_VSI"
	Location		[16, 52, 1418, 892]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	259
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"156"
	Block {
	  BlockType		  Inport
	  Name			  "HSa"
	  SID			  "397"
	  Position		  [35, 33, 65, 47]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "LSa"
	  SID			  "398"
	  Position		  [35, 63, 65, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "HSb"
	  SID			  "399"
	  Position		  [30, 313, 60, 327]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "LSb"
	  SID			  "400"
	  Position		  [30, 343, 60, 357]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "HSc"
	  SID			  "401"
	  Position		  [330, 33, 360, 47]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "LSc"
	  SID			  "402"
	  Position		  [330, 63, 360, 77]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i_a[A]"
	  SID			  "403"
	  Position		  [35, 93, 65, 107]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i_b[A]"
	  SID			  "404"
	  Position		  [30, 373, 60, 387]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i_c[A]"
	  SID			  "405"
	  Position		  [330, 93, 360, 107]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "v_dc[V]"
	  SID			  "406"
	  Position		  [15, 263, 45, 277]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "407"
	  Ports			  [3, 1]
	  Position		  [465, 264, 480, 346]
	  ShowName		  off
	  Inputs		  "+++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero"
	  SID			  "408"
	  Ports			  [1, 1]
	  Position		  [120, 93, 150, 107]
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  ">="
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero1"
	  SID			  "409"
	  Ports			  [1, 1]
	  Position		  [120, 373, 150, 387]
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  ">="
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero2"
	  SID			  "410"
	  Ports			  [1, 1]
	  Position		  [425, 93, 455, 107]
	  ShowName		  off
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  ">="
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "411"
	  Position		  [120, 153, 150, 167]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "412"
	  Position		  [120, 433, 150, 447]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "413"
	  Position		  [425, 153, 455, 167]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion"
	  SID			  "414"
	  Position		  [95, 33, 145, 47]
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion1"
	  SID			  "415"
	  Position		  [95, 63, 145, 77]
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion2"
	  SID			  "416"
	  Position		  [400, 33, 450, 47]
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion3"
	  SID			  "417"
	  Position		  [400, 63, 450, 77]
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion6"
	  SID			  "418"
	  Position		  [95, 313, 145, 327]
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion7"
	  SID			  "419"
	  Position		  [95, 343, 145, 357]
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  SID			  "420"
	  Ports			  [2, 1]
	  Position		  [170, 24, 200, 86]
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  SID			  "421"
	  Ports			  [2, 1]
	  Position		  [170, 304, 200, 366]
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator2"
	  SID			  "422"
	  Ports			  [2, 1]
	  Position		  [475, 24, 505, 86]
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "423"
	  Ports			  [2, 1]
	  Position		  [165, 187, 195, 218]
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  SID			  "424"
	  Ports			  [2, 1]
	  Position		  [165, 467, 195, 498]
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product2"
	  SID			  "425"
	  Ports			  [2, 1]
	  Position		  [470, 187, 500, 218]
	  ShowName		  off
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Selector"
	  SID			  "426"
	  Ports			  [3, 1]
	  Position		  [220, 14, 250, 246]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Selector"
	    Location		    [208, 102, 818, 770]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sel"
	      SID		      "427"
	      Position		      [60, 43, 90, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d0"
	      SID		      "428"
	      Position		      [100, 118, 130, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d1"
	      SID		      "429"
	      Position		      [95, 198, 125, 212]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      If
	      Name		      "If"
	      SID		      "430"
	      Ports		      [1, 2]
	      Position		      [130, 30, 225, 70]
	      IfExpression	      "u1 == 0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "If Action\nSubsystem"
	      SID		      "431"
	      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [170, 107, 240, 143]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"If Action\nSubsystem"
		Location		[282, 247, 892, 915]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "432"
		  Position		  [75, 78, 105, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "433"
		  Position		  [170, 15, 229, 43]
		  PropagateVarSize	  "During execution"
		  ActionType		  "then"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "434"
		  Position		  [325, 78, 355, 92]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "If Action\nSubsystem1"
	      SID		      "435"
	      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [175, 187, 245, 223]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"If Action\nSubsystem1"
		Location		[282, 247, 892, 915]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "436"
		  Position		  [75, 78, 105, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "437"
		  Position		  [170, 15, 229, 43]
		  PropagateVarSize	  "During execution"
		  ActionType		  "else"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "438"
		  Position		  [325, 78, 355, 92]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Merge
	      Name		      "Merge"
	      SID		      "439"
	      Ports		      [2, 1]
	      Position		      [275, 145, 315, 185]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      " "
	      SID		      "440"
	      Position		      [345, 158, 375, 172]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "sel"
	      SrcPort		      1
	      DstBlock		      "If"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If"
	      SrcPort		      1
	      Points		      [5, 0; 0, 52]
	      DstBlock		      "If Action\nSubsystem"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "d0"
	      SrcPort		      1
	      DstBlock		      "If Action\nSubsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d1"
	      SrcPort		      1
	      DstBlock		      "If Action\nSubsystem1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If"
	      SrcPort		      2
	      Points		      [20, 0; 0, 115; -40, 0]
	      DstBlock		      "If Action\nSubsystem1"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "If Action\nSubsystem"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Merge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If Action\nSubsystem1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Merge"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Merge"
	      SrcPort		      1
	      DstBlock		      " "
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Selector1"
	  SID			  "441"
	  Ports			  [3, 1]
	  Position		  [170, 88, 195, 172]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Selector1"
	    Location		    [208, 102, 818, 770]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sel"
	      SID		      "442"
	      Position		      [60, 43, 90, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d0"
	      SID		      "443"
	      Position		      [100, 118, 130, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d1"
	      SID		      "444"
	      Position		      [95, 198, 125, 212]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      If
	      Name		      "If"
	      SID		      "445"
	      Ports		      [1, 2]
	      Position		      [130, 30, 225, 70]
	      IfExpression	      "u1 == 0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "If Action\nSubsystem"
	      SID		      "446"
	      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [170, 107, 240, 143]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"If Action\nSubsystem"
		Location		[282, 247, 892, 915]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "447"
		  Position		  [75, 78, 105, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "448"
		  Position		  [170, 15, 229, 43]
		  PropagateVarSize	  "During execution"
		  ActionType		  "then"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "449"
		  Position		  [325, 78, 355, 92]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "If Action\nSubsystem1"
	      SID		      "450"
	      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [175, 187, 245, 223]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"If Action\nSubsystem1"
		Location		[282, 247, 892, 915]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "451"
		  Position		  [75, 78, 105, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "452"
		  Position		  [170, 15, 229, 43]
		  PropagateVarSize	  "During execution"
		  ActionType		  "else"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "453"
		  Position		  [325, 78, 355, 92]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Merge
	      Name		      "Merge"
	      SID		      "454"
	      Ports		      [2, 1]
	      Position		      [275, 145, 315, 185]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      " "
	      SID		      "455"
	      Position		      [345, 158, 375, 172]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Merge"
	      SrcPort		      1
	      DstBlock		      " "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If Action\nSubsystem1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Merge"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "If Action\nSubsystem"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Merge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If"
	      SrcPort		      2
	      Points		      [20, 0; 0, 115; -40, 0]
	      DstBlock		      "If Action\nSubsystem1"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "d1"
	      SrcPort		      1
	      DstBlock		      "If Action\nSubsystem1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d0"
	      SrcPort		      1
	      DstBlock		      "If Action\nSubsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If"
	      SrcPort		      1
	      Points		      [5, 0; 0, 52]
	      DstBlock		      "If Action\nSubsystem"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "sel"
	      SrcPort		      1
	      DstBlock		      "If"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Selector2"
	  SID			  "456"
	  Ports			  [3, 1]
	  Position		  [220, 294, 250, 526]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Selector2"
	    Location		    [208, 102, 818, 770]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sel"
	      SID		      "457"
	      Position		      [60, 43, 90, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d0"
	      SID		      "458"
	      Position		      [100, 118, 130, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d1"
	      SID		      "459"
	      Position		      [95, 198, 125, 212]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      If
	      Name		      "If"
	      SID		      "460"
	      Ports		      [1, 2]
	      Position		      [130, 30, 225, 70]
	      IfExpression	      "u1 == 0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "If Action\nSubsystem"
	      SID		      "461"
	      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [170, 107, 240, 143]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"If Action\nSubsystem"
		Location		[282, 247, 892, 915]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "462"
		  Position		  [75, 78, 105, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "463"
		  Position		  [170, 15, 229, 43]
		  PropagateVarSize	  "During execution"
		  ActionType		  "then"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "464"
		  Position		  [325, 78, 355, 92]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "If Action\nSubsystem1"
	      SID		      "465"
	      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [175, 187, 245, 223]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"If Action\nSubsystem1"
		Location		[282, 247, 892, 915]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "466"
		  Position		  [75, 78, 105, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "467"
		  Position		  [170, 15, 229, 43]
		  PropagateVarSize	  "During execution"
		  ActionType		  "else"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "468"
		  Position		  [325, 78, 355, 92]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Merge
	      Name		      "Merge"
	      SID		      "469"
	      Ports		      [2, 1]
	      Position		      [275, 145, 315, 185]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      " "
	      SID		      "470"
	      Position		      [345, 158, 375, 172]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "sel"
	      SrcPort		      1
	      DstBlock		      "If"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If"
	      SrcPort		      1
	      Points		      [5, 0; 0, 52]
	      DstBlock		      "If Action\nSubsystem"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "d0"
	      SrcPort		      1
	      DstBlock		      "If Action\nSubsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d1"
	      SrcPort		      1
	      DstBlock		      "If Action\nSubsystem1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If"
	      SrcPort		      2
	      Points		      [20, 0; 0, 115; -40, 0]
	      DstBlock		      "If Action\nSubsystem1"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "If Action\nSubsystem"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Merge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If Action\nSubsystem1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Merge"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Merge"
	      SrcPort		      1
	      DstBlock		      " "
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Selector3"
	  SID			  "471"
	  Ports			  [3, 1]
	  Position		  [170, 368, 195, 452]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Selector3"
	    Location		    [208, 102, 818, 770]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sel"
	      SID		      "472"
	      Position		      [60, 43, 90, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d0"
	      SID		      "473"
	      Position		      [100, 118, 130, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d1"
	      SID		      "474"
	      Position		      [95, 198, 125, 212]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      If
	      Name		      "If"
	      SID		      "475"
	      Ports		      [1, 2]
	      Position		      [130, 30, 225, 70]
	      IfExpression	      "u1 == 0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "If Action\nSubsystem"
	      SID		      "476"
	      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [170, 107, 240, 143]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"If Action\nSubsystem"
		Location		[282, 247, 892, 915]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "477"
		  Position		  [75, 78, 105, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "478"
		  Position		  [170, 15, 229, 43]
		  PropagateVarSize	  "During execution"
		  ActionType		  "then"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "479"
		  Position		  [325, 78, 355, 92]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "If Action\nSubsystem1"
	      SID		      "480"
	      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [175, 187, 245, 223]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"If Action\nSubsystem1"
		Location		[282, 247, 892, 915]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "481"
		  Position		  [75, 78, 105, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "482"
		  Position		  [170, 15, 229, 43]
		  PropagateVarSize	  "During execution"
		  ActionType		  "else"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "483"
		  Position		  [325, 78, 355, 92]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Merge
	      Name		      "Merge"
	      SID		      "484"
	      Ports		      [2, 1]
	      Position		      [275, 145, 315, 185]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      " "
	      SID		      "485"
	      Position		      [345, 158, 375, 172]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Merge"
	      SrcPort		      1
	      DstBlock		      " "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If Action\nSubsystem1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Merge"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "If Action\nSubsystem"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Merge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If"
	      SrcPort		      2
	      Points		      [20, 0; 0, 115; -40, 0]
	      DstBlock		      "If Action\nSubsystem1"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "d1"
	      SrcPort		      1
	      DstBlock		      "If Action\nSubsystem1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d0"
	      SrcPort		      1
	      DstBlock		      "If Action\nSubsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If"
	      SrcPort		      1
	      Points		      [5, 0; 0, 52]
	      DstBlock		      "If Action\nSubsystem"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "sel"
	      SrcPort		      1
	      DstBlock		      "If"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Selector4"
	  SID			  "486"
	  Ports			  [3, 1]
	  Position		  [525, 14, 555, 246]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Selector4"
	    Location		    [208, 102, 818, 770]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sel"
	      SID		      "487"
	      Position		      [60, 43, 90, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d0"
	      SID		      "488"
	      Position		      [100, 118, 130, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d1"
	      SID		      "489"
	      Position		      [95, 198, 125, 212]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      If
	      Name		      "If"
	      SID		      "490"
	      Ports		      [1, 2]
	      Position		      [130, 30, 225, 70]
	      IfExpression	      "u1 == 0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "If Action\nSubsystem"
	      SID		      "491"
	      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [170, 107, 240, 143]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"If Action\nSubsystem"
		Location		[282, 247, 892, 915]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "492"
		  Position		  [75, 78, 105, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "493"
		  Position		  [170, 15, 229, 43]
		  PropagateVarSize	  "During execution"
		  ActionType		  "then"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "494"
		  Position		  [325, 78, 355, 92]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "If Action\nSubsystem1"
	      SID		      "495"
	      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [175, 187, 245, 223]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"If Action\nSubsystem1"
		Location		[282, 247, 892, 915]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "496"
		  Position		  [75, 78, 105, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "497"
		  Position		  [170, 15, 229, 43]
		  PropagateVarSize	  "During execution"
		  ActionType		  "else"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "498"
		  Position		  [325, 78, 355, 92]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Merge
	      Name		      "Merge"
	      SID		      "499"
	      Ports		      [2, 1]
	      Position		      [275, 145, 315, 185]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      " "
	      SID		      "500"
	      Position		      [345, 158, 375, 172]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "sel"
	      SrcPort		      1
	      DstBlock		      "If"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If"
	      SrcPort		      1
	      Points		      [5, 0; 0, 52]
	      DstBlock		      "If Action\nSubsystem"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "d0"
	      SrcPort		      1
	      DstBlock		      "If Action\nSubsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d1"
	      SrcPort		      1
	      DstBlock		      "If Action\nSubsystem1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If"
	      SrcPort		      2
	      Points		      [20, 0; 0, 115; -40, 0]
	      DstBlock		      "If Action\nSubsystem1"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "If Action\nSubsystem"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Merge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If Action\nSubsystem1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Merge"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Merge"
	      SrcPort		      1
	      DstBlock		      " "
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Selector5"
	  SID			  "501"
	  Ports			  [3, 1]
	  Position		  [475, 88, 500, 172]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Selector5"
	    Location		    [208, 102, 818, 770]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sel"
	      SID		      "502"
	      Position		      [60, 43, 90, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d0"
	      SID		      "503"
	      Position		      [100, 118, 130, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d1"
	      SID		      "504"
	      Position		      [95, 198, 125, 212]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      If
	      Name		      "If"
	      SID		      "505"
	      Ports		      [1, 2]
	      Position		      [130, 30, 225, 70]
	      IfExpression	      "u1 == 0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "If Action\nSubsystem"
	      SID		      "506"
	      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [170, 107, 240, 143]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"If Action\nSubsystem"
		Location		[282, 247, 892, 915]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "507"
		  Position		  [75, 78, 105, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "508"
		  Position		  [170, 15, 229, 43]
		  PropagateVarSize	  "During execution"
		  ActionType		  "then"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "509"
		  Position		  [325, 78, 355, 92]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "If Action\nSubsystem1"
	      SID		      "510"
	      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
	      Position		      [175, 187, 245, 223]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"If Action\nSubsystem1"
		Location		[282, 247, 892, 915]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "511"
		  Position		  [75, 78, 105, 92]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "512"
		  Position		  [170, 15, 229, 43]
		  PropagateVarSize	  "During execution"
		  ActionType		  "else"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "513"
		  Position		  [325, 78, 355, 92]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Merge
	      Name		      "Merge"
	      SID		      "514"
	      Ports		      [2, 1]
	      Position		      [275, 145, 315, 185]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      " "
	      SID		      "515"
	      Position		      [345, 158, 375, 172]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Merge"
	      SrcPort		      1
	      DstBlock		      " "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If Action\nSubsystem1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Merge"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "If Action\nSubsystem"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Merge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If"
	      SrcPort		      2
	      Points		      [20, 0; 0, 115; -40, 0]
	      DstBlock		      "If Action\nSubsystem1"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "d1"
	      SrcPort		      1
	      DstBlock		      "If Action\nSubsystem1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d0"
	      SrcPort		      1
	      DstBlock		      "If Action\nSubsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "If"
	      SrcPort		      1
	      Points		      [5, 0; 0, 52]
	      DstBlock		      "If Action\nSubsystem"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "sel"
	      SrcPort		      1
	      DstBlock		      "If"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "ia * HSa"
	  SID			  "516"
	  Ports			  [2, 1]
	  Position		  [105, 217, 135, 248]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "ib * HSb"
	  SID			  "517"
	  Ports			  [2, 1]
	  Position		  [105, 512, 135, 543]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "ic * HSc"
	  SID			  "518"
	  Ports			  [2, 1]
	  Position		  [410, 217, 440, 248]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "v_ag[V]"
	  SID			  "519"
	  Position		  [280, 123, 310, 137]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "v_bg[V]"
	  SID			  "520"
	  Position		  [280, 403, 310, 417]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "v_cg[V]"
	  SID			  "521"
	  Position		  [585, 123, 615, 137]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "i_dc[A]"
	  SID			  "522"
	  Position		  [505, 298, 535, 312]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "HSa"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Data Type Conversion"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 155]
	    DstBlock		    "Product"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 185]
	    DstBlock		    "ia * HSa"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "LSa"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion1"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  DstBlock		  "Selector"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i_a[A]"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Compare\nTo Zero"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 140]
	    DstBlock		    "ia * HSa"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero"
	  SrcPort		  1
	  DstBlock		  "Selector1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Selector1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Selector1"
	  SrcPort		  1
	  DstBlock		  "Selector"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "v_dc[V]"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -140]
	    DstBlock		    "Selector1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -60]
	    DstBlock		    "Product"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 140]
	    DstBlock		    "Selector3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 220]
	    DstBlock		    "Product1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [305, 0; 0, -140]
	    DstBlock		    "Selector5"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [305, 0; 0, -60]
	    DstBlock		    "Product2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "Selector"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Selector"
	  SrcPort		  1
	  DstBlock		  "v_ag[V]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HSb"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Data Type Conversion6"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 155]
	    DstBlock		    "Product1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 200]
	    DstBlock		    "ib * HSb"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "LSb"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion6"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion7"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  DstBlock		  "Selector2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero1"
	  SrcPort		  1
	  DstBlock		  "Selector3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Selector3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Selector3"
	  SrcPort		  1
	  DstBlock		  "Selector2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  DstBlock		  "Selector2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Selector2"
	  SrcPort		  1
	  DstBlock		  "v_bg[V]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i_b[A]"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Compare\nTo Zero1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 155]
	    DstBlock		    "ib * HSb"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "HSc"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Data Type Conversion2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 155]
	    DstBlock		    "Product2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 185]
	    DstBlock		    "ic * HSc"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "LSc"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion2"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type Conversion3"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical\nOperator2"
	  SrcPort		  1
	  DstBlock		  "Selector4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero2"
	  SrcPort		  1
	  DstBlock		  "Selector5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Selector5"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Selector5"
	  SrcPort		  1
	  DstBlock		  "Selector4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product2"
	  SrcPort		  1
	  DstBlock		  "Selector4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Selector4"
	  SrcPort		  1
	  DstBlock		  "v_cg[V]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i_c[A]"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "Compare\nTo Zero2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 140]
	    DstBlock		    "ic * HSc"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "ic * HSc"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Add"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ia * HSa"
	  SrcPort		  1
	  Points		  [0, 45]
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ib * HSb"
	  SrcPort		  1
	  Points		  [185, 0; 0, -225]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "i_dc[A]"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "MeasurementAndScaling"
      SID		      "523"
      Ports		      [4, 4, 1]
      Position		      [795, 501, 920, 709]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"MeasurementAndScaling"
	Location		[276, 82, 1918, 1051]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	308
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Iuvw[A]"
	  SID			  "524"
	  Position		  [15, 113, 45, 127]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Uuvw[V]"
	  SID			  "525"
	  Position		  [60, 193, 90, 207]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "KL40[V]"
	  SID			  "526"
	  Position		  [115, 268, 145, 282]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "se_Sector"
	  SID			  "527"
	  Position		  [155, 68, 185, 82]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  SID			  "909"
	  Ports			  []
	  Position		  [595, 95, 615, 115]
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Iuvw_Meas1"
	  SID			  "528"
	  Ports			  [1, 1]
	  Position		  [90, 99, 225, 141]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Iuvw_Meas1"
	    Location		    [35, 355, 1075, 726]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Iuvw[A]"
	      SID		      "529"
	      Position		      [40, 188, 70, 202]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Bias
	      Name		      "Bias"
	      SID		      "530"
	      Position		      [460, 175, 700, 215]
	      Bias		      "FOC_CURR_NULLIFICATION"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion"
	      SID		      "531"
	      Position		      [740, 178, 815, 212]
	      OutDataTypeStr	      "int16"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      "532"
	      Position		      [185, 164, 415, 226]
	      Gain		      "1/curr_adc_gain"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Saturate
	      Name		      "Saturation"
	      SID		      "533"
	      Ports		      [1, 1]
	      Position		      [100, 180, 130, 210]
	      InputPortMap	      "u0"
	      UpperLimit	      "319"
	      LowerLimit	      "-319"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "S16_Iuvw_ADC"
	      SID		      "534"
	      Position		      [860, 188, 890, 202]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion"
	      SrcPort		      1
	      DstBlock		      "S16_Iuvw_ADC"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bias"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "Bias"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Saturation"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Iuvw[A]"
	      SrcPort		      1
	      DstBlock		      "Saturation"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "-319A...319A"
	      Position		      [111, 162]
	      BackgroundColor	      "yellow"
	    }
	    Annotation {
	      Name		      "Current scaling [A] --> digits\n-319A...319A --> 0...1024\nNote: Calibration not considered curren"
	      "tly"
	      Position		      [117, 71]
	      BackgroundColor	      "yellow"
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "_0_ADC_EVALUATION\n_1_CLARKE_TRANSFORMATION1"
	  SID			  "535"
	  Ports			  [2, 2]
	  Position		  [285, 54, 390, 141]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "_0_ADC_EVALUATION\n_1_CLARKE_TRANSFORMATION1"
	    Location		    [276, 74, 1918, 1059]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "154"
	    Block {
	      BlockType		      Inport
	      Name		      "se_Sector"
	      SID		      "536"
	      Position		      [45, 98, 75, 112]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "i_uvw_adc"
	      SID		      "537"
	      Position		      [25, 208, 55, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux"
	      SID		      "538"
	      Ports		      [1, 3]
	      Position		      [85, 165, 90, 265]
	      ShowName		      off
	      Outputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Merge
	      Name		      "Merge"
	      SID		      "539"
	      Ports		      [3, 1]
	      Position		      [795, 175, 835, 215]
	      Inputs		      "3"
	    }
	    Block {
	      BlockType		      Merge
	      Name		      "Merge1"
	      SID		      "540"
	      Ports		      [3, 1]
	      Position		      [795, 275, 835, 315]
	      Inputs		      "3"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux1"
	      SID		      "541"
	      Ports		      [2, 1]
	      Position		      [305, 171, 310, 209]
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux2"
	      SID		      "542"
	      Ports		      [2, 1]
	      Position		      [305, 261, 310, 299]
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux3"
	      SID		      "543"
	      Ports		      [2, 1]
	      Position		      [305, 216, 310, 254]
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      SwitchCase
	      Name		      "Switch Case"
	      SID		      "544"
	      Ports		      [1, 3]
	      Position		      [195, 46, 300, 164]
	      CaseConditions	      "{[1,6],[2,3],[4,5]}"
	      ShowDefaultCase	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sector_1_6"
	      SID		      "545"
	      Ports		      [1, 2, 0, 0, 0, 0, 0, 1]
	      Position		      [505, 171, 650, 204]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"sector_1_6"
		Location		[276, 74, 1918, 1042]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"97"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "546"
		  Position		  [15, 143, 45, 157]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "547"
		  Position		  [140, 20, 199, 48]
		  PropagateVarSize	  "During execution"
		  ActionType		  "case"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "548"
		  Ports			  [2, 1]
		  Position		  [930, 107, 960, 138]
		  InputSameDT		  off
		  OutDataTypeStr	  "int16"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add1"
		  SID			  "549"
		  Ports			  [2, 1]
		  Position		  [1065, 187, 1095, 218]
		  InputSameDT		  off
		  AccumDataTypeStr	  "int32"
		  OutDataTypeStr	  "int32"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add2"
		  SID			  "550"
		  Ports			  [2, 1]
		  Position		  [885, 297, 915, 328]
		  InputSameDT		  off
		  OutDataTypeStr	  "double"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add3"
		  SID			  "551"
		  Ports			  [2, 1]
		  Position		  [1075, 377, 1105, 408]
		  InputSameDT		  off
		  OutDataTypeStr	  "double"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Bias
		  Name			  "Bias"
		  SID			  "552"
		  Position		  [185, 97, 360, 133]
		  Bias			  "-FOC_CURR_NULLIFICATION"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Bias
		  Name			  "Bias1"
		  SID			  "553"
		  Position		  [180, 182, 355, 218]
		  Bias			  "-FOC_CURR_NULLIFICATION"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  SID			  "554"
		  Position		  [1520, 188, 1595, 222]
		  OutDataTypeStr	  "int16"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion1"
		  SID			  "555"
		  Position		  [690, 333, 730, 357]
		  OutDataTypeStr	  "double"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion3"
		  SID			  "556"
		  Position		  [965, 298, 1040, 332]
		  OutDataTypeStr	  "int16"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion4"
		  SID			  "557"
		  Position		  [1225, 378, 1300, 412]
		  OutDataTypeStr	  "int16"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion5"
		  SID			  "558"
		  Position		  [690, 293, 730, 317]
		  OutDataTypeStr	  "double"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  SID			  "559"
		  Ports			  [1, 2]
		  Position		  [90, 131, 95, 169]
		  ShowName		  off
		  Outputs		  "2"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain"
		  SID			  "560"
		  Position		  [410, 94, 635, 136]
		  Gain			  "FOC_CURR_GAIN_SCU10"
		  ParamDataTypeStr	  "uint16"
		  OutDataTypeStr	  "int32"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain1"
		  SID			  "561"
		  Position		  [750, 294, 825, 316]
		  Gain			  "2^-9"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "double"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain2"
		  SID			  "562"
		  Position		  [405, 179, 630, 221]
		  Gain			  "FOC_CURR_GAIN_SCU10"
		  ParamDataTypeStr	  "uint16"
		  OutDataTypeStr	  "int32"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain3"
		  SID			  "563"
		  Position		  [750, 335, 770, 355]
		  Gain			  "2^-9"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "double"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain4"
		  SID			  "564"
		  Position		  [1150, 184, 1375, 226]
		  Gain			  "ONEDIVSQRT3_SCU16"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "int32"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain5"
		  SID			  "565"
		  Position		  [910, 385, 940, 415]
		  Gain			  "-2"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "double"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain6"
		  SID			  "566"
		  Position		  [1285, 110, 1315, 140]
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "int16"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain7"
		  SID			  "567"
		  Position		  [885, 195, 915, 225]
		  Gain			  "-1"
		  ParamDataTypeStr	  "int32"
		  OutDataTypeStr	  "int16"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain8"
		  SID			  "568"
		  Position		  [1155, 380, 1185, 410]
		  Gain			  "1/sqrt(3)"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "double"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic"
		  SID			  "569"
		  Ports			  [1, 1]
		  Position		  [675, 95, 755, 135]
		  LibraryVersion	  "1.225"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  nBitShiftRight	  "9"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic1"
		  SID			  "570"
		  Ports			  [1, 1]
		  Position		  [670, 180, 750, 220]
		  LibraryVersion	  "1.225"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  nBitShiftRight	  "9"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift_l1"
		  SID			  "571"
		  Ports			  [1, 1]
		  Position		  [950, 193, 1015, 227]
		  LibraryVersion	  "1.225"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  nBitShiftRight	  "-1"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift_l16"
		  SID			  "572"
		  Ports			  [1, 1]
		  Position		  [1405, 185, 1485, 225]
		  LibraryVersion	  "1.225"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  nBitShiftRight	  "16"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "s_s16_I_alpha"
		  SID			  "573"
		  Position		  [1375, 118, 1405, 132]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "s_s16_I_beta"
		  SID			  "574"
		  Position		  [1625, 198, 1655, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Gain7"
		  SrcPort		  1
		  DstBlock		  "Shift_l1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift_l16"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain4"
		  SrcPort		  1
		  DstBlock		  "Shift_l16"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Add1"
		  SrcPort		  1
		  DstBlock		  "Gain4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift_l1"
		  SrcPort		  1
		  DstBlock		  "Add1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  Points		  [65, 0]
		  Branch {
		    DstBlock		    "Gain6"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 0; 0, 70]
		    DstBlock		    "Add1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  2
		  Points		  [30, 0; 0, 40]
		  DstBlock		  "Bias1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic1"
		  SrcPort		  1
		  Points		  [110, 0]
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "Gain7"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -70]
		    DstBlock		    "Add"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Gain2"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bias1"
		  SrcPort		  1
		  DstBlock		  "Gain2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bias"
		  SrcPort		  1
		  DstBlock		  "Gain"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  Points		  [35, 0; 0, -25]
		  DstBlock		  "Bias"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Add2"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Data Type Conversion3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Add3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Gain5"
		  SrcPort		  1
		  DstBlock		  "Add3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Add3"
		  SrcPort		  1
		  DstBlock		  "Gain8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain8"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion5"
		  SrcPort		  1
		  DstBlock		  "Gain1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion1"
		  SrcPort		  1
		  DstBlock		  "Gain3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain1"
		  SrcPort		  1
		  DstBlock		  "Add2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [25, 0; 0, -25]
		    DstBlock		    "Add2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Gain5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Gain6"
		  SrcPort		  1
		  DstBlock		  "s_s16_I_alpha"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "s_s16_I_beta"
		  DstPort		  1
		}
		Annotation {
		  Name			  "ADC1"
		  Position		  [108, 185]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint32"
		  Position		  [1123, 225]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "s16_Curr_V"
		  Position		  [838, 180]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "s16_Curr_W"
		  Position		  [883, 100]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "[A]*2"
		  Position		  [1024, 104]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "s16_Curr_U"
		  Position		  [993, 80]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [638, 165]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [373, 165]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "[A]*2"
		  Position		  [774, 169]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [888, 80]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [643, 80]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [378, 80]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "[A]*2"
		  Position		  [779, 84]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "ADC0"
		  Position		  [123, 100]
		  BackgroundColor	  "yellow"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sector_2_3"
	      SID		      "575"
	      Ports		      [1, 2, 0, 0, 0, 0, 0, 1]
	      Position		      [410, 220, 555, 255]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"sector_2_3"
		Location		[337, 82, 1920, 1051]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"125"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "576"
		  Position		  [45, 138, 75, 152]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "577"
		  Position		  [170, 15, 229, 43]
		  PropagateVarSize	  "During execution"
		  ActionType		  "case"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "578"
		  Ports			  [2, 1]
		  Position		  [950, 172, 980, 203]
		  InputSameDT		  off
		  OutDataTypeStr	  "int16"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add2"
		  SID			  "579"
		  Ports			  [2, 1]
		  Position		  [1200, 167, 1230, 198]
		  InputSameDT		  off
		  AccumDataTypeStr	  "int32"
		  OutDataTypeStr	  "int32"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Bias
		  Name			  "Bias"
		  SID			  "580"
		  Position		  [215, 92, 390, 128]
		  Bias			  "-FOC_CURR_NULLIFICATION"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Bias
		  Name			  "Bias1"
		  SID			  "581"
		  Position		  [210, 177, 385, 213]
		  Bias			  "-FOC_CURR_NULLIFICATION"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  SID			  "582"
		  Position		  [1655, 168, 1730, 202]
		  OutDataTypeStr	  "int16"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  SID			  "583"
		  Ports			  [1, 2]
		  Position		  [120, 126, 125, 164]
		  ShowName		  off
		  Outputs		  "2"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain"
		  SID			  "584"
		  Position		  [440, 89, 665, 131]
		  Gain			  "FOC_CURR_GAIN_SCU10"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "int32"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain1"
		  SID			  "585"
		  Position		  [830, 95, 870, 125]
		  Gain			  "-1"
		  ParamDataTypeStr	  "int32"
		  OutDataTypeStr	  "int16"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain2"
		  SID			  "586"
		  Position		  [435, 174, 660, 216]
		  Gain			  "FOC_CURR_GAIN_SCU10"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "int32"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain3"
		  SID			  "587"
		  Position		  [825, 180, 865, 210]
		  Gain			  "-1"
		  ParamDataTypeStr	  "int32"
		  OutDataTypeStr	  "int16"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain4"
		  SID			  "588"
		  Position		  [1285, 164, 1510, 206]
		  Gain			  "ONEDIVSQRT3_SCU16"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "int32"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain5"
		  SID			  "589"
		  Position		  [1000, 175, 1040, 205]
		  Gain			  "-1"
		  ParamDataTypeStr	  "int32"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain6"
		  SID			  "590"
		  Position		  [1240, 95, 1270, 125]
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "int16"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic"
		  SID			  "591"
		  Ports			  [1, 1]
		  Position		  [705, 90, 785, 130]
		  LibraryVersion	  "1.225"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  nBitShiftRight	  "9"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic1"
		  SID			  "592"
		  Ports			  [1, 1]
		  Position		  [700, 175, 780, 215]
		  LibraryVersion	  "1.225"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  nBitShiftRight	  "9"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift_l1"
		  SID			  "593"
		  Ports			  [1, 1]
		  Position		  [1085, 173, 1150, 207]
		  LibraryVersion	  "1.225"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  nBitShiftRight	  "-1"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift_l16"
		  SID			  "594"
		  Ports			  [1, 1]
		  Position		  [1540, 165, 1620, 205]
		  LibraryVersion	  "1.225"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  nBitShiftRight	  "16"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "s_s16_I_alpha"
		  SID			  "595"
		  Position		  [1785, 103, 1815, 117]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "s_s16_I_beta"
		  SID			  "596"
		  Position		  [1785, 178, 1815, 192]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Gain6"
		  SrcPort		  1
		  DstBlock		  "s_s16_I_alpha"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain5"
		  SrcPort		  1
		  DstBlock		  "Shift_l1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "s_s16_I_beta"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  DstBlock		  "Gain5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift_l16"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain4"
		  SrcPort		  1
		  DstBlock		  "Shift_l16"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Add2"
		  SrcPort		  1
		  DstBlock		  "Gain4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift_l1"
		  SrcPort		  1
		  DstBlock		  "Add2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bias"
		  SrcPort		  1
		  DstBlock		  "Gain"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic"
		  SrcPort		  1
		  DstBlock		  "Gain1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain1"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [265, 0]
		    Branch {
		    DstBlock		    "Gain6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Add2"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Add"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Bias1"
		  SrcPort		  1
		  DstBlock		  "Gain2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain2"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic1"
		  SrcPort		  1
		  DstBlock		  "Gain3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain3"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  Points		  [30, 0; 0, 60]
		  DstBlock		  "Bias1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  2
		  Points		  [15, 0; 0, -45]
		  DstBlock		  "Bias"
		  DstPort		  1
		}
		Annotation {
		  Name			  "[A]*2"
		  Position		  [1764, 164]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "s16_Curr_W"
		  Position		  [908, 210]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "s16_Curr_U"
		  Position		  [903, 100]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "s16_Curr_V"
		  Position		  [1053, 160]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint32"
		  Position		  [1258, 205]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "ADC0"
		  Position		  [128, 185]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "[A]*2"
		  Position		  [809, 79]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [408, 75]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [673, 75]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [918, 75]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "[A]*2"
		  Position		  [804, 164]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [403, 160]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [668, 160]
		  BackgroundColor	  "yellow"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sector_4_5"
	      SID		      "597"
	      Ports		      [1, 2, 0, 0, 0, 0, 0, 1]
	      Position		      [355, 301, 500, 334]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"sector_4_5"
		Location		[337, 82, 1920, 1051]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "598"
		  Position		  [45, 138, 75, 152]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ActionPort
		  Name			  "Action Port"
		  SID			  "599"
		  Position		  [170, 15, 229, 43]
		  PropagateVarSize	  "During execution"
		  ActionType		  "case"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add2"
		  SID			  "600"
		  Ports			  [2, 1]
		  Position		  [1100, 242, 1130, 273]
		  InputSameDT		  off
		  AccumDataTypeStr	  "int32"
		  OutDataTypeStr	  "int32"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Bias
		  Name			  "Bias"
		  SID			  "601"
		  Position		  [215, 92, 390, 128]
		  Bias			  "-FOC_CURR_NULLIFICATION"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Bias
		  Name			  "Bias1"
		  SID			  "602"
		  Position		  [210, 177, 385, 213]
		  Bias			  "-FOC_CURR_NULLIFICATION"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  SID			  "603"
		  Position		  [1555, 243, 1630, 277]
		  OutDataTypeStr	  "int16"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  SID			  "604"
		  Ports			  [1, 2]
		  Position		  [120, 126, 125, 164]
		  ShowName		  off
		  Outputs		  "2"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain"
		  SID			  "605"
		  Position		  [440, 89, 665, 131]
		  Gain			  "FOC_CURR_GAIN_SCU10"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "int32"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain1"
		  SID			  "606"
		  Position		  [830, 95, 870, 125]
		  Gain			  "-1"
		  ParamDataTypeStr	  "int32"
		  OutDataTypeStr	  "int16"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain2"
		  SID			  "607"
		  Position		  [435, 174, 660, 216]
		  Gain			  "FOC_CURR_GAIN_SCU10"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "int32"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain3"
		  SID			  "608"
		  Position		  [825, 180, 865, 210]
		  Gain			  "-1"
		  ParamDataTypeStr	  "int32"
		  OutDataTypeStr	  "int16"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain4"
		  SID			  "609"
		  Position		  [1185, 239, 1410, 281]
		  Gain			  "ONEDIVSQRT3_SCU16"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "int32"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain6"
		  SID			  "610"
		  Position		  [1120, 95, 1150, 125]
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "int16"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic"
		  SID			  "611"
		  Ports			  [1, 1]
		  Position		  [705, 90, 785, 130]
		  LibraryVersion	  "1.225"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  nBitShiftRight	  "9"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic1"
		  SID			  "612"
		  Ports			  [1, 1]
		  Position		  [700, 175, 780, 215]
		  LibraryVersion	  "1.225"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  nBitShiftRight	  "9"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift_l1"
		  SID			  "613"
		  Ports			  [1, 1]
		  Position		  [965, 248, 1030, 282]
		  LibraryVersion	  "1.225"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  nBitShiftRight	  "-1"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift_l16"
		  SID			  "614"
		  Ports			  [1, 1]
		  Position		  [1440, 240, 1520, 280]
		  LibraryVersion	  "1.225"
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  nBitShiftRight	  "16"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "s_s16_I_alpha"
		  SID			  "615"
		  Position		  [1210, 103, 1240, 117]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "s_s16_I_beta"
		  SID			  "616"
		  Position		  [1690, 253, 1720, 267]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Gain6"
		  SrcPort		  1
		  DstBlock		  "s_s16_I_alpha"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "s_s16_I_beta"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift_l16"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain4"
		  SrcPort		  1
		  DstBlock		  "Shift_l16"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Add2"
		  SrcPort		  1
		  DstBlock		  "Gain4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift_l1"
		  SrcPort		  1
		  DstBlock		  "Add2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gain3"
		  SrcPort		  1
		  Points		  [35, 0; 0, 70]
		  DstBlock		  "Shift_l1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  2
		  Points		  [30, 0; 0, 40]
		  DstBlock		  "Bias1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic1"
		  SrcPort		  1
		  DstBlock		  "Gain3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain2"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bias1"
		  SrcPort		  1
		  DstBlock		  "Gain2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain1"
		  SrcPort		  1
		  Points		  [185, 0]
		  Branch {
		    DstBlock		    "Gain6"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 140]
		    DstBlock		    "Add2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic"
		  SrcPort		  1
		  DstBlock		  "Gain1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bias"
		  SrcPort		  1
		  DstBlock		  "Gain"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  Points		  [35, 0; 0, -25]
		  DstBlock		  "Bias"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [1043, 100]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "s16_Curr_U"
		  Position		  [893, 85]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "s16_Curr_V"
		  Position		  [898, 220]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint32"
		  Position		  [1158, 280]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [668, 160]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [403, 160]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "[A]*2"
		  Position		  [804, 164]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [673, 75]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "sint16"
		  Position		  [408, 75]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "[A]*2"
		  Position		  [809, 79]
		  BackgroundColor	  "yellow"
		}
		Annotation {
		  Name			  "ADC0"
		  Position		  [153, 95]
		  BackgroundColor	  "yellow"
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s_s16_I_alpha"
	      SID		      "617"
	      Position		      [885, 188, 915, 202]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s_s16_I_beta"
	      SID		      "618"
	      Position		      [885, 288, 915, 302]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Merge1"
	      SrcPort		      1
	      DstBlock		      "s_s16_I_beta"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sector_4_5"
	      SrcPort		      2
	      Points		      [215, 0; 0, -15]
	      DstBlock		      "Merge1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sector_2_3"
	      SrcPort		      2
	      Points		      [85, 0; 0, 50]
	      DstBlock		      "Merge1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sector_1_6"
	      SrcPort		      2
	      Points		      [0, 85]
	      DstBlock		      "Merge1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sector_4_5"
	      SrcPort		      1
	      Points		      [185, 0; 0, -100]
	      DstBlock		      "Merge"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sector_2_3"
	      SrcPort		      1
	      Points		      [110, 0; 0, -35]
	      DstBlock		      "Merge"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sector_1_6"
	      SrcPort		      1
	      DstBlock		      "Merge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "sector_4_5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      1
	      Points		      [25, 0; 0, 65; 135, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Mux2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      DstBlock		      "sector_2_3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      2
	      Points		      [85, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"Mux2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -15]
		DstBlock		"Mux1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      3
	      Points		      [50, 0; 0, -25]
	      Branch {
		Points			[0, -45]
		DstBlock		"Mux1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "sector_1_6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch Case"
	      SrcPort		      3
	      Points		      [85, 0; 0, 142]
	      DstBlock		      "sector_4_5"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "Switch Case"
	      SrcPort		      2
	      Points		      [175, 0]
	      DstBlock		      "sector_2_3"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "Switch Case"
	      SrcPort		      1
	      Points		      [270, 0]
	      DstBlock		      "sector_1_6"
	      DstPort		      ifaction
	    }
	    Line {
	      SrcBlock		      "Merge"
	      SrcPort		      1
	      DstBlock		      "s_s16_I_alpha"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i_uvw_adc"
	      SrcPort		      1
	      DstBlock		      "Demux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "se_Sector"
	      SrcPort		      1
	      DstBlock		      "Switch Case"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "sint16"
	      Position		      [62, 188]
	      BackgroundColor	      "yellow"
	    }
	    Annotation {
	      Name		      "W"
	      Position		      [97, 236]
	    }
	    Annotation {
	      Name		      "V"
	      Position		      [99, 199]
	    }
	    Annotation {
	      Name		      "U"
	      Position		      [103, 160]
	    }
	    Annotation {
	      Name		      "1...6"
	      Position		      [111, 91]
	      BackgroundColor	      "yellow"
	    }
	    Annotation {
	      Name		      "No FREEWHEELING and SYNC_CL States"
	      Position		      [134, 29]
	      BackgroundColor	      "yellow"
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "s_s16_I_alpha"
	  SID			  "619"
	  Position		  [445, 68, 475, 82]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "s_s16_I_beta"
	  SID			  "620"
	  Position		  [445, 113, 475, 127]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "u16_Umeas_V_dig"
	  SID			  "621"
	  Position		  [305, 208, 335, 222]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "g_u32_V_48"
	  SID			  "622"
	  Position		  [360, 268, 390, 282]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "KL40[V]"
	  SrcPort		  1
	  DstBlock		  "g_u32_V_48"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Iuvw[A]"
	  SrcPort		  1
	  DstBlock		  "Iuvw_Meas1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Iuvw_Meas1"
	  SrcPort		  1
	  DstBlock		  "_0_ADC_EVALUATION\n_1_CLARKE_TRANSFORMATION1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "se_Sector"
	  SrcPort		  1
	  DstBlock		  "_0_ADC_EVALUATION\n_1_CLARKE_TRANSFORMATION1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "_0_ADC_EVALUATION\n_1_CLARKE_TRANSFORMATION1"
	  SrcPort		  1
	  DstBlock		  "s_s16_I_alpha"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "_0_ADC_EVALUATION\n_1_CLARKE_TRANSFORMATION1"
	  SrcPort		  2
	  DstBlock		  "s_s16_I_beta"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "MechanicsModel"
      SID		      "623"
      Ports		      [2, 1]
      Position		      [520, 37, 610, 68]
      BlockMirror	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"MechanicsModel"
	Location		[323, 82, 1918, 1051]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Torque"
	  SID			  "624"
	  Position		  [40, 158, 70, 172]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Load"
	  SID			  "625"
	  Position		  [40, 213, 70, 227]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "626"
	  Ports			  [2, 1]
	  Position		  [325, 167, 355, 198]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Subtract"
	  SID			  "627"
	  Ports			  [2, 1]
	  Position		  [145, 157, 175, 188]
	  ShowName		  off
	  Inputs		  "+-"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  SID			  "628"
	  Position		  [320, 238, 355, 272]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Gain
	  Name			  "dw_dt*dT"
	  SID			  "629"
	  Position		  [215, 157, 275, 193]
	  Gain			  "1/J_motor*T_sim"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "w"
	  SID			  "630"
	  Position		  [445, 178, 475, 192]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  Points		  [25, 0; 0, 5]
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "Unit Delay"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -5]
	    DstBlock		    "w"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  Points		  [-25, 0; 0, -65]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dw_dt*dT"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subtract"
	  SrcPort		  1
	  DstBlock		  "dw_dt*dT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Torque"
	  SrcPort		  1
	  DstBlock		  "Subtract"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Load"
	  SrcPort		  1
	  Points		  [30, 0; 0, -40]
	  DstBlock		  "Subtract"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Mux
      Name		      "Mux"
      SID		      "631"
      Ports		      [2, 1]
      Position		      [70, 351, 75, 389]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux1"
      SID		      "632"
      Ports		      [2, 1]
      Position		      [1135, 323, 1140, 352]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
      Port {
	PortNumber		1
	Name			"avr"
	PropagatedSignals	"u_max_sqr[V^2], u_req_sqr[V^2]"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Mux
      Name		      "Mux2"
      SID		      "633"
      Ports		      [2, 1]
      Position		      [1135, 368, 1140, 397]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
      Port {
	PortNumber		1
	Name			"acr_d"
	PropagatedSignals	"id_ref[A], id_act[A]"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Mux
      Name		      "Mux3"
      SID		      "634"
      Ports		      [2, 1]
      Position		      [1135, 398, 1140, 427]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
      Port {
	PortNumber		1
	Name			"acr_q"
	PropagatedSignals	"iq_ref[A], iq_act[A]"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Mux
      Name		      "Mux4"
      SID		      "635"
      Ports		      [2, 1]
      Position		      [1135, 293, 1140, 322]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
      Port {
	PortNumber		1
	Name			"id_and_iq_sat"
	PropagatedSignals	"id_ref[A], Iq_sat[A]"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Mux
      Name		      "Mux5"
      SID		      "636"
      Ports		      [2, 1]
      Position		      [1135, 428, 1140, 457]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
      Port {
	PortNumber		1
	Name			"asr"
	PropagatedSignals	"n_ref_rpm, n_act_rpm"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Mux
      Name		      "Mux6"
      SID		      "637"
      Ports		      [2, 1]
      Position		      [1095, 501, 1100, 539]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux7"
      SID		      "638"
      Ports		      [2, 1]
      Position		      [1135, 551, 1140, 589]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      SubSystem
      Name		      "PMSM"
      SID		      "639"
      Ports		      [3, 4]
      Position		      [475, 145, 585, 225]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MinMaxOverflowLogging   "ForceOff"
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"PMSM"
	Location		[300, 148, 1620, 932]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"156"
	Block {
	  BlockType		  Inport
	  Name			  "w_me"
	  SID			  "640"
	  Position		  [15, 293, 45, 307]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "V_ab"
	  SID			  "641"
	  Position		  [235, 113, 265, 127]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "V_bc"
	  SID			  "642"
	  Position		  [235, 158, 265, 172]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "APU"
	  SID			  "643"
	  Ports			  [2, 1]
	  Position		  [195, 223, 310, 267]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "APU"
	    Location		    [16, 82, 1454, 1010]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "195"
	    Block {
	      BlockType		      Inport
	      Name		      "omega[rad|s]"
	      SID		      "644"
	      Position		      [65, 83, 95, 97]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "T_sample[s]"
	      SID		      "645"
	      Position		      [65, 118, 95, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add"
	      SID		      "646"
	      Ports		      [2, 1]
	      Position		      [235, 91, 270, 164]
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant"
	      SID		      "647"
	      Ports		      [1, 1]
	      Position		      [305, 115, 370, 145]
	      ShowName		      off
	      LibraryVersion	      "1.225"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      relop		      ">="
	      const		      "2*pi"
	      LogicOutDataTypeMode    "uint8"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      "648"
	      Position		      [395, 175, 425, 205]
	      Value		      "0"
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion"
	      SID		      "649"
	      Position		      [385, 113, 460, 147]
	      ShowName		      off
	      OutDataTypeStr	      "double"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      MultiPortSwitch
	      Name		      "Multiport\nSwitch"
	      SID		      "650"
	      Ports		      [3, 1]
	      Position		      [490, 118, 525, 202]
	      ShowName		      off
	      DataPortOrder	      "Zero-based contiguous"
	      Inputs		      "2"
	      zeroidx		      on
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      "651"
	      Ports		      [2, 1]
	      Position		      [135, 74, 165, 141]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "Unit Delay"
	      SID		      "652"
	      Position		      [235, 208, 270, 242]
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "angle[rad]"
	      SID		      "653"
	      Position		      [575, 153, 605, 167]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Multiport\nSwitch"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Multiport\nSwitch"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"angle[rad]"
		DstPort			1
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"Unit Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion"
	      SrcPort		      1
	      DstBlock		      "Multiport\nSwitch"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Add"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 30]
		DstBlock		"Multiport\nSwitch"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Compare\nTo Constant"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "Add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Unit Delay"
	      SrcPort		      1
	      Points		      [-40, 0; 0, -80]
	      DstBlock		      "Add"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "omega[rad|s]"
	      SrcPort		      1
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "T_sample[s]"
	      SrcPort		      1
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "Unit delay is viewed equivalent to register in XSG"
	      Position		      [131, 37]
	      BackgroundColor	      "yellow"
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "BEMF"
	  SID			  "654"
	  Ports			  [1, 2]
	  Position		  [345, 224, 445, 266]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "BEMF"
	    Location		    [54, -8, 1374, 776]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "eps [rad]"
	      SID		      "655"
	      Position		      [110, 103, 140, 117]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Trigonometry
	      Name		      "Trigonometric\nFunction"
	      SID		      "656"
	      Ports		      [1, 1]
	      Position		      [260, 190, 290, 220]
	    }
	    Block {
	      BlockType		      Trigonometry
	      Name		      "Trigonometric\nFunction1"
	      SID		      "657"
	      Ports		      [1, 1]
	      Position		      [260, 95, 290, 125]
	      Operator		      "cos"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos"
	      SID		      "658"
	      Position		      [360, 103, 390, 117]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin"
	      SID		      "659"
	      Position		      [360, 198, 390, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "eps [rad]"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		DstBlock		"Trigonometric\nFunction1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 95]
		DstBlock		"Trigonometric\nFunction"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Trigonometric\nFunction"
	      SrcPort		      1
	      DstBlock		      "sin"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Trigonometric\nFunction1"
	      SrcPort		      1
	      DstBlock		      "cos"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Pp"
	  SID			  "660"
	  Position		  [80, 285, 110, 315]
	  Gain			  "Pp"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "StatorEquation"
	  SID			  "661"
	  Ports			  [6, 2]
	  Position		  [475, 95, 570, 370]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MinMaxOverflowLogging	  "MinMaxAndOverflow"
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "StatorEquation"
	    Location		    [54, -8, 1374, 776]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "156"
	    Block {
	      BlockType		      Inport
	      Name		      "v_al"
	      SID		      "662"
	      Position		      [155, 28, 185, 42]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "v_be"
	      SID		      "663"
	      Position		      [110, 178, 140, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cos"
	      SID		      "664"
	      Position		      [25, 223, 55, 237]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sin"
	      SID		      "665"
	      Position		      [20, 73, 50, 87]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      SID		      "666"
	      Position		      [25, 293, 55, 307]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "T_sim"
	      SID		      "667"
	      Position		      [460, 253, 490, 267]
	      BlockMirror	      on
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Discrete_Integrator_al"
	      SID		      "668"
	      Ports		      [2, 2]
	      Position		      [450, 23, 540, 72]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Discrete_Integrator_al"
		Location		[88, 82, 1468, 1051]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"195"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "669"
		  Position		  [110, 93, 140, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "T_sample"
		  SID			  "670"
		  Position		  [70, 108, 100, 122]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "671"
		  Ports			  [2, 1]
		  Position		  [235, 91, 270, 164]
		  InputSameDT		  off
		  OutDataTypeStr	  "double"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  SID			  "672"
		  Position		  [345, 113, 420, 147]
		  OutDataTypeStr	  "double"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion1"
		  SID			  "673"
		  Position		  [105, 209, 170, 241]
		  BlockMirror		  on
		  OutDataTypeStr	  "double"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  SID			  "674"
		  Ports			  [2, 1]
		  Position		  [170, 92, 200, 123]
		  InputSameDT		  off
		  OutDataTypeStr	  "double"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "Unit Delay"
		  SID			  "675"
		  Position		  [235, 208, 270, 242]
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "676"
		  Position		  [445, 123, 475, 137]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out|z"
		  SID			  "677"
		  Position		  [50, 218, 80, 232]
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "T_sample"
		  SrcPort		  1
		  DstBlock		  "Product"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Unit Delay"
		  SrcPort		  1
		  Points		  [-40, 0]
		  Branch {
		    Points		    [0, -80]
		    DstBlock		    "Add"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "Unit Delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Product"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion1"
		  SrcPort		  1
		  DstBlock		  "Out|z"
		  DstPort		  1
		}
		Annotation {
		  Name			  "Unit delay is viewed equivalent to register in XSG"
		  Position		  [131, 37]
		  BackgroundColor	  "yellow"
		  DropShadow		  on
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Discrete_Integrator_be"
	      SID		      "678"
	      Ports		      [2, 2]
	      Position		      [455, 173, 545, 222]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Discrete_Integrator_be"
		Location		[16, 82, 2028, 1051]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"195"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "679"
		  Position		  [110, 93, 140, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "T_sample"
		  SID			  "680"
		  Position		  [70, 108, 100, 122]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "681"
		  Ports			  [2, 1]
		  Position		  [235, 91, 270, 164]
		  InputSameDT		  off
		  OutDataTypeStr	  "double"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  SID			  "682"
		  Position		  [345, 113, 420, 147]
		  OutDataTypeStr	  "double"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion1"
		  SID			  "683"
		  Position		  [105, 209, 170, 241]
		  BlockMirror		  on
		  OutDataTypeStr	  "double"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  SID			  "684"
		  Ports			  [2, 1]
		  Position		  [170, 92, 200, 123]
		  InputSameDT		  off
		  OutDataTypeStr	  "double"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  UnitDelay
		  Name			  "Unit Delay"
		  SID			  "685"
		  Position		  [235, 208, 270, 242]
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  SampleTime		  "-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "686"
		  Position		  [445, 123, 475, 137]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out|z"
		  SID			  "687"
		  Position		  [50, 218, 80, 232]
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Data Type Conversion1"
		  SrcPort		  1
		  DstBlock		  "Out|z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Product"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "Unit Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Unit Delay"
		  SrcPort		  1
		  Points		  [-40, 0]
		  Branch {
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -80]
		    DstBlock		    "Add"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "T_sample"
		  SrcPort		  1
		  DstBlock		  "Product"
		  DstPort		  2
		}
		Annotation {
		  Name			  "Unit delay is viewed equivalent to register in XSG"
		  Position		  [131, 37]
		  BackgroundColor	  "yellow"
		  DropShadow		  on
		}
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      "688"
	      Position		      [260, 18, 310, 52]
	      Gain		      "1/Ls"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "double"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain1"
	      SID		      "689"
	      Position		      [465, 106, 515, 134]
	      BlockMirror	      on
	      Gain		      "Rs/Ls"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "double"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain2"
	      SID		      "690"
	      Position		      [265, 169, 310, 201]
	      Gain		      "1/Ls"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "double"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain3"
	      SID		      "691"
	      Position		      [470, 291, 520, 319]
	      BlockMirror	      on
	      Gain		      "Rs/Ls"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "double"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain_psi_p"
	      SID		      "692"
	      Position		      [155, 93, 205, 127]
	      Gain		      "psi_p"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "double"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain_psi_p_1"
	      SID		      "693"
	      Position		      [160, 248, 210, 282]
	      Gain		      "psi_p"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "double"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "694"
	      Ports		      [2, 1]
	      Position		      [215, 25, 235, 45]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum1"
	      SID		      "695"
	      Ports		      [2, 1]
	      Position		      [215, 175, 235, 195]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum2"
	      SID		      "696"
	      Ports		      [2, 1]
	      Position		      [355, 25, 375, 45]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum3"
	      SID		      "697"
	      Ports		      [2, 1]
	      Position		      [355, 175, 375, 195]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "bemf_al"
	      SID		      "698"
	      Ports		      [2, 1]
	      Position		      [95, 92, 125, 123]
	      InputSameDT	      off
	      OutDataTypeStr	      "double"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "bemf_be"
	      SID		      "699"
	      Ports		      [2, 1]
	      Position		      [95, 247, 125, 278]
	      InputSameDT	      off
	      OutDataTypeStr	      "double"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      InportShadow
	      Name		      "we1"
	      SID		      "700"
	      Position		      [20, 128, 50, 142]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchByDelayingOutsideSignal off
	      LatchInputForFeedbackSignals off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "i_al"
	      SID		      "701"
	      Position		      [615, 28, 645, 42]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "i_be"
	      SID		      "702"
	      Position		      [625, 178, 655, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "Sum2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum2"
	      SrcPort		      1
	      DstBlock		      "Discrete_Integrator_al"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum1"
	      SrcPort		      1
	      DstBlock		      "Gain2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain2"
	      SrcPort		      1
	      DstBlock		      "Sum3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum3"
	      SrcPort		      1
	      DstBlock		      "Discrete_Integrator_be"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "T_sim"
	      SrcPort		      1
	      Points		      [-45, 0; 0, -50]
	      Branch {
		Points			[0, -150]
		DstBlock		"Discrete_Integrator_al"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Discrete_Integrator_be"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Discrete_Integrator_al"
	      SrcPort		      1
	      DstBlock		      "i_al"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete_Integrator_be"
	      SrcPort		      1
	      DstBlock		      "i_be"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete_Integrator_al"
	      SrcPort		      2
	      Points		      [45, 0; 0, 60]
	      DstBlock		      "Gain1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain1"
	      SrcPort		      1
	      Points		      [-95, 0]
	      DstBlock		      "Sum2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Discrete_Integrator_be"
	      SrcPort		      2
	      Points		      [20, 0; 0, 95]
	      DstBlock		      "Gain3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain3"
	      SrcPort		      1
	      Points		      [-100, 0]
	      DstBlock		      "Sum3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cos"
	      SrcPort		      1
	      Points		      [15, 0; 0, 25]
	      DstBlock		      "bemf_be"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      Points		      [15, 0; 0, -30]
	      DstBlock		      "bemf_be"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bemf_be"
	      SrcPort		      1
	      DstBlock		      "Gain_psi_p_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sin"
	      SrcPort		      1
	      Points		      [0, 20]
	      DstBlock		      "bemf_al"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we1"
	      SrcPort		      1
	      Points		      [0, -20]
	      DstBlock		      "bemf_al"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bemf_al"
	      SrcPort		      1
	      DstBlock		      "Gain_psi_p"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain_psi_p"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gain_psi_p_1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "v_al"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "v_be"
	      SrcPort		      1
	      DstBlock		      "Sum1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "TorqueEquation"
	  SID			  "703"
	  Ports			  [3, 1]
	  Position		  [615, 429, 715, 471]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "TorqueEquation"
	    Location		    [373, 179, 1246, 1049]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "eps_e"
	      SID		      "704"
	      Position		      [85, 103, 115, 117]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "i_al"
	      SID		      "705"
	      Position		      [250, 293, 280, 307]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "i_be"
	      SID		      "706"
	      Position		      [85, 228, 115, 242]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add"
	      SID		      "707"
	      Ports		      [2, 1]
	      Position		      [400, 167, 430, 198]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      "708"
	      Position		      [215, 95, 245, 125]
	      Gain		      "psi_p"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain1"
	      SID		      "709"
	      Position		      [215, 150, 245, 180]
	      Gain		      "psi_p"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain2"
	      SID		      "710"
	      Position		      [470, 170, 500, 200]
	      Gain		      "1.5*Pp"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      "711"
	      Ports		      [2, 1]
	      Position		      [280, 102, 310, 133]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product1"
	      SID		      "712"
	      Ports		      [2, 1]
	      Position		      [315, 277, 345, 308]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Trigonometry
	      Name		      "psi_al"
	      SID		      "713"
	      Ports		      [1, 1]
	      Position		      [165, 95, 195, 125]
	      Operator		      "cos"
	    }
	    Block {
	      BlockType		      Trigonometry
	      Name		      "psi_al1"
	      SID		      "714"
	      Ports		      [1, 1]
	      Position		      [165, 150, 195, 180]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Te"
	      SID		      "715"
	      Position		      [545, 178, 575, 192]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "psi_al"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "eps_e"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"psi_al"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"psi_al1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "psi_al1"
	      SrcPort		      1
	      DstBlock		      "Gain1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i_be"
	      SrcPort		      1
	      Points		      [145, 0]
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gain1"
	      SrcPort		      1
	      Points		      [50, 0]
	      DstBlock		      "Product1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i_al"
	      SrcPort		      1
	      DstBlock		      "Product1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      Points		      [40, 0; 0, 55]
	      DstBlock		      "Add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -105]
	      DstBlock		      "Add"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Add"
	      SrcPort		      1
	      DstBlock		      "Gain2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain2"
	      SrcPort		      1
	      DstBlock		      "Te"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Tsim1"
	  SID			  "716"
	  Position		  [35, 330, 65, 360]
	  BackgroundColor	  "red"
	  Value			  "T_sim"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "line2alfabeta"
	  SID			  "717"
	  Ports			  [2, 2]
	  Position		  [325, 99, 425, 186]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "line2alfabeta"
	    Location		    [16, 52, 1388, 1309]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Vab"
	      SID		      "718"
	      Position		      [105, 103, 135, 117]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Vbc"
	      SID		      "719"
	      Position		      [105, 168, 135, 182]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add"
	      SID		      "720"
	      Ports		      [2, 1]
	      Position		      [260, 79, 290, 206]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      "721"
	      Position		      [175, 96, 220, 124]
	      Gain		      "2"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain1"
	      SID		      "722"
	      Position		      [325, 131, 370, 159]
	      Gain		      "1/3"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain2"
	      SID		      "723"
	      Position		      [280, 275, 370, 305]
	      Gain		      "1/sqrt(3)"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "v_alfa"
	      SID		      "724"
	      Position		      [420, 138, 450, 152]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "v_beta"
	      SID		      "725"
	      Position		      [420, 283, 450, 297]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Gain2"
	      SrcPort		      1
	      DstBlock		      "v_beta"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain1"
	      SrcPort		      1
	      DstBlock		      "v_alfa"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Add"
	      SrcPort		      1
	      DstBlock		      "Gain1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Vbc"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		Points			[0, 115]
		DstBlock		"Gain2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Add"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "Add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Vab"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "i_al"
	  SID			  "726"
	  Position		  [650, 158, 680, 172]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "i_be"
	  SID			  "727"
	  Position		  [650, 293, 680, 307]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eps_e"
	  SID			  "728"
	  Position		  [180, 313, 210, 327]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Te"
	  SID			  "729"
	  Position		  [760, 443, 790, 457]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "APU"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "BEMF"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    Branch {
	      Points		      [0, 115]
	      DstBlock		      "TorqueEquation"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "eps_e"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "line2alfabeta"
	  SrcPort		  1
	  DstBlock		  "StatorEquation"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "line2alfabeta"
	  SrcPort		  2
	  DstBlock		  "StatorEquation"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "BEMF"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "StatorEquation"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "BEMF"
	  SrcPort		  2
	  DstBlock		  "StatorEquation"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "w_me"
	  SrcPort		  1
	  DstBlock		  "Pp"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Pp"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "StatorEquation"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "APU"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "V_ab"
	  SrcPort		  1
	  DstBlock		  "line2alfabeta"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "V_bc"
	  SrcPort		  1
	  DstBlock		  "line2alfabeta"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "StatorEquation"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "i_al"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "TorqueEquation"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "StatorEquation"
	  SrcPort		  2
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "i_be"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 165]
	    DstBlock		    "TorqueEquation"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Tsim1"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    DstBlock		    "StatorEquation"
	    DstPort		    6
	  }
	  Branch {
	    Points		    [0, -90]
	    DstBlock		    "APU"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "TorqueEquation"
	  SrcPort		  1
	  DstBlock		  "Te"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "PWM"
      SID		      "730"
      Ports		      [3, 1]
      Position		      [1055, 100, 1195, 250]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"PWM"
	Location		[54, 0, 1374, 780]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	249
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "eps_el"
	  SID			  "731"
	  Position		  [30, 353, 60, 367]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "U_d [V]"
	  SID			  "732"
	  Position		  [35, 223, 65, 237]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "U_q [V]"
	  SID			  "733"
	  Position		  [35, 288, 65, 302]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  "734"
	  Ports			  [1, 2]
	  Position		  [370, 257, 375, 333]
	  ShowName		  off
	  Outputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition4"
	  SID			  "735"
	  Position		  [450, 259, 475, 291]
	  ShowName		  off
	  Integrity		  off
	  Deterministic		  off
	  OutPortSampleTime	  "T_sim"
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition5"
	  SID			  "736"
	  Position		  [490, 299, 515, 331]
	  ShowName		  off
	  Integrity		  off
	  Deterministic		  off
	  OutPortSampleTime	  "T_sim"
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition9"
	  SID			  "737"
	  Position		  [100, 344, 125, 376]
	  ShowName		  off
	  Integrity		  off
	  Deterministic		  off
	  OutPortSampleTime	  "T_ctrl"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "SVPWM"
	  SID			  "738"
	  Ports			  [2, 1]
	  Position		  [570, 256, 620, 334]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "SVPWM"
	    Location		    [54, -8, 1374, 776]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Ual*"
	      SID		      "739"
	      Position		      [25, 63, 55, 77]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Ube*"
	      SID		      "740"
	      Position		      [25, 113, 55, 127]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add"
	      SID		      "741"
	      Ports		      [2, 1]
	      Position		      [285, 192, 315, 223]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add1"
	      SID		      "742"
	      Ports		      [2, 1]
	      Position		      [420, 37, 450, 68]
	      ShowName		      off
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add2"
	      SID		      "743"
	      Ports		      [2, 1]
	      Position		      [420, 72, 450, 103]
	      ShowName		      off
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add3"
	      SID		      "744"
	      Ports		      [2, 1]
	      Position		      [420, 107, 450, 138]
	      ShowName		      off
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion"
	      SID		      "745"
	      Position		      [790, 113, 865, 147]
	      OutDataTypeStr	      "double"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux"
	      SID		      "746"
	      Ports		      [1, 3]
	      Position		      [210, 24, 215, 136]
	      ShowName		      off
	      Outputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      "747"
	      Position		      [340, 195, 370, 225]
	      Gain		      ".5"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      "748"
	      Ports		      [1, 1]
	      Position		      [660, 79, 690, 101]
	      ShowName		      off
	      Operator		      "NOT"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator1"
	      SID		      "749"
	      Ports		      [1, 1]
	      Position		      [660, 129, 690, 151]
	      ShowName		      off
	      Operator		      "NOT"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator2"
	      SID		      "750"
	      Ports		      [1, 1]
	      Position		      [660, 179, 690, 201]
	      ShowName		      off
	      Operator		      "NOT"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      MinMax
	      Name		      "MinMax"
	      SID		      "751"
	      Ports		      [1, 1]
	      Position		      [210, 160, 240, 190]
	      Function		      "min"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      MinMax
	      Name		      "MinMax1"
	      SID		      "752"
	      Ports		      [1, 1]
	      Position		      [210, 220, 240, 250]
	      Function		      "max"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      SID		      "753"
	      Ports		      [2, 1]
	      Position		      [80, 61, 85, 99]
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux1"
	      SID		      "754"
	      Ports		      [6, 1]
	      Position		      [760, 58, 765, 197]
	      ShowName		      off
	      Inputs		      "6"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "Relational\nOperator"
	      SID		      "755"
	      Ports		      [2, 1]
	      Position		      [520, 47, 550, 78]
	      ShowName		      off
	      InputSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "Relational\nOperator1"
	      SID		      "756"
	      Ports		      [2, 1]
	      Position		      [520, 82, 550, 113]
	      ShowName		      off
	      InputSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "Relational\nOperator2"
	      SID		      "757"
	      Ports		      [2, 1]
	      Position		      [520, 117, 550, 148]
	      ShowName		      off
	      InputSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Repeating\nSequence"
	      SID		      "758"
	      Ports		      [0, 1]
	      Position		      [370, 269, 420, 291]
	      LibraryVersion	      "1.225"
	      SourceBlock	      "simulink/Sources/Repeating\nSequence"
	      SourceType	      "Repeating table"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      rep_seq_t		      "[0 T_pwm/2 T_pwm]"
	      rep_seq_y		      "[-1 1 -1]"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "SRF->3ph"
	      SID		      "759"
	      Ports		      [1, 1]
	      Position		      [140, 65, 170, 95]
	      ShowPortLabels	      "none"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"SRF->3ph"
		Location		[206, 333, 526, 691]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "alpha\nbeta"
		  SID			  "760"
		  Position		  [15, 73, 45, 87]
		  IconDisplay		  "Port number"
		  PortDimensions	  "2"
		}
		Block {
		  BlockType		  Mux
		  Name			  "Mux"
		  SID			  "761"
		  Ports			  [3, 1]
		  Position		  [170, 62, 205, 98]
		  Inputs		  "3"
		}
		Block {
		  BlockType		  Fcn
		  Name			  "a"
		  SID			  "762"
		  Position		  [75, 15, 135, 45]
		  Expr			  "u[1]"
		}
		Block {
		  BlockType		  Fcn
		  Name			  "b"
		  SID			  "763"
		  Position		  [75, 65, 135, 95]
		  Expr			  "(-u[1]+sqrt(3)*u[2])/2"
		}
		Block {
		  BlockType		  Fcn
		  Name			  "c"
		  SID			  "764"
		  Position		  [75, 115, 135, 145]
		  Expr			  "(-u[1]-sqrt(3)*u[2])/2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "abc"
		  SID			  "765"
		  Position		  [225, 73, 255, 87]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "alpha\nbeta"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "c"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -50]
		    DstBlock		    "a"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "b"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "abc"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "G"
	      SID		      "766"
	      Position		      [885, 123, 915, 137]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "SRF->3ph"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Ual*"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Ube*"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "SRF->3ph"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Demux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 95]
		Branch {
		  DstBlock		  "MinMax"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 60]
		  DstBlock		  "MinMax1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Add"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "MinMax"
	      SrcPort		      1
	      Points		      [15, 0; 0, 25]
	      DstBlock		      "Add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "MinMax1"
	      SrcPort		      1
	      Points		      [15, 0; 0, -20]
	      DstBlock		      "Add"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      1
	      DstBlock		      "Add1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      Points		      [15, 0; 0, -80]
	      Branch {
		Points			[0, -35]
		Branch {
		  Points		  [0, -35]
		  DstBlock		  "Add1"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Add2"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Add3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      2
	      DstBlock		      "Add2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      3
	      DstBlock		      "Add3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Add1"
	      SrcPort		      1
	      DstBlock		      "Relational\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Repeating\nSequence"
	      SrcPort		      1
	      Points		      [40, 0; 0, -140]
	      Branch {
		Points			[0, -35]
		Branch {
		  Points		  [0, -35]
		  DstBlock		  "Relational\nOperator"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Relational\nOperator1"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Relational\nOperator2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Add2"
	      SrcPort		      1
	      DstBlock		      "Relational\nOperator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Add3"
	      SrcPort		      1
	      DstBlock		      "Relational\nOperator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational\nOperator"
	      SrcPort		      1
	      Points		      [75, 0]
	      Branch {
		DstBlock		"Mux1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Logical\nOperator"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational\nOperator1"
	      SrcPort		      1
	      Points		      [10, 0; 0, 15; 65, 0]
	      Branch {
		DstBlock		"Mux1"
		DstPort			3
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Logical\nOperator1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational\nOperator2"
	      SrcPort		      1
	      Points		      [35, 0; 0, 30; 40, 0]
	      Branch {
		DstBlock		"Mux1"
		DstPort			5
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Logical\nOperator2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator1"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator2"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion"
	      SrcPort		      1
	      DstBlock		      "G"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ThreePhaseVoltageSource"
	  SID			  "767"
	  Ports			  [3, 1]
	  Position		  [145, 197, 260, 393]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "ThreePhaseVoltageSource"
	    Location		    [54, -8, 1374, 776]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "U_d [V]"
	      SID		      "768"
	      Position		      [70, 128, 100, 142]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "U_q [V]"
	      SID		      "769"
	      Position		      [70, 93, 100, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "eps_el"
	      SID		      "770"
	      Position		      [70, 58, 100, 72]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux1"
	      SID		      "771"
	      Ports		      [2, 1]
	      Position		      [360, 58, 365, 147]
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dq-->alpha_beta2"
	      SID		      "772"
	      Ports		      [3, 2]
	      Position		      [150, 50, 210, 150]
	      BackgroundColor	      "cyan"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"dq-->alpha_beta2"
		Location		[54, -8, 1374, 776]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "eps"
		  SID			  "773"
		  Position		  [515, 128, 545, 142]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "u_q*"
		  SID			  "774"
		  Position		  [875, 293, 905, 307]
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "u_d*"
		  SID			  "775"
		  Position		  [875, 368, 905, 382]
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  SID			  "776"
		  Ports			  [2, 1]
		  Position		  [645, 407, 675, 438]
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product1"
		  SID			  "777"
		  Ports			  [2, 1]
		  Position		  [645, 277, 675, 308]
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product2"
		  SID			  "778"
		  Ports			  [2, 1]
		  Position		  [645, 352, 675, 383]
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product3"
		  SID			  "779"
		  Ports			  [2, 1]
		  Position		  [645, 482, 675, 513]
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum2"
		  SID			  "780"
		  Ports			  [2, 1]
		  Position		  [575, 285, 595, 305]
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|-+"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum3"
		  SID			  "781"
		  Ports			  [2, 1]
		  Position		  [575, 415, 595, 435]
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction"
		  SID			  "782"
		  Ports			  [1, 1]
		  Position		  [645, 120, 675, 150]
		}
		Block {
		  BlockType		  Trigonometry
		  Name			  "Trigonometric\nFunction1"
		  SID			  "783"
		  Ports			  [1, 1]
		  Position		  [645, 200, 675, 230]
		  Operator		  "cos"
		}
		Block {
		  BlockType		  Outport
		  Name			  "u_alpha*"
		  SID			  "784"
		  Position		  [505, 288, 535, 302]
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "u_beta*"
		  SID			  "785"
		  Position		  [505, 418, 535, 432]
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction"
		  SrcPort		  1
		  Points		  [40, 0; 0, 150]
		  Branch {
		    Points		    [0, 205]
		    DstBlock		    "Product3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Product1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Trigonometric\nFunction1"
		  SrcPort		  1
		  Points		  [20, 0; 0, 145]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Product"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Product2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "u_q*"
		  SrcPort		  1
		  Points		  [-110, 0]
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "Product"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "u_d*"
		  SrcPort		  1
		  Points		  [-30, 0]
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "Product3"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Product2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "eps"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Trigonometric\nFunction"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Trigonometric\nFunction1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Product1"
		  SrcPort		  1
		  DstBlock		  "Sum2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product2"
		  SrcPort		  1
		  Points		  [-55, 0]
		  DstBlock		  "Sum2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum2"
		  SrcPort		  1
		  DstBlock		  "u_alpha*"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  DstBlock		  "Sum3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product3"
		  SrcPort		  1
		  Points		  [-55, 0]
		  DstBlock		  "Sum3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum3"
		  SrcPort		  1
		  DstBlock		  "u_beta*"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "normierung"
	      SID		      "786"
	      Position		      [240, 60, 270, 90]
	      Gain		      "2/U_DC"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "normierung1"
	      SID		      "787"
	      Position		      [240, 110, 270, 140]
	      Gain		      "2/U_DC"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "u_al_be *"
	      SID		      "788"
	      Position		      [400, 93, 430, 107]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "eps_el"
	      SrcPort		      1
	      DstBlock		      "dq-->alpha_beta2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "u_al_be *"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dq-->alpha_beta2"
	      SrcPort		      1
	      DstBlock		      "normierung"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dq-->alpha_beta2"
	      SrcPort		      2
	      DstBlock		      "normierung1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "normierung"
	      SrcPort		      1
	      Points		      [70, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "normierung1"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "U_q [V]"
	      SrcPort		      1
	      DstBlock		      "dq-->alpha_beta2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "U_d [V]"
	      SrcPort		      1
	      DstBlock		      "dq-->alpha_beta2"
	      DstPort		      3
	    }
	    Annotation {
	      Name		      "Manual Swich\nUpper Pos. Gain Scheduel\nLower Pos. Gain Compensation"
	      Position		      [804, 29]
	      BackgroundColor	      "yellow"
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "g"
	  SID			  "789"
	  Position		  [685, 288, 715, 302]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "eps_el"
	  SrcPort		  1
	  DstBlock		  "Rate Transition9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "U_q [V]"
	  SrcPort		  1
	  DstBlock		  "ThreePhaseVoltageSource"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "U_d [V]"
	  SrcPort		  1
	  DstBlock		  "ThreePhaseVoltageSource"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rate Transition9"
	  SrcPort		  1
	  DstBlock		  "ThreePhaseVoltageSource"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  DstBlock		  "Rate Transition4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  DstBlock		  "Rate Transition5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ThreePhaseVoltageSource"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rate Transition4"
	  SrcPort		  1
	  DstBlock		  "SVPWM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rate Transition5"
	  SrcPort		  1
	  DstBlock		  "SVPWM"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SVPWM"
	  SrcPort		  1
	  DstBlock		  "g"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      RateTransition
      Name		      "Rate Transition1"
      SID		      "790"
      Position		      [745, 148, 770, 162]
      ShowName		      off
      Integrity		      off
      Deterministic	      off
      OutPortSampleTime	      "T_ctrl"
    }
    Block {
      BlockType		      RateTransition
      Name		      "Rate Transition2"
      SID		      "791"
      Position		      [745, 188, 770, 202]
      ShowName		      off
      Integrity		      off
      Deterministic	      off
      OutPortSampleTime	      "T_ctrl"
    }
    Block {
      BlockType		      RateTransition
      Name		      "Rate Transition3"
      SID		      "792"
      Position		      [745, 278, 770, 292]
      ShowName		      off
      Integrity		      off
      Deterministic	      off
      OutPortSampleTime	      "T_ctrl"
    }
    Block {
      BlockType		      RateTransition
      Name		      "Rate Transition4"
      SID		      "793"
      Position		      [745, 247, 770, 263]
      ShowName		      off
      Integrity		      off
      Deterministic	      off
      OutPortSampleTime	      "T_ctrl"
    }
    Block {
      BlockType		      RateTransition
      Name		      "Rate Transition5"
      SID		      "794"
      Position		      [745, 218, 770, 232]
      ShowName		      off
      Integrity		      off
      Deterministic	      off
      OutPortSampleTime	      "T_ctrl"
    }
    Block {
      BlockType		      SubSystem
      Name		      "SRF->3ph"
      SID		      "799"
      Ports		      [1, 1]
      Position		      [100, 355, 130, 385]
      ShowPortLabels	      "none"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"SRF->3ph"
	Location		[176, 221, 552, 763]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "alpha\nbeta"
	  SID			  "800"
	  Position		  [15, 73, 45, 87]
	  IconDisplay		  "Port number"
	  PortDimensions	  "2"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "801"
	  Ports			  [3, 1]
	  Position		  [170, 62, 205, 98]
	  Inputs		  "3"
	}
	Block {
	  BlockType		  Fcn
	  Name			  "a"
	  SID			  "802"
	  Position		  [75, 15, 135, 45]
	  Expr			  "u[1]"
	}
	Block {
	  BlockType		  Fcn
	  Name			  "b"
	  SID			  "803"
	  Position		  [75, 65, 135, 95]
	  Expr			  "(-u[1]+sqrt(3)*u[2])/2"
	}
	Block {
	  BlockType		  Fcn
	  Name			  "c"
	  SID			  "804"
	  Position		  [75, 115, 135, 145]
	  Expr			  "(-u[1]-sqrt(3)*u[2])/2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "abc"
	  SID			  "805"
	  Position		  [225, 73, 255, 87]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "alpha\nbeta"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "c"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "a"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "b"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "abc"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "b"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "a"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      "806"
      Ports		      [5]
      Position		      [1275, 308, 1320, 472]
      Floating		      off
      Location		      [57, 47, 1915, 1074]
      Open		      off
      NumInputPorts	      "5"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
	axes5			"%<SignalLabel>"
      }
      TimeRange		      "0.06"
      YMin		      "-150~0~-100~-150~-50"
      YMax		      "100~2500~0~50~150"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "ShuntCurrentMeasurement"
      SID		      "807"
      Ports		      [4, 1, 1]
      Position		      [430, 589, 575, 671]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"ShuntCurrentMeasurement"
	Location		[321, 83, 1364, 739]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	257
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Vug"
	  SID			  "808"
	  Position		  [100, 113, 130, 127]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Vvg"
	  SID			  "809"
	  Position		  [100, 163, 130, 177]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Vwg"
	  SID			  "810"
	  Position		  [100, 208, 130, 222]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "iuvw"
	  SID			  "811"
	  Position		  [90, 293, 120, 307]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  SID			  "902"
	  Ports			  []
	  Position		  [415, 85, 435, 105]
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  "812"
	  Ports			  [1, 3]
	  Position		  [195, 281, 200, 319]
	  ShowName		  off
	  Outputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "813"
	  Position		  [140, 285, 170, 315]
	  Gain			  "-1"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "814"
	  Ports			  [3, 1]
	  Position		  [365, 151, 370, 189]
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Constant
	  Name			  "NoMeasurement"
	  SID			  "815"
	  Position		  [155, 40, 185, 70]
	  Value			  "0"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  "816"
	  Position		  [285, 105, 315, 135]
	  Threshold		  "0.5"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch1"
	  SID			  "817"
	  Position		  [285, 155, 315, 185]
	  Threshold		  "0.5"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch2"
	  SID			  "818"
	  Position		  [285, 200, 315, 230]
	  Threshold		  "0.5"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "isZero"
	  SID			  "819"
	  Ports			  [1, 1]
	  Position		  [155, 105, 185, 135]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  "~="
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "isZero1"
	  SID			  "820"
	  Ports			  [1, 1]
	  Position		  [155, 155, 185, 185]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  "~="
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "isZero2"
	  SID			  "821"
	  Ports			  [1, 1]
	  Position		  [155, 200, 185, 230]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  relop			  "~="
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "iuvw_mess"
	  SID			  "822"
	  Position		  [475, 163, 505, 177]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "iuvw"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "NoMeasurement"
	  SrcPort		  1
	  Points		  [40, 0; 0, 55]
	  Branch {
	    DstBlock		    "Switch"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45]
	    Branch {
	      Points		      [0, 5]
	      DstBlock		      "Switch1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 50]
	      DstBlock		      "Switch2"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  Points		  [35, 0; 0, -160]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [50, 0; 0, -120]
	  DstBlock		  "Switch1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  Points		  [65, 0]
	  DstBlock		  "Switch2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Vug"
	  SrcPort		  1
	  DstBlock		  "isZero"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Vvg"
	  SrcPort		  1
	  DstBlock		  "isZero1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Vwg"
	  SrcPort		  1
	  DstBlock		  "isZero2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "isZero"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "isZero1"
	  SrcPort		  1
	  DstBlock		  "Switch1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "isZero2"
	  SrcPort		  1
	  DstBlock		  "Switch2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [25, 0; 0, 40]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Switch2"
	  SrcPort		  1
	  Points		  [20, 0; 0, -35]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "iuvw_mess"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Spd_Ramp"
      SID		      "823"
      Ports		      [0, 1]
      Position		      [625, 105, 675, 125]
      BlockMirror	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Spd_Ramp"
	Location		[-1669, 74, -2, 1059]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"105"
	Block {
	  BlockType		  Reference
	  Name			  "Ramp"
	  SID			  "824"
	  Ports			  [0, 1]
	  Position		  [145, 45, 175, 75]
	  LibraryVersion	  "1.225"
	  SourceBlock		  "simulink/Sources/Ramp"
	  SourceType		  "Ramp"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  slope			  "load_motor_spd_ramp"
	  start			  "0"
	  X0			  "load_motor_start_spd"
	  VectorParams1D	  on
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition"
	  SID			  "825"
	  Position		  [280, 39, 320, 81]
	  OutPortSampleTime	  "T_sim"
	}
	Block {
	  BlockType		  Saturate
	  Name			  "Saturation"
	  SID			  "826"
	  Ports			  [1, 1]
	  Position		  [225, 45, 255, 75]
	  InputPortMap		  "u0"
	  UpperLimit		  "load_motor_target_spd"
	  LowerLimit		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Spd"
	  SID			  "827"
	  Position		  [345, 48, 375, 62]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Rate Transition"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Spd"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Saturation"
	  SrcPort		  1
	  DstBlock		  "Rate Transition"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Ramp"
	  SrcPort		  1
	  DstBlock		  "Saturation"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Switch
      Name		      "SwBench"
      SID		      "828"
      Position		      [390, 50, 420, 80]
      BlockMirror	      on
      Threshold		      "0.5"
      InputSameDT	      off
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Switch
      Name		      "Switch"
      SID		      "829"
      Position		      [490, 90, 520, 120]
      BlockMirror	      on
      Threshold		      "0.5"
      InputSameDT	      off
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      SID		      "830"
      Position		      [405, 405, 425, 425]
    }
    Block {
      BlockType		      UnitDelay
      Name		      "Unit Delay"
      SID		      "831"
      Position		      [405, 508, 440, 542]
      BlockMirror	      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      UnitDelay
      Name		      "Unit Delay1"
      SID		      "832"
      Position		      [325, 548, 360, 582]
      BlockMirror	      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      UnitDelay
      Name		      "Unit Delay2"
      SID		      "833"
      Position		      [355, 13, 390, 47]
      BlockMirror	      on
      ShowName		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      UnitDelay
      Name		      "Unit Delay3"
      SID		      "834"
      Position		      [395, 131, 430, 149]
      ShowName		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      UnitDelay
      Name		      "Unit Delay4"
      SID		      "835"
      Position		      [615, 142, 640, 168]
      ShowName		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      UnitDelay
      Name		      "Unit Delay5"
      SID		      "836"
      Position		      [645, 182, 670, 208]
      ShowName		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      UnitDelay
      Name		      "Unit Delay6"
      SID		      "837"
      Position		      [635, 36, 670, 54]
      BlockMirror	      on
      ShowName		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sum
      Name		      "Vab"
      SID		      "838"
      Ports		      [2, 1]
      Position		      [400, 167, 430, 198]
      Inputs		      "+-"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Sum
      Name		      "Vbc"
      SID		      "839"
      Ports		      [2, 1]
      Position		      [395, 247, 425, 278]
      Inputs		      "+-"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Constant
      Name		      "Vdc"
      SID		      "840"
      Position		      [465, 481, 495, 499]
      BlockMirror	      on
      BackgroundColor	      "green"
      Value		      "V_dc"
    }
    Block {
      BlockType		      SubSystem
      Name		      "eBoosterLoad"
      SID		      "841"
      Ports		      [1, 1]
      Position		      [705, 46, 770, 74]
      BlockMirror	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"eBoosterLoad"
	Location		[433, 403, 931, 703]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"195"
	Block {
	  BlockType		  Inport
	  Name			  "w"
	  SID			  "842"
	  Position		  [125, 103, 155, 117]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "C_Load"
	  SID			  "843"
	  Position		  [215, 219, 255, 241]
	  Value			  "C_Load"
	}
	Block {
	  BlockType		  Lookup2D
	  Name			  "LUT_Load_eBooster"
	  SID			  "844"
	  Position		  [190, 94, 275, 156]
	  RowIndex		  "T_LUT_row_ind"
	  ColumnIndex		  "T_LUT_col_ind"
	  Table			  "T_LUT_T"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  "845"
	  Position		  [350, 170, 380, 200]
	  Threshold		  "0.5"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "massflow"
	  SID			  "846"
	  Position		  [50, 129, 90, 151]
	  Value			  "0.035"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sel"
	  SID			  "847"
	  Position		  [245, 178, 290, 192]
	  BackgroundColor	  "green"
	  Value			  "Sel_Load"
	}
	Block {
	  BlockType		  Outport
	  Name			  "T_L"
	  SID			  "848"
	  Position		  [415, 178, 445, 192]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "w"
	  SrcPort		  1
	  DstBlock		  "LUT_Load_eBooster"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "massflow"
	  SrcPort		  1
	  DstBlock		  "LUT_Load_eBooster"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  DstBlock		  "T_L"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LUT_Load_eBooster"
	  SrcPort		  1
	  Points		  [25, 0; 0, 50]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sel"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "C_Load"
	  SrcPort		  1
	  Points		  [45, 0; 0, -35]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "i_s"
      SID		      "849"
      Ports		      [3]
      Position		      [1195, 513, 1225, 547]
      Floating		      off
      Location		      [63, 49, 1367, 767]
      Open		      off
      NumInputPorts	      "3"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "-500~-5~-5"
      YMax		      "500~5~5"
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "i_s1"
      SID		      "850"
      Ports		      [2]
      Position		      [695, 580, 725, 615]
      Floating		      off
      Location		      [63, 49, 1367, 767]
      Open		      off
      NumInputPorts	      "2"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
      }
      YMin		      "-500~-5"
      YMax		      "500~5"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "sector"
      SID		      "851"
      Ports		      [1, 1, 1]
      Position		      [625, 729, 725, 771]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"sector"
	Location		[433, 403, 931, 703]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "eps"
	  SID			  "852"
	  Position		  [110, 103, 140, 117]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  SID			  "910"
	  Ports			  []
	  Position		  [535, 145, 555, 165]
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias"
	  SID			  "853"
	  Position		  [285, 105, 325, 135]
	  Bias			  "1"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "854"
	  Position		  [125, 135, 155, 165]
	  Value			  "pi/3"
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide"
	  SID			  "855"
	  Ports			  [2, 1]
	  Position		  [215, 102, 245, 133]
	  Inputs		  "*/"
	  InputSameDT		  off
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "se"
	  SID			  "856"
	  Position		  [360, 113, 390, 127]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "eps"
	  SrcPort		  1
	  DstBlock		  "Divide"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Divide"
	  SrcPort		  1
	  DstBlock		  "Bias"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [20, 0; 0, -25]
	  DstBlock		  "Divide"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Bias"
	  SrcPort		  1
	  DstBlock		  "se"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Constant
      Name		      "sel_spd_mode"
      SID		      "857"
      Position		      [555, 100, 595, 110]
      BlockMirror	      on
      BackgroundColor	      "green"
      ShowName		      off
      Value		      "Sel_Bench_Spd"
    }
    Block {
      BlockType		      Constant
      Name		      "sel_spd_mode1"
      SID		      "858"
      Position		      [450, 60, 490, 70]
      BlockMirror	      on
      BackgroundColor	      "green"
      ShowName		      off
      Value		      "Sel_Bench_Mode"
    }
    Block {
      BlockType		      Constant
      Name		      "w_me_set_manually"
      SID		      "859"
      Position		      [640, 89, 675, 101]
      BlockMirror	      on
      BackgroundColor	      "green"
      ShowName		      off
      Value		      "Nset_const*2*pi/60"
    }
    Line {
      SrcBlock		      "IDEAL_VSI"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	DstBlock		"Vab"
	DstPort			1
      }
      Branch {
	Points			[0, 425]
	DstBlock		"ShuntCurrentMeasurement"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "IDEAL_VSI"
      SrcPort		      2
      Points		      [10, 0]
      Branch {
	Points			[0, -65]
	DstBlock		"Vab"
	DstPort			2
      }
      Branch {
	Points			[15, 0]
	Branch {
	  DstBlock		  "Vbc"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 365]
	  DstBlock		  "ShuntCurrentMeasurement"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "IDEAL_VSI"
      SrcPort		      3
      Points		      [5, 0]
      Branch {
	Points			[5, 0; 0, -65]
	DstBlock		"Vbc"
	DstPort			2
      }
      Branch {
	Points			[0, 305]
	DstBlock		"ShuntCurrentMeasurement"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Vbc"
      SrcPort		      1
      Points		      [0, -55]
      DstBlock		      "PMSM"
      DstPort		      3
    }
    Line {
      SrcBlock		      "PMSM"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"Unit Delay4"
	DstPort			1
      }
      Branch {
	Points			[0, 355]
	Branch {
	  Points		  [0, 55]
	  DstBlock		  "Unit Delay1"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "Mux6"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "PMSM"
      SrcPort		      2
      Points		      [25, 0]
      Branch {
	Points			[15, 0]
	DstBlock		"Unit Delay5"
	DstPort			1
      }
      Branch {
	Points			[0, 350]
	Branch {
	  DstBlock		  "Unit Delay"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 35]
	  DstBlock		  "Mux7"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Vdc"
      SrcPort		      1
      Points		      [-15, 0]
      Branch {
	Points			[-230, 0; 0, -60]
	DstBlock		"IDEAL_VSI"
	DstPort			10
      }
      Branch {
	Points			[0, -205]
	DstBlock		"Rate Transition3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      1
      Points		      [20, 0; 0, -20]
      DstBlock		      "IDEAL_VSI"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      2
      DstBlock		      "IDEAL_VSI"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      3
      Points		      [20, 0; 0, 20]
      DstBlock		      "IDEAL_VSI"
      DstPort		      9
    }
    Line {
      SrcBlock		      "SRF->3ph"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"Demux"
	DstPort			1
      }
      Branch {
	Points			[0, 290; 85, 0]
	Branch {
	  DstBlock		  "ShuntCurrentMeasurement"
	  DstPort		  4
	}
	Branch {
	  Points		  [0, -130]
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Mux"
      SrcPort		      1
      DstBlock		      "SRF->3ph"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Unit Delay"
      SrcPort		      1
      Points		      [-345, 0]
      DstBlock		      "Mux"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Unit Delay1"
      SrcPort		      1
      Points		      [-280, 0; 0, -205]
      DstBlock		      "Mux"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Demux1"
      SrcPort		      1
      DstBlock		      "IDEAL_VSI"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Demux1"
      SrcPort		      2
      DstBlock		      "IDEAL_VSI"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Demux1"
      SrcPort		      3
      DstBlock		      "IDEAL_VSI"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Demux1"
      SrcPort		      4
      DstBlock		      "IDEAL_VSI"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Demux1"
      SrcPort		      5
      DstBlock		      "IDEAL_VSI"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Demux1"
      SrcPort		      6
      DstBlock		      "IDEAL_VSI"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Rate Transition4"
      SrcPort		      1
      DstBlock		      "FOC_Controller"
      DstPort		      4
    }
    Line {
      SrcBlock		      "IDEAL_VSI"
      SrcPort		      4
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Rate Transition1"
      SrcPort		      1
      Points		      [45, 0]
      DstBlock		      "FOC_Controller"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Rate Transition2"
      SrcPort		      1
      DstBlock		      "FOC_Controller"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Vab"
      SrcPort		      1
      DstBlock		      "PMSM"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Rate Transition3"
      SrcPort		      1
      DstBlock		      "FOC_Controller"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Unit Delay2"
      SrcPort		      1
      Points		      [-195, 0]
      DstBlock		      "Demux1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Unit Delay4"
      SrcPort		      1
      DstBlock		      "Rate Transition1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Unit Delay5"
      SrcPort		      1
      DstBlock		      "Rate Transition2"
      DstPort		      1
    }
    Line {
      Name		      "u_d*"
      Labels		      [0, 0]
      SrcBlock		      "FOC_Controller"
      SrcPort		      1
      Points		      [80, 0]
      DstBlock		      "PWM"
      DstPort		      2
    }
    Line {
      Name		      "u_q*"
      Labels		      [0, 0]
      SrcBlock		      "FOC_Controller"
      SrcPort		      2
      DstBlock		      "PWM"
      DstPort		      3
    }
    Line {
      SrcBlock		      "PWM"
      SrcPort		      1
      Points		      [50, 0; 0, -145]
      DstBlock		      "Unit Delay2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Rate Transition5"
      SrcPort		      1
      DstBlock		      "FOC_Controller"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Switch"
      SrcPort		      1
      Points		      [-40, 0; 0, -30]
      DstBlock		      "SwBench"
      DstPort		      3
    }
    Line {
      SrcBlock		      "w_me_set_manually"
      SrcPort		      1
      DstBlock		      "Switch"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FOC_Controller"
      SrcPort		      3
      Points		      [40, 0; 0, 105]
      DstBlock		      "Bus\nSelector"
      DstPort		      1
    }
    Line {
      Name		      "<u_max_sqr[V^2]>"
      Labels		      [0, 0]
      SrcBlock		      "Bus\nSelector"
      SrcPort		      3
      Points		      [0, -15]
      DstBlock		      "Mux1"
      DstPort		      1
    }
    Line {
      Name		      "<u_req_sqr[V^2]>"
      Labels		      [0, 0]
      SrcBlock		      "Bus\nSelector"
      SrcPort		      4
      Points		      [0, -15]
      DstBlock		      "Mux1"
      DstPort		      2
    }
    Line {
      Name		      "<Iq_sat[A]>"
      Labels		      [0, 0]
      SrcBlock		      "Bus\nSelector"
      SrcPort		      2
      Points		      [0, -15]
      DstBlock		      "Mux4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "PMSM"
      SrcPort		      3
      Points		      [15, 0]
      Branch {
	Points			[25, 0; 0, 30; 80, 0]
	Branch {
	  DstBlock		  "Rate Transition5"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -100]
	  DstBlock		  "PWM"
	  DstPort		  1
	}
      }
      Branch {
	Points			[0, 555]
	DstBlock		"sector"
	DstPort			1
      }
    }
    Line {
      Name		      "<id_ref[A]>"
      Labels		      [0, 0]
      SrcBlock		      "Bus\nSelector"
      SrcPort		      1
      Points		      [0, -15]
      DstBlock		      "Mux4"
      DstPort		      1
    }
    Line {
      Name		      "id_and_iq_sat"
      Labels		      [0, 0]
      SrcBlock		      "Mux4"
      SrcPort		      1
      Points		      [115, 0]
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      Name		      "avr"
      Labels		      [0, 0]
      SrcBlock		      "Mux1"
      SrcPort		      1
      Points		      [115, 0]
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      Name		      "<id_ref[A]>"
      Labels		      [0, 0]
      SrcBlock		      "Bus\nSelector"
      SrcPort		      5
      DstBlock		      "Mux2"
      DstPort		      1
    }
    Line {
      Name		      "<id_act[A]>"
      Labels		      [0, 0]
      SrcBlock		      "Bus\nSelector"
      SrcPort		      6
      DstBlock		      "Mux2"
      DstPort		      2
    }
    Line {
      Name		      "<iq_ref[A]>"
      Labels		      [0, 0]
      SrcBlock		      "Bus\nSelector"
      SrcPort		      7
      DstBlock		      "Mux3"
      DstPort		      1
    }
    Line {
      Name		      "<iq_act[A]>"
      Labels		      [0, 0]
      SrcBlock		      "Bus\nSelector"
      SrcPort		      8
      DstBlock		      "Mux3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Spd_Ramp"
      SrcPort		      1
      DstBlock		      "Switch"
      DstPort		      3
    }
    Line {
      SrcBlock		      "sel_spd_mode"
      SrcPort		      1
      DstBlock		      "Switch"
      DstPort		      2
    }
    Line {
      SrcBlock		      "sel_spd_mode1"
      SrcPort		      1
      DstBlock		      "SwBench"
      DstPort		      2
    }
    Line {
      SrcBlock		      "MechanicsModel"
      SrcPort		      1
      DstBlock		      "SwBench"
      DstPort		      1
    }
    Line {
      SrcBlock		      "PMSM"
      SrcPort		      4
      Points		      [95, 0]
      DstBlock		      "Unit Delay6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "SwBench"
      SrcPort		      1
      Points		      [-10, 0; 0, 75]
      Branch {
	Points			[0, 20; 70, 0]
	Branch {
	  DstBlock		  "PMSM"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 95]
	  DstBlock		  "Rate Transition4"
	  DstPort		  1
	}
      }
      Branch {
	DstBlock		"Unit Delay3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "eBoosterLoad"
      SrcPort		      1
      DstBlock		      "MechanicsModel"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Unit Delay3"
      SrcPort		      1
      Points		      [350, 0]
      DstBlock		      "eBoosterLoad"
      DstPort		      1
    }
    Line {
      Name		      "acr_d"
      Labels		      [0, 0]
      SrcBlock		      "Mux2"
      SrcPort		      1
      Points		      [115, 0]
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      Name		      "acr_q"
      Labels		      [0, 0]
      SrcBlock		      "Mux3"
      SrcPort		      1
      Points		      [30, 0; 0, 5]
      DstBlock		      "Scope"
      DstPort		      4
    }
    Line {
      Name		      "<n_ref_rpm>"
      Labels		      [0, 0]
      SrcBlock		      "Bus\nSelector"
      SrcPort		      9
      DstBlock		      "Mux5"
      DstPort		      1
    }
    Line {
      Name		      "<n_act_rpm>"
      Labels		      [0, 0]
      SrcBlock		      "Bus\nSelector"
      SrcPort		      10
      DstBlock		      "Mux5"
      DstPort		      2
    }
    Line {
      Name		      "asr"
      Labels		      [0, 0]
      SrcBlock		      "Mux5"
      SrcPort		      1
      Points		      [55, 0; 0, 5]
      DstBlock		      "Scope"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Unit Delay6"
      SrcPort		      1
      DstBlock		      "MechanicsModel"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sector"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[0, -70]
	DstBlock		"MeasurementAndScaling"
	DstPort			4
      }
      Branch {
	Points			[0, 10; 425, 0]
	DstBlock		"i_s"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "MeasurementAndScaling"
      SrcPort		      1
      DstBlock		      "Data Type Conversion"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion"
      SrcPort		      1
      DstBlock		      "Gain"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain"
      SrcPort		      1
      DstBlock		      "Mux6"
      DstPort		      2
    }
    Line {
      SrcBlock		      "MeasurementAndScaling"
      SrcPort		      2
      DstBlock		      "Data Type Conversion1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion1"
      SrcPort		      1
      DstBlock		      "Gain1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain1"
      SrcPort		      1
      DstBlock		      "Mux7"
      DstPort		      2
    }
    Line {
      SrcBlock		      "MeasurementAndScaling"
      SrcPort		      3
      Points		      [10, 0; 0, 15]
      DstBlock		      "Data Type Conversion2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion2"
      SrcPort		      1
      DstBlock		      "Demux2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Mux6"
      SrcPort		      1
      DstBlock		      "i_s"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Mux7"
      SrcPort		      1
      Points		      [15, 0; 0, -40]
      DstBlock		      "i_s"
      DstPort		      2
    }
    Line {
      SrcBlock		      "ShuntCurrentMeasurement"
      SrcPort		      1
      Points		      [200, 0]
      DstBlock		      "MeasurementAndScaling"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "Data Type Conversion3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion3"
      SrcPort		      1
      Points		      [65, 0]
      Branch {
	DstBlock		"FLEXPWM_SPC560"
	DstPort			1
      }
      Branch {
	Points			[0, 50]
	Branch {
	  DstBlock		  "FLEXPWM_SPC560"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 50]
	  DstBlock		  "FLEXPWM_SPC560"
	  DstPort		  3
	}
      }
    }
    Line {
      SrcBlock		      "FLEXPWM_SPC560"
      SrcPort		      2
      Points		      [45, 0; 0, -100]
      Branch {
	Points			[0, -126]
	DstBlock		"ShuntCurrentMeasurement"
	DstPort			enable
      }
      Branch {
	Points			[265, 0]
	Branch {
	  DstBlock		  "sector"
	  DstPort		  enable
	}
	Branch {
	  Points		  [0, -214]
	  DstBlock		  "MeasurementAndScaling"
	  DstPort		  enable
	}
      }
    }
    Annotation {
      Position		      [320, 440]
    }
    Annotation {
      Position		      [393, 414]
    }
  }
}
