<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<<<<<<< HEAD
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2233pt" height="447pt"
 viewBox="0.00 0.00 2233.00 447.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 443)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-443 2229,-443 2229,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2205,-8 2205,-8 2211,-8 2217,-14 2217,-20 2217,-20 2217,-419 2217,-419 2217,-425 2211,-431 2205,-431 2205,-431 20,-431 20,-431 14,-431 8,-425 8,-419 8,-419 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1112.5" y="-415.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1112.5" y="-400.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags=a&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;kernel=&#10;kernel_addr_check=true&#10;kernel_extras=&#10;kernel_extras_addrs=&#10;&#10;oad_addr_mask=18446744073709551615&#10;&#10;oad_offset=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2197,-16 2197,-16 2203,-16 2209,-22 2209,-28 2209,-28 2209,-373 2209,-373 2209,-379 2203,-385 2197,-385 2197,-385 28,-385 28,-385 22,-385 16,-379 16,-373 16,-373 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1112.5" y="-369.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1112.5" y="-354.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain=system.clk_domain&#10;default_p_state=UNDEFINED&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M107,-163C107,-163 233,-163 233,-163 239,-163 245,-169 245,-175 245,-175 245,-242 245,-242 245,-248 239,-254 233,-254 233,-254 107,-254 107,-254 101,-254 95,-248 95,-242 95,-242 95,-175 95,-175 95,-169 101,-163 107,-163"/>
<text text-anchor="middle" x="170" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="170" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust8"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;default_p_state=UNDEFINED&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1223,-163C1223,-163 1349,-163 1349,-163 1355,-163 1361,-169 1361,-175 1361,-175 1361,-242 1361,-242 1361,-248 1355,-254 1349,-254 1349,-254 1223,-254 1223,-254 1217,-254 1211,-248 1211,-242 1211,-242 1211,-175 1211,-175 1211,-169 1217,-163 1223,-163"/>
<text text-anchor="middle" x="1286" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1286" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust12" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust12"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;default_p_state=UNDEFINED&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=20&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=&#10;prefetch_on_access=false&#10;prefetcher=system.l2.prefetcher&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=4096&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M181,-32C181,-32 351,-32 351,-32 357,-32 363,-38 363,-44 363,-44 363,-111 363,-111 363,-117 357,-123 351,-123 351,-123 181,-123 181,-123 175,-123 169,-117 169,-111 169,-111 169,-44 169,-44 169,-38 175,-32 181,-32"/>
<text text-anchor="middle" x="266" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="266" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust18" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust18"><a xlink:title="IDD0=0.055&#10;IDD02=0.0&#10;IDD2N=0.032&#10;IDD2N2=0.0&#10;IDD2P0=0.0&#10;IDD2P02=0.0&#10;IDD2P1=0.032&#10;IDD2P12=0.0&#10;IDD3N=0.038&#10;IDD3N2=0.0&#10;IDD3P0=0.0&#10;IDD3P02=0.0&#10;IDD3P1=0.038&#10;IDD3P12=0.0&#10;IDD4R=0.157&#10;IDD4R2=0.0&#10;IDD4W=0.125&#10;IDD4W2=0.0&#10;IDD5=0.235&#10;IDD52=0.0&#10;IDD6=0.02&#10;IDD62=0.0&#10;VDD=1.5&#10;VDD2=0.0&#10;activation_limit=4&#10;addr_mapping=RoRaBaCoCh&#10;bank_groups_per_rank=0&#10;banks_per_rank=8&#10;burst_length=8&#10;clk_domain=system.clk_domain&#10;conf_table_reported=true&#10;default_p_state=UNDEFINED&#10;device_bus_width=8&#10;device_rowbuffer_size=1024&#10;device_size=536870912&#10;devices_per_rank=8&#10;dll=true&#10;enable_dram_powerdown=false&#10;eventq_index=0&#10;in_addr_map=true&#10;kvm_map=true&#10;max_accesses_per_row=16&#10;mem_sched_policy=frfcfs&#10;min_writes_per_switch=16&#10;&#10;ull=false&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;page_policy=open_adaptive&#10;power_model=&#10;qos_masters= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;&#13;ange=0:536870912&#10;&#13;anks_per_channel=2&#10;&#13;ead_buffer_size=32&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;tBURST=5000&#10;tCCD_L=0&#10;tCCD_L_WR=0&#10;tCK=1250&#10;tCL=13750&#10;tCS=2500&#10;tRAS=35000&#10;tRCD=13750&#10;tREFI=7800000&#10;tRFC=260000&#10;tRP=13750&#10;tRRD=6000&#10;tRRD_L=0&#10;tRTP=7500&#10;tRTW=2500&#10;tWR=15000&#10;tWTR=7500&#10;tXAW=30000&#10;tXP=6000&#10;tXPDLL=0&#10;tXS=270000&#10;tXSDLL=0&#10;write_buffer_size=64&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
=======
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2213pt" height="447pt"
 viewBox="0.00 0.00 2213.00 447.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 443)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-443 2209,-443 2209,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2185,-8 2185,-8 2191,-8 2197,-14 2197,-20 2197,-20 2197,-419 2197,-419 2197,-425 2191,-431 2185,-431 2185,-431 20,-431 20,-431 14,-431 8,-425 8,-419 8,-419 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1102.5" y="-415.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1102.5" y="-400.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\kernel&#61;&#10;\kernel_addr_check&#61;true&#10;\kernel_extras&#61;&#10;\kernel_extras_addrs&#61;&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_offset&#61;0&#10;\m5ops_base&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:536870912&#10;\memories&#61;system.mem_ctrls&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;&#45;1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2177,-16 2177,-16 2183,-16 2189,-22 2189,-28 2189,-28 2189,-373 2189,-373 2189,-379 2183,-385 2177,-385 2177,-385 28,-385 28,-385 22,-385 16,-379 16,-373 16,-373 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1102.5" y="-369.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1102.5" y="-354.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M109,-163C109,-163 233,-163 233,-163 239,-163 245,-169 245,-175 245,-175 245,-242 245,-242 245,-248 239,-254 233,-254 233,-254 109,-254 109,-254 103,-254 97,-248 97,-242 97,-242 97,-175 97,-175 97,-169 103,-163 109,-163"/>
<text text-anchor="middle" x="171" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="171" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust8" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust8"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;1&#10;\snoop_filter&#61;system.tol2bus.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M1213,-163C1213,-163 1337,-163 1337,-163 1343,-163 1349,-169 1349,-175 1349,-175 1349,-242 1349,-242 1349,-248 1343,-254 1337,-254 1337,-254 1213,-254 1213,-254 1207,-254 1201,-248 1201,-242 1201,-242 1201,-175 1201,-175 1201,-169 1207,-163 1213,-163"/>
<text text-anchor="middle" x="1275" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1275" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust12"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;20&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;20&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;system.l2.prefetcher&#10;\replacement_policy&#61;system.l2.replacement_policy&#10;\response_latency&#61;20&#10;\sequential_access&#61;false&#10;\size&#61;4096&#10;\system&#61;system&#10;\tag_latency&#61;20&#10;\tags&#61;system.l2.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M181,-32C181,-32 349,-32 349,-32 355,-32 361,-38 361,-44 361,-44 361,-111 361,-111 361,-117 355,-123 349,-123 349,-123 181,-123 181,-123 175,-123 169,-117 169,-111 169,-111 169,-44 169,-44 169,-38 175,-32 181,-32"/>
<text text-anchor="middle" x="265" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="265" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust18" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust18"><a xlink:title="IDD0&#61;0.055&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.032&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.032&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.038&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.038&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.157&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.125&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.235&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.02&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.5&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;8&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\default_p_state&#61;UNDEFINED&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;8&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\null&#61;false&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\range&#61;0:536870912&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;32&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tBURST&#61;5000&#10;\tCCD_L&#61;0&#10;\tCCD_L_WR&#61;0&#10;\tCK&#61;1250&#10;\tCL&#61;13750&#10;\tCS&#61;2500&#10;\tRAS&#61;35000&#10;\tRCD&#61;13750&#10;\tREFI&#61;7800000&#10;\tRFC&#61;260000&#10;\tRP&#61;13750&#10;\tRRD&#61;6000&#10;\tRRD_L&#61;0&#10;\tRTP&#61;7500&#10;\tRTW&#61;2500&#10;\tWR&#61;15000&#10;\tWTR&#61;7500&#10;\tXAW&#61;30000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;270000&#10;\tXSDLL&#61;0&#10;\write_buffer_size&#61;64&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50">
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
<path fill="#5e5958" stroke="#000000" d="M36,-32C36,-32 149,-32 149,-32 155,-32 161,-38 161,-44 161,-44 161,-111 161,-111 161,-117 155,-123 149,-123 149,-123 36,-123 36,-123 30,-123 24,-117 24,-111 24,-111 24,-44 24,-44 24,-38 30,-32 36,-32"/>
<text text-anchor="middle" x="92.5" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="92.5" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<<<<<<< HEAD
<g id="clust21" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust21"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;default_p_state=UNDEFINED&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_quiesce=true&#10;do_statistics_insts=true&#10;dtb=system.cpu0.dtb&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;itb=system.cpu0.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_gating_on_idle=false&#10;power_model=&#10;profile=0&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=SingleThread&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wait_for_remote_gdb=false&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1801,-24C1801,-24 2189,-24 2189,-24 2195,-24 2201,-30 2201,-36 2201,-36 2201,-242 2201,-242 2201,-248 2195,-254 2189,-254 2189,-254 1801,-254 1801,-254 1795,-254 1789,-248 1789,-242 1789,-242 1789,-36 1789,-36 1789,-30 1795,-24 1801,-24"/>
<text text-anchor="middle" x="1995" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="1995" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust84" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust84"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;default_p_state=UNDEFINED&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=2048&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2011,-32C2011,-32 2181,-32 2181,-32 2187,-32 2193,-38 2193,-44 2193,-44 2193,-111 2193,-111 2193,-117 2187,-123 2181,-123 2181,-123 2011,-123 2011,-123 2005,-123 1999,-117 1999,-111 1999,-111 1999,-44 1999,-44 1999,-38 2005,-32 2011,-32"/>
<text text-anchor="middle" x="2096" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2096" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust88" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust88"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;default_p_state=UNDEFINED&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=2048&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1809,-32C1809,-32 1979,-32 1979,-32 1985,-32 1991,-38 1991,-44 1991,-44 1991,-111 1991,-111 1991,-117 1985,-123 1979,-123 1979,-123 1809,-123 1809,-123 1803,-123 1797,-117 1797,-111 1797,-111 1797,-44 1797,-44 1797,-38 1803,-32 1809,-32"/>
<text text-anchor="middle" x="1894" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1894" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust96" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust96"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;default_p_state=UNDEFINED&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_quiesce=true&#10;do_statistics_insts=true&#10;dtb=system.cpu1.dtb&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;itb=system.cpu1.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_gating_on_idle=false&#10;power_model=&#10;profile=0&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=SingleThread&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wait_for_remote_gdb=false&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1381,-24C1381,-24 1769,-24 1769,-24 1775,-24 1781,-30 1781,-36 1781,-36 1781,-242 1781,-242 1781,-248 1775,-254 1769,-254 1769,-254 1381,-254 1381,-254 1375,-254 1369,-248 1369,-242 1369,-242 1369,-36 1369,-36 1369,-30 1375,-24 1381,-24"/>
<text text-anchor="middle" x="1575" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="1575" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust97"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;default_p_state=UNDEFINED&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=2048&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1591,-32C1591,-32 1761,-32 1761,-32 1767,-32 1773,-38 1773,-44 1773,-44 1773,-111 1773,-111 1773,-117 1767,-123 1761,-123 1761,-123 1591,-123 1591,-123 1585,-123 1579,-117 1579,-111 1579,-111 1579,-44 1579,-44 1579,-38 1585,-32 1591,-32"/>
<text text-anchor="middle" x="1676" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1676" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust162" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust162"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;default_p_state=UNDEFINED&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=2048&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1389,-32C1389,-32 1559,-32 1559,-32 1565,-32 1571,-38 1571,-44 1571,-44 1571,-111 1571,-111 1571,-117 1565,-123 1559,-123 1559,-123 1389,-123 1389,-123 1383,-123 1377,-117 1377,-111 1377,-111 1377,-44 1377,-44 1377,-38 1383,-32 1389,-32"/>
<text text-anchor="middle" x="1474" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1474" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust170" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust170"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;default_p_state=UNDEFINED&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_quiesce=true&#10;do_statistics_insts=true&#10;dtb=system.cpu2.dtb&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;itb=system.cpu2.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_gating_on_idle=false&#10;power_model=&#10;profile=0&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=SingleThread&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wait_for_remote_gdb=false&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M803,-24C803,-24 1191,-24 1191,-24 1197,-24 1203,-30 1203,-36 1203,-36 1203,-242 1203,-242 1203,-248 1197,-254 1191,-254 1191,-254 803,-254 803,-254 797,-254 791,-248 791,-242 791,-242 791,-36 791,-36 791,-30 797,-24 803,-24"/>
<text text-anchor="middle" x="997" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="997" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust171" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust171"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;default_p_state=UNDEFINED&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=2048&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1013,-32C1013,-32 1183,-32 1183,-32 1189,-32 1195,-38 1195,-44 1195,-44 1195,-111 1195,-111 1195,-117 1189,-123 1183,-123 1183,-123 1013,-123 1013,-123 1007,-123 1001,-117 1001,-111 1001,-111 1001,-44 1001,-44 1001,-38 1007,-32 1013,-32"/>
<text text-anchor="middle" x="1098" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1098" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust236" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust236"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;default_p_state=UNDEFINED&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=2048&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M811,-32C811,-32 981,-32 981,-32 987,-32 993,-38 993,-44 993,-44 993,-111 993,-111 993,-117 987,-123 981,-123 981,-123 811,-123 811,-123 805,-123 799,-117 799,-111 799,-111 799,-44 799,-44 799,-38 805,-32 811,-32"/>
<text text-anchor="middle" x="896" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="896" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust244" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust244"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;default_p_state=UNDEFINED&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_quiesce=true&#10;do_statistics_insts=true&#10;dtb=system.cpu3.dtb&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;itb=system.cpu3.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_gating_on_idle=false&#10;power_model=&#10;profile=0&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=SingleThread&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wait_for_remote_gdb=false&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M383,-24C383,-24 771,-24 771,-24 777,-24 783,-30 783,-36 783,-36 783,-242 783,-242 783,-248 777,-254 771,-254 771,-254 383,-254 383,-254 377,-254 371,-248 371,-242 371,-242 371,-36 371,-36 371,-30 377,-24 383,-24"/>
<text text-anchor="middle" x="577" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="577" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust245" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust245"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;default_p_state=UNDEFINED&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=2048&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M593,-32C593,-32 763,-32 763,-32 769,-32 775,-38 775,-44 775,-44 775,-111 775,-111 775,-117 769,-123 763,-123 763,-123 593,-123 593,-123 587,-123 581,-117 581,-111 581,-111 581,-44 581,-44 581,-38 587,-32 593,-32"/>
<text text-anchor="middle" x="678" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="678" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust310" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust310"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;default_p_state=UNDEFINED&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;p_state_clk_gate_bins=20&#10;p_state_clk_gate_max=1000000000000&#10;p_state_clk_gate_min=1000&#10;power_model=&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=2048&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M391,-32C391,-32 561,-32 561,-32 567,-32 573,-38 573,-44 573,-44 573,-111 573,-111 573,-117 567,-123 561,-123 561,-123 391,-123 391,-123 385,-123 379,-117 379,-111 379,-111 379,-44 379,-44 379,-38 385,-32 391,-32"/>
<text text-anchor="middle" x="476" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="476" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
=======
<g id="clust21" class="cluster"><title>cluster_system_cpu0</title>
<g id="a_clust21"><a xlink:title="LFSTSize&#61;1024&#10;cpu0 \n: DerivO3CPUQEntries&#61;32&#10;cpu0 \n: DerivO3CPUSQCheckLoads&#61;true&#10;cpu0 \n: DerivO3CPUSQDepCheckShift&#61;4&#10;\SQEntries&#61;32&#10;\SSITSize&#61;1024&#10;\activity&#61;0&#10;\backComSize&#61;5&#10;\branchPred&#61;system.cpu0.branchPred&#10;\cacheLoadPorts&#61;200&#10;\cacheStorePorts&#61;200&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\commitToDecodeDelay&#61;1&#10;\commitToFetchDelay&#61;1&#10;\commitToIEWDelay&#61;1&#10;\commitToRenameDelay&#61;1&#10;\commitWidth&#61;8&#10;\cpu_id&#61;0&#10;\decodeToFetchDelay&#61;1&#10;\decodeToRenameDelay&#61;1&#10;\decodeWidth&#61;8&#10;\default_p_state&#61;UNDEFINED&#10;\dispatchWidth&#61;8&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu0.dtb&#10;\eventq_index&#61;0&#10;\fetchBufferSize&#61;64&#10;\fetchQueueSize&#61;32&#10;\fetchToDecodeDelay&#61;1&#10;\fetchTrapLatency&#61;1&#10;\fetchWidth&#61;8&#10;\forwardComSize&#61;5&#10;\fuPool&#61;system.cpu0.fuPool&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\iewToCommitDelay&#61;1&#10;\iewToDecodeDelay&#61;1&#10;\iewToFetchDelay&#61;1&#10;\iewToRenameDelay&#61;1&#10;\interrupts&#61;system.cpu0.interrupts&#10;\isa&#61;system.cpu0.isa&#10;\issueToExecuteDelay&#61;1&#10;\issueWidth&#61;8&#10;\itb&#61;system.cpu0.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\needsTSO&#61;false&#10;\numIQEntries&#61;64&#10;\numPhysCCRegs&#61;0&#10;\numPhysFloatRegs&#61;256&#10;\numPhysIntRegs&#61;256&#10;\numPhysVecPredRegs&#61;32&#10;\numPhysVecRegs&#61;256&#10;\numROBEntries&#61;192&#10;\numRobs&#61;1&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\renameToDecodeDelay&#61;1&#10;\renameToFetchDelay&#61;1&#10;\renameToIEWDelay&#61;2&#10;\renameToROBDelay&#61;1&#10;\renameWidth&#61;8&#10;\simpoint_start_insts&#61;&#10;\smtCommitPolicy&#61;RoundRobin&#10;\smtFetchPolicy&#61;SingleThread&#10;\smtIQPolicy&#61;Partitioned&#10;\smtIQThreshold&#61;100&#10;\smtLSQPolicy&#61;Partitioned&#10;\smtLSQThreshold&#61;100&#10;\smtNumFetchingThreads&#61;1&#10;\smtROBPolicy&#61;Partitioned&#10;\smtROBThreshold&#61;100&#10;\socket_id&#61;0&#10;\squashWidth&#61;8&#10;\store_set_clear_period&#61;250000&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.cpu0.tracer&#10;\trapLatency&#61;13&#10;\wait_for_remote_gdb&#61;false&#10;\wbWidth&#61;8&#10;\workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1785,-24C1785,-24 2169,-24 2169,-24 2175,-24 2181,-30 2181,-36 2181,-36 2181,-242 2181,-242 2181,-248 2175,-254 2169,-254 2169,-254 1785,-254 1785,-254 1779,-254 1773,-248 1773,-242 1773,-242 1773,-36 1773,-36 1773,-30 1779,-24 1785,-24"/>
<text text-anchor="middle" x="1977" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="1977" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust84" class="cluster"><title>cluster_system_cpu0_icache</title>
<g id="a_clust84"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu0.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;2048&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu0.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M1993,-32C1993,-32 2161,-32 2161,-32 2167,-32 2173,-38 2173,-44 2173,-44 2173,-111 2173,-111 2173,-117 2167,-123 2161,-123 2161,-123 1993,-123 1993,-123 1987,-123 1981,-117 1981,-111 1981,-111 1981,-44 1981,-44 1981,-38 1987,-32 1993,-32"/>
<text text-anchor="middle" x="2077" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2077" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust88" class="cluster"><title>cluster_system_cpu0_dcache</title>
<g id="a_clust88"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu0.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;2048&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu0.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M1793,-32C1793,-32 1961,-32 1961,-32 1967,-32 1973,-38 1973,-44 1973,-44 1973,-111 1973,-111 1973,-117 1967,-123 1961,-123 1961,-123 1793,-123 1793,-123 1787,-123 1781,-117 1781,-111 1781,-111 1781,-44 1781,-44 1781,-38 1787,-32 1793,-32"/>
<text text-anchor="middle" x="1877" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1877" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust96" class="cluster"><title>cluster_system_cpu1</title>
<g id="a_clust96"><a xlink:title="LFSTSize&#61;1024&#10;cpu1 \n: DerivO3CPUQEntries&#61;32&#10;cpu1 \n: DerivO3CPUSQCheckLoads&#61;true&#10;cpu1 \n: DerivO3CPUSQDepCheckShift&#61;4&#10;\SQEntries&#61;32&#10;\SSITSize&#61;1024&#10;\activity&#61;0&#10;\backComSize&#61;5&#10;\branchPred&#61;system.cpu1.branchPred&#10;\cacheLoadPorts&#61;200&#10;\cacheStorePorts&#61;200&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\commitToDecodeDelay&#61;1&#10;\commitToFetchDelay&#61;1&#10;\commitToIEWDelay&#61;1&#10;\commitToRenameDelay&#61;1&#10;\commitWidth&#61;8&#10;\cpu_id&#61;1&#10;\decodeToFetchDelay&#61;1&#10;\decodeToRenameDelay&#61;1&#10;\decodeWidth&#61;8&#10;\default_p_state&#61;UNDEFINED&#10;\dispatchWidth&#61;8&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu1.dtb&#10;\eventq_index&#61;0&#10;\fetchBufferSize&#61;64&#10;\fetchQueueSize&#61;32&#10;\fetchToDecodeDelay&#61;1&#10;\fetchTrapLatency&#61;1&#10;\fetchWidth&#61;8&#10;\forwardComSize&#61;5&#10;\fuPool&#61;system.cpu1.fuPool&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\iewToCommitDelay&#61;1&#10;\iewToDecodeDelay&#61;1&#10;\iewToFetchDelay&#61;1&#10;\iewToRenameDelay&#61;1&#10;\interrupts&#61;system.cpu1.interrupts&#10;\isa&#61;system.cpu1.isa&#10;\issueToExecuteDelay&#61;1&#10;\issueWidth&#61;8&#10;\itb&#61;system.cpu1.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\needsTSO&#61;false&#10;\numIQEntries&#61;64&#10;\numPhysCCRegs&#61;0&#10;\numPhysFloatRegs&#61;256&#10;\numPhysIntRegs&#61;256&#10;\numPhysVecPredRegs&#61;32&#10;\numPhysVecRegs&#61;256&#10;\numROBEntries&#61;192&#10;\numRobs&#61;1&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\renameToDecodeDelay&#61;1&#10;\renameToFetchDelay&#61;1&#10;\renameToIEWDelay&#61;2&#10;\renameToROBDelay&#61;1&#10;\renameWidth&#61;8&#10;\simpoint_start_insts&#61;&#10;\smtCommitPolicy&#61;RoundRobin&#10;\smtFetchPolicy&#61;SingleThread&#10;\smtIQPolicy&#61;Partitioned&#10;\smtIQThreshold&#61;100&#10;\smtLSQPolicy&#61;Partitioned&#10;\smtLSQThreshold&#61;100&#10;\smtNumFetchingThreads&#61;1&#10;\smtROBPolicy&#61;Partitioned&#10;\smtROBThreshold&#61;100&#10;\socket_id&#61;0&#10;\squashWidth&#61;8&#10;\store_set_clear_period&#61;250000&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.cpu1.tracer&#10;\trapLatency&#61;13&#10;\wait_for_remote_gdb&#61;false&#10;\wbWidth&#61;8&#10;\workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1369,-24C1369,-24 1753,-24 1753,-24 1759,-24 1765,-30 1765,-36 1765,-36 1765,-242 1765,-242 1765,-248 1759,-254 1753,-254 1753,-254 1369,-254 1369,-254 1363,-254 1357,-248 1357,-242 1357,-242 1357,-36 1357,-36 1357,-30 1363,-24 1369,-24"/>
<text text-anchor="middle" x="1561" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="1561" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust97" class="cluster"><title>cluster_system_cpu1_icache</title>
<g id="a_clust97"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu1.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;2048&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu1.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M1577,-32C1577,-32 1745,-32 1745,-32 1751,-32 1757,-38 1757,-44 1757,-44 1757,-111 1757,-111 1757,-117 1751,-123 1745,-123 1745,-123 1577,-123 1577,-123 1571,-123 1565,-117 1565,-111 1565,-111 1565,-44 1565,-44 1565,-38 1571,-32 1577,-32"/>
<text text-anchor="middle" x="1661" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1661" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust162" class="cluster"><title>cluster_system_cpu1_dcache</title>
<g id="a_clust162"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu1.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;2048&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu1.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M1377,-32C1377,-32 1545,-32 1545,-32 1551,-32 1557,-38 1557,-44 1557,-44 1557,-111 1557,-111 1557,-117 1551,-123 1545,-123 1545,-123 1377,-123 1377,-123 1371,-123 1365,-117 1365,-111 1365,-111 1365,-44 1365,-44 1365,-38 1371,-32 1377,-32"/>
<text text-anchor="middle" x="1461" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1461" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust170" class="cluster"><title>cluster_system_cpu2</title>
<g id="a_clust170"><a xlink:title="LFSTSize&#61;1024&#10;cpu2 \n: DerivO3CPUQEntries&#61;32&#10;cpu2 \n: DerivO3CPUSQCheckLoads&#61;true&#10;cpu2 \n: DerivO3CPUSQDepCheckShift&#61;4&#10;\SQEntries&#61;32&#10;\SSITSize&#61;1024&#10;\activity&#61;0&#10;\backComSize&#61;5&#10;\branchPred&#61;system.cpu2.branchPred&#10;\cacheLoadPorts&#61;200&#10;\cacheStorePorts&#61;200&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\commitToDecodeDelay&#61;1&#10;\commitToFetchDelay&#61;1&#10;\commitToIEWDelay&#61;1&#10;\commitToRenameDelay&#61;1&#10;\commitWidth&#61;8&#10;\cpu_id&#61;2&#10;\decodeToFetchDelay&#61;1&#10;\decodeToRenameDelay&#61;1&#10;\decodeWidth&#61;8&#10;\default_p_state&#61;UNDEFINED&#10;\dispatchWidth&#61;8&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu2.dtb&#10;\eventq_index&#61;0&#10;\fetchBufferSize&#61;64&#10;\fetchQueueSize&#61;32&#10;\fetchToDecodeDelay&#61;1&#10;\fetchTrapLatency&#61;1&#10;\fetchWidth&#61;8&#10;\forwardComSize&#61;5&#10;\fuPool&#61;system.cpu2.fuPool&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\iewToCommitDelay&#61;1&#10;\iewToDecodeDelay&#61;1&#10;\iewToFetchDelay&#61;1&#10;\iewToRenameDelay&#61;1&#10;\interrupts&#61;system.cpu2.interrupts&#10;\isa&#61;system.cpu2.isa&#10;\issueToExecuteDelay&#61;1&#10;\issueWidth&#61;8&#10;\itb&#61;system.cpu2.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\needsTSO&#61;false&#10;\numIQEntries&#61;64&#10;\numPhysCCRegs&#61;0&#10;\numPhysFloatRegs&#61;256&#10;\numPhysIntRegs&#61;256&#10;\numPhysVecPredRegs&#61;32&#10;\numPhysVecRegs&#61;256&#10;\numROBEntries&#61;192&#10;\numRobs&#61;1&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\renameToDecodeDelay&#61;1&#10;\renameToFetchDelay&#61;1&#10;\renameToIEWDelay&#61;2&#10;\renameToROBDelay&#61;1&#10;\renameWidth&#61;8&#10;\simpoint_start_insts&#61;&#10;\smtCommitPolicy&#61;RoundRobin&#10;\smtFetchPolicy&#61;SingleThread&#10;\smtIQPolicy&#61;Partitioned&#10;\smtIQThreshold&#61;100&#10;\smtLSQPolicy&#61;Partitioned&#10;\smtLSQThreshold&#61;100&#10;\smtNumFetchingThreads&#61;1&#10;\smtROBPolicy&#61;Partitioned&#10;\smtROBThreshold&#61;100&#10;\socket_id&#61;0&#10;\squashWidth&#61;8&#10;\store_set_clear_period&#61;250000&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.cpu2.tracer&#10;\trapLatency&#61;13&#10;\wait_for_remote_gdb&#61;false&#10;\wbWidth&#61;8&#10;\workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M797,-24C797,-24 1181,-24 1181,-24 1187,-24 1193,-30 1193,-36 1193,-36 1193,-242 1193,-242 1193,-248 1187,-254 1181,-254 1181,-254 797,-254 797,-254 791,-254 785,-248 785,-242 785,-242 785,-36 785,-36 785,-30 791,-24 797,-24"/>
<text text-anchor="middle" x="989" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="989" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust171" class="cluster"><title>cluster_system_cpu2_icache</title>
<g id="a_clust171"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu2.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;2048&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu2.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M1005,-32C1005,-32 1173,-32 1173,-32 1179,-32 1185,-38 1185,-44 1185,-44 1185,-111 1185,-111 1185,-117 1179,-123 1173,-123 1173,-123 1005,-123 1005,-123 999,-123 993,-117 993,-111 993,-111 993,-44 993,-44 993,-38 999,-32 1005,-32"/>
<text text-anchor="middle" x="1089" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1089" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust236" class="cluster"><title>cluster_system_cpu2_dcache</title>
<g id="a_clust236"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu2.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;2048&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu2.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M805,-32C805,-32 973,-32 973,-32 979,-32 985,-38 985,-44 985,-44 985,-111 985,-111 985,-117 979,-123 973,-123 973,-123 805,-123 805,-123 799,-123 793,-117 793,-111 793,-111 793,-44 793,-44 793,-38 799,-32 805,-32"/>
<text text-anchor="middle" x="889" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="889" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust244" class="cluster"><title>cluster_system_cpu3</title>
<g id="a_clust244"><a xlink:title="LFSTSize&#61;1024&#10;cpu3 \n: DerivO3CPUQEntries&#61;32&#10;cpu3 \n: DerivO3CPUSQCheckLoads&#61;true&#10;cpu3 \n: DerivO3CPUSQDepCheckShift&#61;4&#10;\SQEntries&#61;32&#10;\SSITSize&#61;1024&#10;\activity&#61;0&#10;\backComSize&#61;5&#10;\branchPred&#61;system.cpu3.branchPred&#10;\cacheLoadPorts&#61;200&#10;\cacheStorePorts&#61;200&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\commitToDecodeDelay&#61;1&#10;\commitToFetchDelay&#61;1&#10;\commitToIEWDelay&#61;1&#10;\commitToRenameDelay&#61;1&#10;\commitWidth&#61;8&#10;\cpu_id&#61;3&#10;\decodeToFetchDelay&#61;1&#10;\decodeToRenameDelay&#61;1&#10;\decodeWidth&#61;8&#10;\default_p_state&#61;UNDEFINED&#10;\dispatchWidth&#61;8&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu3.dtb&#10;\eventq_index&#61;0&#10;\fetchBufferSize&#61;64&#10;\fetchQueueSize&#61;32&#10;\fetchToDecodeDelay&#61;1&#10;\fetchTrapLatency&#61;1&#10;\fetchWidth&#61;8&#10;\forwardComSize&#61;5&#10;\fuPool&#61;system.cpu3.fuPool&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\iewToCommitDelay&#61;1&#10;\iewToDecodeDelay&#61;1&#10;\iewToFetchDelay&#61;1&#10;\iewToRenameDelay&#61;1&#10;\interrupts&#61;system.cpu3.interrupts&#10;\isa&#61;system.cpu3.isa&#10;\issueToExecuteDelay&#61;1&#10;\issueWidth&#61;8&#10;\itb&#61;system.cpu3.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\needsTSO&#61;false&#10;\numIQEntries&#61;64&#10;\numPhysCCRegs&#61;0&#10;\numPhysFloatRegs&#61;256&#10;\numPhysIntRegs&#61;256&#10;\numPhysVecPredRegs&#61;32&#10;\numPhysVecRegs&#61;256&#10;\numROBEntries&#61;192&#10;\numRobs&#61;1&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\renameToDecodeDelay&#61;1&#10;\renameToFetchDelay&#61;1&#10;\renameToIEWDelay&#61;2&#10;\renameToROBDelay&#61;1&#10;\renameWidth&#61;8&#10;\simpoint_start_insts&#61;&#10;\smtCommitPolicy&#61;RoundRobin&#10;\smtFetchPolicy&#61;SingleThread&#10;\smtIQPolicy&#61;Partitioned&#10;\smtIQThreshold&#61;100&#10;\smtLSQPolicy&#61;Partitioned&#10;\smtLSQThreshold&#61;100&#10;\smtNumFetchingThreads&#61;1&#10;\smtROBPolicy&#61;Partitioned&#10;\smtROBThreshold&#61;100&#10;\socket_id&#61;0&#10;\squashWidth&#61;8&#10;\store_set_clear_period&#61;250000&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.cpu3.tracer&#10;\trapLatency&#61;13&#10;\wait_for_remote_gdb&#61;false&#10;\wbWidth&#61;8&#10;\workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M381,-24C381,-24 765,-24 765,-24 771,-24 777,-30 777,-36 777,-36 777,-242 777,-242 777,-248 771,-254 765,-254 765,-254 381,-254 381,-254 375,-254 369,-248 369,-242 369,-242 369,-36 369,-36 369,-30 375,-24 381,-24"/>
<text text-anchor="middle" x="573" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="573" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust245" class="cluster"><title>cluster_system_cpu3_icache</title>
<g id="a_clust245"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu3.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;2048&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu3.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M589,-32C589,-32 757,-32 757,-32 763,-32 769,-38 769,-44 769,-44 769,-111 769,-111 769,-117 763,-123 757,-123 757,-123 589,-123 589,-123 583,-123 577,-117 577,-111 577,-111 577,-44 577,-44 577,-38 583,-32 589,-32"/>
<text text-anchor="middle" x="673" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="673" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust310" class="cluster"><title>cluster_system_cpu3_dcache</title>
<g id="a_clust310"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu3.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;2048&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu3.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M389,-32C389,-32 557,-32 557,-32 563,-32 569,-38 569,-44 569,-44 569,-111 569,-111 569,-117 563,-123 557,-123 557,-123 389,-123 389,-123 383,-123 377,-117 377,-111 377,-111 377,-44 377,-44 377,-38 383,-32 389,-32"/>
<text text-anchor="middle" x="473" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="473" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
</a>
</g>
</g>
<!-- system_system_port -->
<<<<<<< HEAD
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M174,-302.5C174,-302.5 246,-302.5 246,-302.5 252,-302.5 258,-308.5 258,-314.5 258,-314.5 258,-326.5 258,-326.5 258,-332.5 252,-338.5 246,-338.5 246,-338.5 174,-338.5 174,-338.5 168,-338.5 162,-332.5 162,-326.5 162,-326.5 162,-314.5 162,-314.5 162,-308.5 168,-302.5 174,-302.5"/>
<text text-anchor="middle" x="210" y="-316.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node">
<title>system_membus_slave</title>
=======
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M174.5,-302.5C174.5,-302.5 245.5,-302.5 245.5,-302.5 251.5,-302.5 257.5,-308.5 257.5,-314.5 257.5,-314.5 257.5,-326.5 257.5,-326.5 257.5,-332.5 251.5,-338.5 245.5,-338.5 245.5,-338.5 174.5,-338.5 174.5,-338.5 168.5,-338.5 162.5,-332.5 162.5,-326.5 162.5,-326.5 162.5,-314.5 162.5,-314.5 162.5,-308.5 168.5,-302.5 174.5,-302.5"/>
<text text-anchor="middle" x="210" y="-316.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
<path fill="#586070" stroke="#000000" d="M195,-171.5C195,-171.5 225,-171.5 225,-171.5 231,-171.5 237,-177.5 237,-183.5 237,-183.5 237,-195.5 237,-195.5 237,-201.5 231,-207.5 225,-207.5 225,-207.5 195,-207.5 195,-207.5 189,-207.5 183,-201.5 183,-195.5 183,-195.5 183,-183.5 183,-183.5 183,-177.5 189,-171.5 195,-171.5"/>
<text text-anchor="middle" x="210" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<<<<<<< HEAD
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="#000000" d="M210,-302.285C210,-280.3856 210,-243.3861 210,-217.7663"/>
<polygon fill="#000000" stroke="#000000" points="213.5001,-217.5603 210,-207.5603 206.5001,-217.5603 213.5001,-217.5603"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node">
<title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M115.5,-171.5C115.5,-171.5 152.5,-171.5 152.5,-171.5 158.5,-171.5 164.5,-177.5 164.5,-183.5 164.5,-183.5 164.5,-195.5 164.5,-195.5 164.5,-201.5 158.5,-207.5 152.5,-207.5 152.5,-207.5 115.5,-207.5 115.5,-207.5 109.5,-207.5 103.5,-201.5 103.5,-195.5 103.5,-195.5 103.5,-183.5 103.5,-183.5 103.5,-177.5 109.5,-171.5 115.5,-171.5"/>
<text text-anchor="middle" x="134" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node8" class="node">
<title>system_mem_ctrls_port</title>
=======
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M210,-302.37C210,-280.781 210,-243.412 210,-217.852"/>
<polygon fill="black" stroke="black" points="213.5,-217.701 210,-207.701 206.5,-217.701 213.5,-217.701"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M117,-171.5C117,-171.5 153,-171.5 153,-171.5 159,-171.5 165,-177.5 165,-183.5 165,-183.5 165,-195.5 165,-195.5 165,-201.5 159,-207.5 153,-207.5 153,-207.5 117,-207.5 117,-207.5 111,-207.5 105,-201.5 105,-195.5 105,-195.5 105,-183.5 105,-183.5 105,-177.5 111,-171.5 117,-171.5"/>
<text text-anchor="middle" x="135" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node8" class="node"><title>system_mem_ctrls_port</title>
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
<path fill="#4b4746" stroke="#000000" d="M111,-40.5C111,-40.5 141,-40.5 141,-40.5 147,-40.5 153,-46.5 153,-52.5 153,-52.5 153,-64.5 153,-64.5 153,-70.5 147,-76.5 141,-76.5 141,-76.5 111,-76.5 111,-76.5 105,-76.5 99,-70.5 99,-64.5 99,-64.5 99,-52.5 99,-52.5 99,-46.5 105,-40.5 111,-40.5"/>
<text text-anchor="middle" x="126" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<<<<<<< HEAD
<g id="edge2" class="edge">
<title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="#000000" d="M132.8876,-171.285C131.5503,-149.3856 129.2908,-112.3861 127.7262,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="131.2061,-86.3283 127.1029,-76.5603 124.2191,-86.7551 131.2061,-86.3283"/>
</g>
<!-- system_l2_mem_side -->
<g id="node6" class="node">
<title>system_l2_mem_side</title>
=======
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M133.805,-171.37C132.299,-149.781 129.692,-112.412 127.908,-86.852"/>
<polygon fill="black" stroke="black" points="131.388,-86.4332 127.2,-76.7011 124.405,-86.9204 131.388,-86.4332"/>
</g>
<!-- system_l2_mem_side -->
<g id="node6" class="node"><title>system_l2_mem_side</title>
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
<path fill="#94918b" stroke="#000000" d="M189,-40.5C189,-40.5 249,-40.5 249,-40.5 255,-40.5 261,-46.5 261,-52.5 261,-52.5 261,-64.5 261,-64.5 261,-70.5 255,-76.5 249,-76.5 249,-76.5 189,-76.5 189,-76.5 183,-76.5 177,-70.5 177,-64.5 177,-64.5 177,-52.5 177,-52.5 177,-46.5 183,-40.5 189,-40.5"/>
<text text-anchor="middle" x="219" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_l2_mem_side -->
<<<<<<< HEAD
<g id="edge3" class="edge">
<title>system_membus_slave&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M211.9544,-161.0522C213.7182,-135.3789 216.2596,-98.3883 217.7592,-76.5603"/>
<polygon fill="#000000" stroke="#000000" points="208.4451,-161.0686 211.2514,-171.285 215.4287,-161.5485 208.4451,-161.0686"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node">
<title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M1231.5,-171.5C1231.5,-171.5 1268.5,-171.5 1268.5,-171.5 1274.5,-171.5 1280.5,-177.5 1280.5,-183.5 1280.5,-183.5 1280.5,-195.5 1280.5,-195.5 1280.5,-201.5 1274.5,-207.5 1268.5,-207.5 1268.5,-207.5 1231.5,-207.5 1231.5,-207.5 1225.5,-207.5 1219.5,-201.5 1219.5,-195.5 1219.5,-195.5 1219.5,-183.5 1219.5,-183.5 1219.5,-177.5 1225.5,-171.5 1231.5,-171.5"/>
<text text-anchor="middle" x="1250" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node7" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M291,-40.5C291,-40.5 343,-40.5 343,-40.5 349,-40.5 355,-46.5 355,-52.5 355,-52.5 355,-64.5 355,-64.5 355,-70.5 349,-76.5 343,-76.5 343,-76.5 291,-76.5 291,-76.5 285,-76.5 279,-70.5 279,-64.5 279,-64.5 279,-52.5 279,-52.5 279,-46.5 285,-40.5 291,-40.5"/>
<text text-anchor="middle" x="317" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge4" class="edge">
<title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M1225.1012,-171.272C1219.4071,-167.9425 1213.199,-164.9187 1207,-163 1030.1743,-108.2681 542.2166,-202.3821 375,-123 357.7629,-114.8171 343.3806,-98.9343 333.2496,-84.978"/>
<polygon fill="#000000" stroke="#000000" points="336.0541,-82.8792 327.5035,-76.6232 330.2865,-86.846 336.0541,-82.8792"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node">
<title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M1311,-171.5C1311,-171.5 1341,-171.5 1341,-171.5 1347,-171.5 1353,-177.5 1353,-183.5 1353,-183.5 1353,-195.5 1353,-195.5 1353,-201.5 1347,-207.5 1341,-207.5 1341,-207.5 1311,-207.5 1311,-207.5 1305,-207.5 1299,-201.5 1299,-195.5 1299,-195.5 1299,-183.5 1299,-183.5 1299,-177.5 1305,-171.5 1311,-171.5"/>
<text text-anchor="middle" x="1326" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2019,-40.5C2019,-40.5 2079,-40.5 2079,-40.5 2085,-40.5 2091,-46.5 2091,-52.5 2091,-52.5 2091,-64.5 2091,-64.5 2091,-70.5 2085,-76.5 2079,-76.5 2079,-76.5 2019,-76.5 2019,-76.5 2013,-76.5 2007,-70.5 2007,-64.5 2007,-64.5 2007,-52.5 2007,-52.5 2007,-46.5 2013,-40.5 2019,-40.5"/>
<text text-anchor="middle" x="2049" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge5" class="edge">
<title>system_tol2bus_slave&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M1357.2851,-166.2606C1359.8178,-165.0011 1362.4033,-163.8898 1365,-163 1497.7073,-117.5272 1869.8397,-186.3555 1995,-123 2014.9359,-112.9086 2030.3306,-91.8406 2039.4913,-76.5211"/>
<polygon fill="#000000" stroke="#000000" points="1355.3557,-163.3322 1348.4185,-171.3401 1358.8354,-169.4061 1355.3557,-163.3322"/>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1817,-40.5C1817,-40.5 1877,-40.5 1877,-40.5 1883,-40.5 1889,-46.5 1889,-52.5 1889,-52.5 1889,-64.5 1889,-64.5 1889,-70.5 1883,-76.5 1877,-76.5 1877,-76.5 1817,-76.5 1817,-76.5 1811,-76.5 1805,-70.5 1805,-64.5 1805,-64.5 1805,-52.5 1805,-52.5 1805,-46.5 1811,-40.5 1817,-40.5"/>
<text text-anchor="middle" x="1847" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge6" class="edge">
<title>system_tol2bus_slave&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M1357.3195,-166.3585C1359.8443,-165.0762 1362.4186,-163.933 1365,-163 1538.019,-100.4689 1609.0664,-198.1268 1777,-123 1799.9286,-112.7427 1820.3072,-91.9272 1833.0807,-76.7074"/>
<polygon fill="#000000" stroke="#000000" points="1355.3684,-163.4439 1348.4694,-171.4847 1358.877,-169.5011 1355.3684,-163.4439"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node17" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1599,-40.5C1599,-40.5 1659,-40.5 1659,-40.5 1665,-40.5 1671,-46.5 1671,-52.5 1671,-52.5 1671,-64.5 1671,-64.5 1671,-70.5 1665,-76.5 1659,-76.5 1659,-76.5 1599,-76.5 1599,-76.5 1593,-76.5 1587,-70.5 1587,-64.5 1587,-64.5 1587,-52.5 1587,-52.5 1587,-46.5 1593,-40.5 1599,-40.5"/>
<text text-anchor="middle" x="1629" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge7" class="edge">
<title>system_tol2bus_slave&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M1358.5646,-166.0192C1360.6949,-164.9101 1362.8492,-163.8905 1365,-163 1452.7854,-126.6561 1493.0715,-171.1132 1575,-123 1594.0158,-111.8328 1609.3864,-91.3988 1618.796,-76.5152"/>
<polygon fill="#000000" stroke="#000000" points="1356.3345,-163.2682 1349.4622,-171.3318 1359.8631,-169.3138 1356.3345,-163.2682"/>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node19" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1397,-40.5C1397,-40.5 1457,-40.5 1457,-40.5 1463,-40.5 1469,-46.5 1469,-52.5 1469,-52.5 1469,-64.5 1469,-64.5 1469,-70.5 1463,-76.5 1457,-76.5 1457,-76.5 1397,-76.5 1397,-76.5 1391,-76.5 1385,-70.5 1385,-64.5 1385,-64.5 1385,-52.5 1385,-52.5 1385,-46.5 1391,-40.5 1397,-40.5"/>
<text text-anchor="middle" x="1427" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge8" class="edge">
<title>system_tol2bus_slave&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M1346.3616,-163.0904C1366.1907,-137.3714 1395.7956,-98.973 1413.0757,-76.5603"/>
<polygon fill="#000000" stroke="#000000" points="1343.3777,-161.2284 1340.0436,-171.285 1348.9214,-165.5026 1343.3777,-161.2284"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node23" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1115,-40.5C1115,-40.5 1175,-40.5 1175,-40.5 1181,-40.5 1187,-46.5 1187,-52.5 1187,-52.5 1187,-64.5 1187,-64.5 1187,-70.5 1181,-76.5 1175,-76.5 1175,-76.5 1115,-76.5 1115,-76.5 1109,-76.5 1103,-70.5 1103,-64.5 1103,-64.5 1103,-52.5 1103,-52.5 1103,-46.5 1109,-40.5 1115,-40.5"/>
<text text-anchor="middle" x="1145" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge9" class="edge">
<title>system_tol2bus_slave&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M1293.111,-165.2692C1292.0624,-164.5033 1291.0233,-163.7453 1290,-163 1248.1132,-132.4909 1199.1705,-97.3164 1170.2027,-76.5466"/>
<polygon fill="#000000" stroke="#000000" points="1291.1003,-168.1349 1301.2359,-171.2203 1295.2366,-162.4877 1291.1003,-168.1349"/>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node25" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M913,-40.5C913,-40.5 973,-40.5 973,-40.5 979,-40.5 985,-46.5 985,-52.5 985,-52.5 985,-64.5 985,-64.5 985,-70.5 979,-76.5 973,-76.5 973,-76.5 913,-76.5 913,-76.5 907,-76.5 901,-70.5 901,-64.5 901,-64.5 901,-52.5 901,-52.5 901,-46.5 907,-40.5 913,-40.5"/>
<text text-anchor="middle" x="943" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge10" class="edge">
<title>system_tol2bus_slave&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M1296.2539,-165.9659C1294.1967,-164.8566 1292.1037,-163.8528 1290,-163 1168.1965,-113.626 1112.0416,-186.5555 997,-123 977.6974,-112.3361 962.3784,-91.8117 953.0593,-76.7693"/>
<polygon fill="#000000" stroke="#000000" points="1294.6224,-169.0723 1304.9667,-171.3627 1298.3085,-163.1214 1294.6224,-169.0723"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node29" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M695,-40.5C695,-40.5 755,-40.5 755,-40.5 761,-40.5 767,-46.5 767,-52.5 767,-52.5 767,-64.5 767,-64.5 767,-70.5 761,-76.5 755,-76.5 755,-76.5 695,-76.5 695,-76.5 689,-76.5 683,-70.5 683,-64.5 683,-64.5 683,-52.5 683,-52.5 683,-46.5 689,-40.5 695,-40.5"/>
<text text-anchor="middle" x="725" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge11" class="edge">
<title>system_tol2bus_slave&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M1296.4797,-165.9188C1294.3541,-164.8069 1292.1855,-163.8166 1290,-163 1083.245,-85.7445 997.1965,-211.502 795,-123 771.9894,-112.9282 751.6261,-92.0779 738.8786,-76.7992"/>
<polygon fill="#000000" stroke="#000000" points="1295.087,-169.1702 1305.4423,-171.4106 1298.7444,-163.2016 1295.087,-169.1702"/>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node31" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M493,-40.5C493,-40.5 553,-40.5 553,-40.5 559,-40.5 565,-46.5 565,-52.5 565,-52.5 565,-64.5 565,-64.5 565,-70.5 559,-76.5 553,-76.5 553,-76.5 493,-76.5 493,-76.5 487,-76.5 481,-70.5 481,-64.5 481,-64.5 481,-52.5 481,-52.5 481,-46.5 487,-40.5 493,-40.5"/>
<text text-anchor="middle" x="523" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge12" class="edge">
<title>system_tol2bus_slave&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M1296.5028,-165.8558C1294.3716,-164.7593 1292.1954,-163.7897 1290,-163 1140.6733,-109.2859 718.8503,-194.1489 577,-123 557.0271,-112.982 541.6396,-91.8997 532.4908,-76.5568"/>
<polygon fill="#000000" stroke="#000000" points="1295.1156,-169.1084 1305.4791,-171.3101 1298.7506,-163.1261 1295.1156,-169.1084"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node9" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2113,-171.5C2113,-171.5 2181,-171.5 2181,-171.5 2187,-171.5 2193,-177.5 2193,-183.5 2193,-183.5 2193,-195.5 2193,-195.5 2193,-201.5 2187,-207.5 2181,-207.5 2181,-207.5 2113,-207.5 2113,-207.5 2107,-207.5 2101,-201.5 2101,-195.5 2101,-195.5 2101,-183.5 2101,-183.5 2101,-177.5 2107,-171.5 2113,-171.5"/>
<text text-anchor="middle" x="2147" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2121,-40.5C2121,-40.5 2173,-40.5 2173,-40.5 2179,-40.5 2185,-46.5 2185,-52.5 2185,-52.5 2185,-64.5 2185,-64.5 2185,-70.5 2179,-76.5 2173,-76.5 2173,-76.5 2121,-76.5 2121,-76.5 2115,-76.5 2109,-70.5 2109,-64.5 2109,-64.5 2109,-52.5 2109,-52.5 2109,-46.5 2115,-40.5 2121,-40.5"/>
<text text-anchor="middle" x="2147" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2147,-171.285C2147,-149.3856 2147,-112.3861 2147,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="2150.5001,-86.5603 2147,-76.5603 2143.5001,-86.5603 2150.5001,-86.5603"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node10" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1908,-171.5C1908,-171.5 1982,-171.5 1982,-171.5 1988,-171.5 1994,-177.5 1994,-183.5 1994,-183.5 1994,-195.5 1994,-195.5 1994,-201.5 1988,-207.5 1982,-207.5 1982,-207.5 1908,-207.5 1908,-207.5 1902,-207.5 1896,-201.5 1896,-195.5 1896,-195.5 1896,-183.5 1896,-183.5 1896,-177.5 1902,-171.5 1908,-171.5"/>
<text text-anchor="middle" x="1945" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node14" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1919,-40.5C1919,-40.5 1971,-40.5 1971,-40.5 1977,-40.5 1983,-46.5 1983,-52.5 1983,-52.5 1983,-64.5 1983,-64.5 1983,-70.5 1977,-76.5 1971,-76.5 1971,-76.5 1919,-76.5 1919,-76.5 1913,-76.5 1907,-70.5 1907,-64.5 1907,-64.5 1907,-52.5 1907,-52.5 1907,-46.5 1913,-40.5 1919,-40.5"/>
<text text-anchor="middle" x="1945" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1945,-171.285C1945,-149.3856 1945,-112.3861 1945,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="1948.5001,-86.5603 1945,-76.5603 1941.5001,-86.5603 1948.5001,-86.5603"/>
</g>
<!-- system_cpu1_icache_port -->
<g id="node15" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1693,-171.5C1693,-171.5 1761,-171.5 1761,-171.5 1767,-171.5 1773,-177.5 1773,-183.5 1773,-183.5 1773,-195.5 1773,-195.5 1773,-201.5 1767,-207.5 1761,-207.5 1761,-207.5 1693,-207.5 1693,-207.5 1687,-207.5 1681,-201.5 1681,-195.5 1681,-195.5 1681,-183.5 1681,-183.5 1681,-177.5 1687,-171.5 1693,-171.5"/>
<text text-anchor="middle" x="1727" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node18" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1701,-40.5C1701,-40.5 1753,-40.5 1753,-40.5 1759,-40.5 1765,-46.5 1765,-52.5 1765,-52.5 1765,-64.5 1765,-64.5 1765,-70.5 1759,-76.5 1753,-76.5 1753,-76.5 1701,-76.5 1701,-76.5 1695,-76.5 1689,-70.5 1689,-64.5 1689,-64.5 1689,-52.5 1689,-52.5 1689,-46.5 1695,-40.5 1701,-40.5"/>
<text text-anchor="middle" x="1727" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1727,-171.285C1727,-149.3856 1727,-112.3861 1727,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="1730.5001,-86.5603 1727,-76.5603 1723.5001,-86.5603 1730.5001,-86.5603"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node16" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1488,-171.5C1488,-171.5 1562,-171.5 1562,-171.5 1568,-171.5 1574,-177.5 1574,-183.5 1574,-183.5 1574,-195.5 1574,-195.5 1574,-201.5 1568,-207.5 1562,-207.5 1562,-207.5 1488,-207.5 1488,-207.5 1482,-207.5 1476,-201.5 1476,-195.5 1476,-195.5 1476,-183.5 1476,-183.5 1476,-177.5 1482,-171.5 1488,-171.5"/>
<text text-anchor="middle" x="1525" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node20" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1499,-40.5C1499,-40.5 1551,-40.5 1551,-40.5 1557,-40.5 1563,-46.5 1563,-52.5 1563,-52.5 1563,-64.5 1563,-64.5 1563,-70.5 1557,-76.5 1551,-76.5 1551,-76.5 1499,-76.5 1499,-76.5 1493,-76.5 1487,-70.5 1487,-64.5 1487,-64.5 1487,-52.5 1487,-52.5 1487,-46.5 1493,-40.5 1499,-40.5"/>
<text text-anchor="middle" x="1525" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1525,-171.285C1525,-149.3856 1525,-112.3861 1525,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="1528.5001,-86.5603 1525,-76.5603 1521.5001,-86.5603 1528.5001,-86.5603"/>
</g>
<!-- system_cpu2_icache_port -->
<g id="node21" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1013,-171.5C1013,-171.5 1081,-171.5 1081,-171.5 1087,-171.5 1093,-177.5 1093,-183.5 1093,-183.5 1093,-195.5 1093,-195.5 1093,-201.5 1087,-207.5 1081,-207.5 1081,-207.5 1013,-207.5 1013,-207.5 1007,-207.5 1001,-201.5 1001,-195.5 1001,-195.5 1001,-183.5 1001,-183.5 1001,-177.5 1007,-171.5 1013,-171.5"/>
<text text-anchor="middle" x="1047" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node24" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1021,-40.5C1021,-40.5 1073,-40.5 1073,-40.5 1079,-40.5 1085,-46.5 1085,-52.5 1085,-52.5 1085,-64.5 1085,-64.5 1085,-70.5 1079,-76.5 1073,-76.5 1073,-76.5 1021,-76.5 1021,-76.5 1015,-76.5 1009,-70.5 1009,-64.5 1009,-64.5 1009,-52.5 1009,-52.5 1009,-46.5 1015,-40.5 1021,-40.5"/>
<text text-anchor="middle" x="1047" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1047,-171.285C1047,-149.3856 1047,-112.3861 1047,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="1050.5001,-86.5603 1047,-76.5603 1043.5001,-86.5603 1050.5001,-86.5603"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node22" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M811,-171.5C811,-171.5 885,-171.5 885,-171.5 891,-171.5 897,-177.5 897,-183.5 897,-183.5 897,-195.5 897,-195.5 897,-201.5 891,-207.5 885,-207.5 885,-207.5 811,-207.5 811,-207.5 805,-207.5 799,-201.5 799,-195.5 799,-195.5 799,-183.5 799,-183.5 799,-177.5 805,-171.5 811,-171.5"/>
<text text-anchor="middle" x="848" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node26" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M819,-40.5C819,-40.5 871,-40.5 871,-40.5 877,-40.5 883,-46.5 883,-52.5 883,-52.5 883,-64.5 883,-64.5 883,-70.5 877,-76.5 871,-76.5 871,-76.5 819,-76.5 819,-76.5 813,-76.5 807,-70.5 807,-64.5 807,-64.5 807,-52.5 807,-52.5 807,-46.5 813,-40.5 819,-40.5"/>
<text text-anchor="middle" x="845" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M847.5829,-171.285C847.0813,-149.3856 846.234,-112.3861 845.6473,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="849.1417,-86.4775 845.4136,-76.5603 842.1436,-86.6378 849.1417,-86.4775"/>
</g>
<!-- system_cpu3_icache_port -->
<g id="node27" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M593,-171.5C593,-171.5 661,-171.5 661,-171.5 667,-171.5 673,-177.5 673,-183.5 673,-183.5 673,-195.5 673,-195.5 673,-201.5 667,-207.5 661,-207.5 661,-207.5 593,-207.5 593,-207.5 587,-207.5 581,-201.5 581,-195.5 581,-195.5 581,-183.5 581,-183.5 581,-177.5 587,-171.5 593,-171.5"/>
<text text-anchor="middle" x="627" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node30" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M601,-40.5C601,-40.5 653,-40.5 653,-40.5 659,-40.5 665,-46.5 665,-52.5 665,-52.5 665,-64.5 665,-64.5 665,-70.5 659,-76.5 653,-76.5 653,-76.5 601,-76.5 601,-76.5 595,-76.5 589,-70.5 589,-64.5 589,-64.5 589,-52.5 589,-52.5 589,-46.5 595,-40.5 601,-40.5"/>
<text text-anchor="middle" x="627" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M627,-171.285C627,-149.3856 627,-112.3861 627,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="630.5001,-86.5603 627,-76.5603 623.5001,-86.5603 630.5001,-86.5603"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node28" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M391,-171.5C391,-171.5 465,-171.5 465,-171.5 471,-171.5 477,-177.5 477,-183.5 477,-183.5 477,-195.5 477,-195.5 477,-201.5 471,-207.5 465,-207.5 465,-207.5 391,-207.5 391,-207.5 385,-207.5 379,-201.5 379,-195.5 379,-195.5 379,-183.5 379,-183.5 379,-177.5 385,-171.5 391,-171.5"/>
<text text-anchor="middle" x="428" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node32" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M399,-40.5C399,-40.5 451,-40.5 451,-40.5 457,-40.5 463,-46.5 463,-52.5 463,-52.5 463,-64.5 463,-64.5 463,-70.5 457,-76.5 451,-76.5 451,-76.5 399,-76.5 399,-76.5 393,-76.5 387,-70.5 387,-64.5 387,-64.5 387,-52.5 387,-52.5 387,-46.5 393,-40.5 399,-40.5"/>
<text text-anchor="middle" x="425" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M427.5829,-171.285C427.0813,-149.3856 426.234,-112.3861 425.6473,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="429.1417,-86.4775 425.4136,-76.5603 422.1436,-86.6378 429.1417,-86.4775"/>
=======
<g id="edge3" class="edge"><title>system_membus_slave&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M211.902,-161.232C213.684,-135.697 216.291,-98.3244 217.8,-76.7011"/>
<polygon fill="black" stroke="black" points="208.4,-161.15 211.195,-171.37 215.383,-161.638 208.4,-161.15"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M1221,-171.5C1221,-171.5 1257,-171.5 1257,-171.5 1263,-171.5 1269,-177.5 1269,-183.5 1269,-183.5 1269,-195.5 1269,-195.5 1269,-201.5 1263,-207.5 1257,-207.5 1257,-207.5 1221,-207.5 1221,-207.5 1215,-207.5 1209,-201.5 1209,-195.5 1209,-195.5 1209,-183.5 1209,-183.5 1209,-177.5 1215,-171.5 1221,-171.5"/>
<text text-anchor="middle" x="1239" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node7" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M290.5,-40.5C290.5,-40.5 341.5,-40.5 341.5,-40.5 347.5,-40.5 353.5,-46.5 353.5,-52.5 353.5,-52.5 353.5,-64.5 353.5,-64.5 353.5,-70.5 347.5,-76.5 341.5,-76.5 341.5,-76.5 290.5,-76.5 290.5,-76.5 284.5,-76.5 278.5,-70.5 278.5,-64.5 278.5,-64.5 278.5,-52.5 278.5,-52.5 278.5,-46.5 284.5,-40.5 290.5,-40.5"/>
<text text-anchor="middle" x="316" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge4" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M1215.55,-171.484C1209.75,-168.076 1203.36,-164.948 1197,-163 1021.7,-109.335 538.56,-201.732 373,-123 355.827,-114.834 341.545,-98.8922 331.573,-85.0258"/>
<polygon fill="black" stroke="black" points="334.456,-83.0416 325.933,-76.7482 328.671,-86.9831 334.456,-83.0416"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M1299,-171.5C1299,-171.5 1329,-171.5 1329,-171.5 1335,-171.5 1341,-177.5 1341,-183.5 1341,-183.5 1341,-195.5 1341,-195.5 1341,-201.5 1335,-207.5 1329,-207.5 1329,-207.5 1299,-207.5 1299,-207.5 1293,-207.5 1287,-201.5 1287,-195.5 1287,-195.5 1287,-183.5 1287,-183.5 1287,-177.5 1293,-171.5 1299,-171.5"/>
<text text-anchor="middle" x="1314" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node11" class="node"><title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2001,-40.5C2001,-40.5 2061,-40.5 2061,-40.5 2067,-40.5 2073,-46.5 2073,-52.5 2073,-52.5 2073,-64.5 2073,-64.5 2073,-70.5 2067,-76.5 2061,-76.5 2061,-76.5 2001,-76.5 2001,-76.5 1995,-76.5 1989,-70.5 1989,-64.5 1989,-64.5 1989,-52.5 1989,-52.5 1989,-46.5 1995,-40.5 2001,-40.5"/>
<text text-anchor="middle" x="2031" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge5" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M1344.87,-166.369C1347.54,-165.062 1350.27,-163.911 1353,-163 1484.83,-119.087 1852.81,-185.314 1977,-123 1997.05,-112.941 2012.62,-91.7839 2021.78,-76.6557"/>
<polygon fill="black" stroke="black" points="1343.09,-163.35 1336.08,-171.29 1346.51,-169.458 1343.09,-163.35"/>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node13" class="node"><title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1801,-40.5C1801,-40.5 1861,-40.5 1861,-40.5 1867,-40.5 1873,-46.5 1873,-52.5 1873,-52.5 1873,-64.5 1873,-64.5 1873,-70.5 1867,-76.5 1861,-76.5 1861,-76.5 1801,-76.5 1801,-76.5 1795,-76.5 1789,-70.5 1789,-64.5 1789,-64.5 1789,-52.5 1789,-52.5 1789,-46.5 1795,-40.5 1801,-40.5"/>
<text text-anchor="middle" x="1831" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge6" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1344.9,-166.471C1347.56,-165.141 1350.28,-163.957 1353,-163 1524.87,-102.513 1594.43,-196.835 1761,-123 1784.25,-112.694 1805.01,-91.5892 1817.77,-76.5405"/>
<polygon fill="black" stroke="black" points="1343.11,-163.464 1336.13,-171.435 1346.55,-169.557 1343.11,-163.464"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node17" class="node"><title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1585,-40.5C1585,-40.5 1645,-40.5 1645,-40.5 1651,-40.5 1657,-46.5 1657,-52.5 1657,-52.5 1657,-64.5 1657,-64.5 1657,-70.5 1651,-76.5 1645,-76.5 1645,-76.5 1585,-76.5 1585,-76.5 1579,-76.5 1573,-70.5 1573,-64.5 1573,-64.5 1573,-52.5 1573,-52.5 1573,-46.5 1579,-40.5 1585,-40.5"/>
<text text-anchor="middle" x="1615" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge7" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M1345.92,-166.269C1348.27,-165.063 1350.64,-163.956 1353,-163 1440.26,-127.686 1479.68,-170.43 1561,-123 1580.13,-111.844 1595.68,-91.3415 1605.1,-76.6489"/>
<polygon fill="black" stroke="black" points="1344.06,-163.303 1337.11,-171.303 1347.53,-169.381 1344.06,-163.303"/>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node19" class="node"><title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1385,-40.5C1385,-40.5 1445,-40.5 1445,-40.5 1451,-40.5 1457,-46.5 1457,-52.5 1457,-52.5 1457,-64.5 1457,-64.5 1457,-70.5 1451,-76.5 1445,-76.5 1445,-76.5 1385,-76.5 1385,-76.5 1379,-76.5 1373,-70.5 1373,-64.5 1373,-64.5 1373,-52.5 1373,-52.5 1373,-46.5 1379,-40.5 1385,-40.5"/>
<text text-anchor="middle" x="1415" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge8" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1333.76,-163.258C1353.77,-137.711 1384.15,-98.9036 1401.53,-76.7011"/>
<polygon fill="black" stroke="black" points="1330.82,-161.338 1327.41,-171.37 1336.33,-165.654 1330.82,-161.338"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node23" class="node"><title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1105,-40.5C1105,-40.5 1165,-40.5 1165,-40.5 1171,-40.5 1177,-46.5 1177,-52.5 1177,-52.5 1177,-64.5 1177,-64.5 1177,-70.5 1171,-76.5 1165,-76.5 1165,-76.5 1105,-76.5 1105,-76.5 1099,-76.5 1093,-70.5 1093,-64.5 1093,-64.5 1093,-52.5 1093,-52.5 1093,-46.5 1099,-40.5 1105,-40.5"/>
<text text-anchor="middle" x="1135" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge9" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M1281.71,-165.229C1246.35,-139.747 1190.48,-99.4828 1158.87,-76.7011"/>
<polygon fill="black" stroke="black" points="1280.07,-168.363 1290.23,-171.37 1284.16,-162.684 1280.07,-168.363"/>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node25" class="node"><title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M905,-40.5C905,-40.5 965,-40.5 965,-40.5 971,-40.5 977,-46.5 977,-52.5 977,-52.5 977,-64.5 977,-64.5 977,-70.5 971,-76.5 965,-76.5 965,-76.5 905,-76.5 905,-76.5 899,-76.5 893,-70.5 893,-64.5 893,-64.5 893,-52.5 893,-52.5 893,-46.5 899,-40.5 905,-40.5"/>
<text text-anchor="middle" x="935" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge10" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1284.38,-165.953C1282.28,-164.848 1280.14,-163.847 1278,-163 1157.43,-115.275 1102.68,-185.372 989,-123 969.461,-112.28 953.889,-91.4784 944.581,-76.6038"/>
<polygon fill="black" stroke="black" points="1282.91,-169.153 1293.28,-171.323 1286.52,-163.16 1282.91,-169.153"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node29" class="node"><title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M689,-40.5C689,-40.5 749,-40.5 749,-40.5 755,-40.5 761,-46.5 761,-52.5 761,-52.5 761,-64.5 761,-64.5 761,-70.5 755,-76.5 749,-76.5 749,-76.5 689,-76.5 689,-76.5 683,-76.5 677,-70.5 677,-64.5 677,-64.5 677,-52.5 677,-52.5 677,-46.5 683,-40.5 689,-40.5"/>
<text text-anchor="middle" x="719" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge11" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M1285.1,-166.157C1282.77,-164.945 1280.39,-163.871 1278,-163 1073.08,-88.4416 989.058,-209.757 789,-123 765.667,-112.881 744.927,-91.7372 732.194,-76.6281"/>
<polygon fill="black" stroke="black" points="1283.37,-169.203 1293.75,-171.36 1286.98,-163.205 1283.37,-169.203"/>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node31" class="node"><title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M489,-40.5C489,-40.5 549,-40.5 549,-40.5 555,-40.5 561,-46.5 561,-52.5 561,-52.5 561,-64.5 561,-64.5 561,-70.5 555,-76.5 549,-76.5 549,-76.5 489,-76.5 489,-76.5 483,-76.5 477,-70.5 477,-64.5 477,-64.5 477,-52.5 477,-52.5 477,-46.5 483,-40.5 489,-40.5"/>
<text text-anchor="middle" x="519" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge12" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1285.12,-166.089C1282.79,-164.893 1280.4,-163.841 1278,-163 1129.88,-111.19 713.511,-192.857 573,-123 552.914,-113.014 537.355,-91.842 528.204,-76.6901"/>
<polygon fill="black" stroke="black" points="1283.4,-169.138 1293.78,-171.258 1286.99,-163.127 1283.4,-169.138"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node9" class="node"><title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2093.5,-171.5C2093.5,-171.5 2160.5,-171.5 2160.5,-171.5 2166.5,-171.5 2172.5,-177.5 2172.5,-183.5 2172.5,-183.5 2172.5,-195.5 2172.5,-195.5 2172.5,-201.5 2166.5,-207.5 2160.5,-207.5 2160.5,-207.5 2093.5,-207.5 2093.5,-207.5 2087.5,-207.5 2081.5,-201.5 2081.5,-195.5 2081.5,-195.5 2081.5,-183.5 2081.5,-183.5 2081.5,-177.5 2087.5,-171.5 2093.5,-171.5"/>
<text text-anchor="middle" x="2127" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node12" class="node"><title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2102.5,-40.5C2102.5,-40.5 2153.5,-40.5 2153.5,-40.5 2159.5,-40.5 2165.5,-46.5 2165.5,-52.5 2165.5,-52.5 2165.5,-64.5 2165.5,-64.5 2165.5,-70.5 2159.5,-76.5 2153.5,-76.5 2153.5,-76.5 2102.5,-76.5 2102.5,-76.5 2096.5,-76.5 2090.5,-70.5 2090.5,-64.5 2090.5,-64.5 2090.5,-52.5 2090.5,-52.5 2090.5,-46.5 2096.5,-40.5 2102.5,-40.5"/>
<text text-anchor="middle" x="2128" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge13" class="edge"><title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2127.13,-171.37C2127.3,-149.781 2127.59,-112.412 2127.79,-86.852"/>
<polygon fill="black" stroke="black" points="2131.29,-86.7279 2127.87,-76.7011 2124.29,-86.6736 2131.29,-86.7279"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node10" class="node"><title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1892,-171.5C1892,-171.5 1964,-171.5 1964,-171.5 1970,-171.5 1976,-177.5 1976,-183.5 1976,-183.5 1976,-195.5 1976,-195.5 1976,-201.5 1970,-207.5 1964,-207.5 1964,-207.5 1892,-207.5 1892,-207.5 1886,-207.5 1880,-201.5 1880,-195.5 1880,-195.5 1880,-183.5 1880,-183.5 1880,-177.5 1886,-171.5 1892,-171.5"/>
<text text-anchor="middle" x="1928" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node14" class="node"><title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1902.5,-40.5C1902.5,-40.5 1953.5,-40.5 1953.5,-40.5 1959.5,-40.5 1965.5,-46.5 1965.5,-52.5 1965.5,-52.5 1965.5,-64.5 1965.5,-64.5 1965.5,-70.5 1959.5,-76.5 1953.5,-76.5 1953.5,-76.5 1902.5,-76.5 1902.5,-76.5 1896.5,-76.5 1890.5,-70.5 1890.5,-64.5 1890.5,-64.5 1890.5,-52.5 1890.5,-52.5 1890.5,-46.5 1896.5,-40.5 1902.5,-40.5"/>
<text text-anchor="middle" x="1928" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge14" class="edge"><title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1928,-171.37C1928,-149.781 1928,-112.412 1928,-86.852"/>
<polygon fill="black" stroke="black" points="1931.5,-86.701 1928,-76.7011 1924.5,-86.7011 1931.5,-86.701"/>
</g>
<!-- system_cpu1_icache_port -->
<g id="node15" class="node"><title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1677.5,-171.5C1677.5,-171.5 1744.5,-171.5 1744.5,-171.5 1750.5,-171.5 1756.5,-177.5 1756.5,-183.5 1756.5,-183.5 1756.5,-195.5 1756.5,-195.5 1756.5,-201.5 1750.5,-207.5 1744.5,-207.5 1744.5,-207.5 1677.5,-207.5 1677.5,-207.5 1671.5,-207.5 1665.5,-201.5 1665.5,-195.5 1665.5,-195.5 1665.5,-183.5 1665.5,-183.5 1665.5,-177.5 1671.5,-171.5 1677.5,-171.5"/>
<text text-anchor="middle" x="1711" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node18" class="node"><title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1686.5,-40.5C1686.5,-40.5 1737.5,-40.5 1737.5,-40.5 1743.5,-40.5 1749.5,-46.5 1749.5,-52.5 1749.5,-52.5 1749.5,-64.5 1749.5,-64.5 1749.5,-70.5 1743.5,-76.5 1737.5,-76.5 1737.5,-76.5 1686.5,-76.5 1686.5,-76.5 1680.5,-76.5 1674.5,-70.5 1674.5,-64.5 1674.5,-64.5 1674.5,-52.5 1674.5,-52.5 1674.5,-46.5 1680.5,-40.5 1686.5,-40.5"/>
<text text-anchor="middle" x="1712" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge15" class="edge"><title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1711.13,-171.37C1711.3,-149.781 1711.59,-112.412 1711.79,-86.852"/>
<polygon fill="black" stroke="black" points="1715.29,-86.7279 1711.87,-76.7011 1708.29,-86.6736 1715.29,-86.7279"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node16" class="node"><title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1476,-171.5C1476,-171.5 1548,-171.5 1548,-171.5 1554,-171.5 1560,-177.5 1560,-183.5 1560,-183.5 1560,-195.5 1560,-195.5 1560,-201.5 1554,-207.5 1548,-207.5 1548,-207.5 1476,-207.5 1476,-207.5 1470,-207.5 1464,-201.5 1464,-195.5 1464,-195.5 1464,-183.5 1464,-183.5 1464,-177.5 1470,-171.5 1476,-171.5"/>
<text text-anchor="middle" x="1512" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node20" class="node"><title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1486.5,-40.5C1486.5,-40.5 1537.5,-40.5 1537.5,-40.5 1543.5,-40.5 1549.5,-46.5 1549.5,-52.5 1549.5,-52.5 1549.5,-64.5 1549.5,-64.5 1549.5,-70.5 1543.5,-76.5 1537.5,-76.5 1537.5,-76.5 1486.5,-76.5 1486.5,-76.5 1480.5,-76.5 1474.5,-70.5 1474.5,-64.5 1474.5,-64.5 1474.5,-52.5 1474.5,-52.5 1474.5,-46.5 1480.5,-40.5 1486.5,-40.5"/>
<text text-anchor="middle" x="1512" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge16" class="edge"><title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1512,-171.37C1512,-149.781 1512,-112.412 1512,-86.852"/>
<polygon fill="black" stroke="black" points="1515.5,-86.701 1512,-76.7011 1508.5,-86.7011 1515.5,-86.701"/>
</g>
<!-- system_cpu2_icache_port -->
<g id="node21" class="node"><title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1004.5,-171.5C1004.5,-171.5 1071.5,-171.5 1071.5,-171.5 1077.5,-171.5 1083.5,-177.5 1083.5,-183.5 1083.5,-183.5 1083.5,-195.5 1083.5,-195.5 1083.5,-201.5 1077.5,-207.5 1071.5,-207.5 1071.5,-207.5 1004.5,-207.5 1004.5,-207.5 998.5,-207.5 992.5,-201.5 992.5,-195.5 992.5,-195.5 992.5,-183.5 992.5,-183.5 992.5,-177.5 998.5,-171.5 1004.5,-171.5"/>
<text text-anchor="middle" x="1038" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node24" class="node"><title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1012.5,-40.5C1012.5,-40.5 1063.5,-40.5 1063.5,-40.5 1069.5,-40.5 1075.5,-46.5 1075.5,-52.5 1075.5,-52.5 1075.5,-64.5 1075.5,-64.5 1075.5,-70.5 1069.5,-76.5 1063.5,-76.5 1063.5,-76.5 1012.5,-76.5 1012.5,-76.5 1006.5,-76.5 1000.5,-70.5 1000.5,-64.5 1000.5,-64.5 1000.5,-52.5 1000.5,-52.5 1000.5,-46.5 1006.5,-40.5 1012.5,-40.5"/>
<text text-anchor="middle" x="1038" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge17" class="edge"><title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1038,-171.37C1038,-149.781 1038,-112.412 1038,-86.852"/>
<polygon fill="black" stroke="black" points="1041.5,-86.701 1038,-76.7011 1034.5,-86.7011 1041.5,-86.701"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node22" class="node"><title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M805,-171.5C805,-171.5 877,-171.5 877,-171.5 883,-171.5 889,-177.5 889,-183.5 889,-183.5 889,-195.5 889,-195.5 889,-201.5 883,-207.5 877,-207.5 877,-207.5 805,-207.5 805,-207.5 799,-207.5 793,-201.5 793,-195.5 793,-195.5 793,-183.5 793,-183.5 793,-177.5 799,-171.5 805,-171.5"/>
<text text-anchor="middle" x="841" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node26" class="node"><title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M812.5,-40.5C812.5,-40.5 863.5,-40.5 863.5,-40.5 869.5,-40.5 875.5,-46.5 875.5,-52.5 875.5,-52.5 875.5,-64.5 875.5,-64.5 875.5,-70.5 869.5,-76.5 863.5,-76.5 863.5,-76.5 812.5,-76.5 812.5,-76.5 806.5,-76.5 800.5,-70.5 800.5,-64.5 800.5,-64.5 800.5,-52.5 800.5,-52.5 800.5,-46.5 806.5,-40.5 812.5,-40.5"/>
<text text-anchor="middle" x="838" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge18" class="edge"><title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M840.602,-171.37C840.1,-149.781 839.231,-112.412 838.636,-86.852"/>
<polygon fill="black" stroke="black" points="842.132,-86.6169 838.4,-76.7011 835.134,-86.7798 842.132,-86.6169"/>
</g>
<!-- system_cpu3_icache_port -->
<g id="node27" class="node"><title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M588.5,-171.5C588.5,-171.5 655.5,-171.5 655.5,-171.5 661.5,-171.5 667.5,-177.5 667.5,-183.5 667.5,-183.5 667.5,-195.5 667.5,-195.5 667.5,-201.5 661.5,-207.5 655.5,-207.5 655.5,-207.5 588.5,-207.5 588.5,-207.5 582.5,-207.5 576.5,-201.5 576.5,-195.5 576.5,-195.5 576.5,-183.5 576.5,-183.5 576.5,-177.5 582.5,-171.5 588.5,-171.5"/>
<text text-anchor="middle" x="622" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node30" class="node"><title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M596.5,-40.5C596.5,-40.5 647.5,-40.5 647.5,-40.5 653.5,-40.5 659.5,-46.5 659.5,-52.5 659.5,-52.5 659.5,-64.5 659.5,-64.5 659.5,-70.5 653.5,-76.5 647.5,-76.5 647.5,-76.5 596.5,-76.5 596.5,-76.5 590.5,-76.5 584.5,-70.5 584.5,-64.5 584.5,-64.5 584.5,-52.5 584.5,-52.5 584.5,-46.5 590.5,-40.5 596.5,-40.5"/>
<text text-anchor="middle" x="622" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge19" class="edge"><title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M622,-171.37C622,-149.781 622,-112.412 622,-86.852"/>
<polygon fill="black" stroke="black" points="625.5,-86.701 622,-76.7011 618.5,-86.7011 625.5,-86.701"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node28" class="node"><title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M389,-171.5C389,-171.5 461,-171.5 461,-171.5 467,-171.5 473,-177.5 473,-183.5 473,-183.5 473,-195.5 473,-195.5 473,-201.5 467,-207.5 461,-207.5 461,-207.5 389,-207.5 389,-207.5 383,-207.5 377,-201.5 377,-195.5 377,-195.5 377,-183.5 377,-183.5 377,-177.5 383,-171.5 389,-171.5"/>
<text text-anchor="middle" x="425" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node32" class="node"><title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M396.5,-40.5C396.5,-40.5 447.5,-40.5 447.5,-40.5 453.5,-40.5 459.5,-46.5 459.5,-52.5 459.5,-52.5 459.5,-64.5 459.5,-64.5 459.5,-70.5 453.5,-76.5 447.5,-76.5 447.5,-76.5 396.5,-76.5 396.5,-76.5 390.5,-76.5 384.5,-70.5 384.5,-64.5 384.5,-64.5 384.5,-52.5 384.5,-52.5 384.5,-46.5 390.5,-40.5 396.5,-40.5"/>
<text text-anchor="middle" x="422" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge20" class="edge"><title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M424.602,-171.37C424.1,-149.781 423.231,-112.412 422.636,-86.852"/>
<polygon fill="black" stroke="black" points="426.132,-86.6169 422.4,-76.7011 419.134,-86.7798 426.132,-86.6169"/>
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
</g>
</g>
</svg>
