#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Wed Feb  4 20:56:16 2026
# Process ID         : 16127
# Current directory  : /home/valdemar/GitHub/AAPL/Test project/firsttestproject/firsttestproject.runs/impl_1
# Command line       : vivado -log Sindri.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Sindri.tcl -notrace
# Log file           : /home/valdemar/GitHub/AAPL/Test project/firsttestproject/firsttestproject.runs/impl_1/Sindri.vdi
# Journal file       : /home/valdemar/GitHub/AAPL/Test project/firsttestproject/firsttestproject.runs/impl_1/vivado.jou
# Running On         : valde-thinkpad
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 5 PRO 5650U with Radeon Graphics
# CPU Frequency      : 3402.622 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 15523 MB
# Swap memory        : 4294 MB
# Total Virtual      : 19818 MB
# Available Virtual  : 15864 MB
#-----------------------------------------------------------
source Sindri.tcl -notrace
Command: link_design -top Sindri -part xc7s15ftgb196-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1694.352 ; gain = 0.000 ; free physical = 6142 ; free virtual = 14650
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'RX_I'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RX_I'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TX_O'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TX_O'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK12_I'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK12_I'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK12_I'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK12_I]'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:60]
WARNING: [Vivado 12-627] No clocks matched 'CLK12_I'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:60]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:60]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks CLK12_I]'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:60]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:60]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'BB_05'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_05'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_06'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_06'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_07'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_07'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_08'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_08'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_09'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_09'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_10'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_10'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_11'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_11'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_12'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_12'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_13'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_13'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_14'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_14'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_15'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_15'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_16'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_16'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_17'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_17'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_18'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_18'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_19'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_19'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_20'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_20'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_21'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_21'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_22'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_22'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_23'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_23'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_24'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_24'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_25'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_25'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_26'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_26'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_27'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_27'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_28'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_28'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_29'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_29'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_30'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BB_30'. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/valdemar/GitHub/AAPL/sindri_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.703 ; gain = 0.000 ; free physical = 5718 ; free virtual = 14242
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 60 Warnings, 62 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2189.738 ; gain = 576.559 ; free physical = 5718 ; free virtual = 14242
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2189.738 ; gain = 0.000 ; free physical = 5714 ; free virtual = 14239

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 31b02d174

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.547 ; gain = 16.809 ; free physical = 5714 ; free virtual = 14239

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 31b02d174

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2583.359 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 31b02d174

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2583.359 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
Phase 1 Initialization | Checksum: 31b02d174

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2583.359 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: 31b02d174

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2583.359 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: 31b02d174

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2583.359 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
Phase 2 Timer Update And Timing Data Collection | Checksum: 31b02d174

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2583.359 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 31b02d174

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2583.359 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
Retarget | Checksum: 31b02d174
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 31b02d174

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2583.359 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
Constant propagation | Checksum: 31b02d174
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2583.359 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
Phase 5 Sweep | Checksum: 31b02d174

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2583.359 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
Sweep | Checksum: 31b02d174
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 31b02d174

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2615.375 ; gain = 32.016 ; free physical = 5345 ; free virtual = 13870
BUFG optimization | Checksum: 31b02d174
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 31b02d174

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2615.375 ; gain = 32.016 ; free physical = 5345 ; free virtual = 13870
Shift Register Optimization | Checksum: 31b02d174
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 31b02d174

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2615.375 ; gain = 32.016 ; free physical = 5345 ; free virtual = 13870
Post Processing Netlist | Checksum: 31b02d174
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 31b02d174

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2615.375 ; gain = 32.016 ; free physical = 5345 ; free virtual = 13870

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
Phase 9.2 Verifying Netlist Connectivity | Checksum: 31b02d174

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2615.375 ; gain = 32.016 ; free physical = 5345 ; free virtual = 13870
Phase 9 Finalization | Checksum: 31b02d174

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2615.375 ; gain = 32.016 ; free physical = 5345 ; free virtual = 13870
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 31b02d174

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2615.375 ; gain = 32.016 ; free physical = 5345 ; free virtual = 13870

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 31b02d174

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 31b02d174

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 60 Warnings, 62 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file Sindri_drc_opted.rpt -pb Sindri_drc_opted.pb -rpx Sindri_drc_opted.rpx
Command: report_drc -file Sindri_drc_opted.rpt -pb Sindri_drc_opted.pb -rpx Sindri_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/valdemar/Xilinx/2025.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/valdemar/GitHub/AAPL/Test project/firsttestproject/firsttestproject.runs/impl_1/Sindri_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
Wrote PlaceStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13870
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5344 ; free virtual = 13870
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5344 ; free virtual = 13870
INFO: [Common 17-1381] The checkpoint '/home/valdemar/GitHub/AAPL/Test project/firsttestproject/firsttestproject.runs/impl_1/Sindri_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5339 ; free virtual = 13866
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 235fc530f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5339 ; free virtual = 13866
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.375 ; gain = 0.000 ; free physical = 5339 ; free virtual = 13866

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 235fc530f

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2671.402 ; gain = 56.027 ; free physical = 5339 ; free virtual = 13866

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 3071364df

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2671.402 ; gain = 56.027 ; free physical = 5339 ; free virtual = 13866

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 3071364df

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2671.402 ; gain = 56.027 ; free physical = 5339 ; free virtual = 13866
Phase 1 Placer Initialization | Checksum: 3071364df

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2671.402 ; gain = 56.027 ; free physical = 5339 ; free virtual = 13866

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 3071364df

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2671.402 ; gain = 56.027 ; free physical = 5339 ; free virtual = 13867

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 3071364df

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2671.402 ; gain = 56.027 ; free physical = 5339 ; free virtual = 13867

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 3071364df

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2671.402 ; gain = 56.027 ; free physical = 5339 ; free virtual = 13867

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2785eca99

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5349 ; free virtual = 13877

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 2785eca99

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5349 ; free virtual = 13878
Phase 2 Global Placement | Checksum: 2785eca99

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5349 ; free virtual = 13878

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2785eca99

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5349 ; free virtual = 13878

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 329f71161

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5353 ; free virtual = 13882

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 30919adf2

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5353 ; free virtual = 13882

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 30919adf2

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5353 ; free virtual = 13882

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 287bac3de

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5351 ; free virtual = 13880

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 287bac3de

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5351 ; free virtual = 13880

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 287bac3de

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5351 ; free virtual = 13880
Phase 3 Detail Placement | Checksum: 287bac3de

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5351 ; free virtual = 13880

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 287bac3de

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5354 ; free virtual = 13884

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 287bac3de

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5354 ; free virtual = 13884

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 287bac3de

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5354 ; free virtual = 13884
Phase 4.3 Placer Reporting | Checksum: 287bac3de

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5354 ; free virtual = 13884

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5354 ; free virtual = 13884

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5354 ; free virtual = 13884
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 287bac3de

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5354 ; free virtual = 13884
Ending Placer Task | Checksum: 220dc6cec

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2695.414 ; gain = 80.039 ; free physical = 5354 ; free virtual = 13884
46 Infos, 61 Warnings, 62 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Sindri_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5342 ; free virtual = 13872
INFO: [Vivado 12-24828] Executing command : report_utilization -file Sindri_utilization_placed.rpt -pb Sindri_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file Sindri_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13856
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13856
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13856
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13856
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13856
Wrote PlaceStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13856
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13856
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13856
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13856
INFO: [Common 17-1381] The checkpoint '/home/valdemar/GitHub/AAPL/Test project/firsttestproject/firsttestproject.runs/impl_1/Sindri_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5320 ; free virtual = 13851
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 61 Warnings, 62 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5320 ; free virtual = 13851
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5320 ; free virtual = 13851
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5320 ; free virtual = 13851
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5320 ; free virtual = 13851
Wrote PlaceStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5320 ; free virtual = 13851
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5320 ; free virtual = 13851
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5320 ; free virtual = 13851
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5320 ; free virtual = 13851
INFO: [Common 17-1381] The checkpoint '/home/valdemar/GitHub/AAPL/Test project/firsttestproject/firsttestproject.runs/impl_1/Sindri_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 75ae3895 ConstDB: 0 ShapeSum: fd1c2519 RouteDB: ae120f3e
Post Restoration Checksum: NetGraph: eacf4250 | NumContArr: 581b5b61 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c83c92eb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13857

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c83c92eb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c83c92eb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 27ce20352

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 27ce20352

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 25ac836a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858
Phase 4 Initial Routing | Checksum: 25ac836a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
Phase 5.1 Global Iteration 0 | Checksum: 25ac836a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858
Phase 5 Rip-up And Reroute | Checksum: 25ac836a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 25ac836a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 25ac836a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858
Phase 7 Post Hold Fix | Checksum: 25ac836a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00160875 %
  Global Horizontal Routing Utilization  = 0.0147059 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 25ac836a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 25ac836a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 25ac836a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 25ac836a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858
Total Elapsed time in route_design: 3.78 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 173f4f9a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 173f4f9a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2695.414 ; gain = 0.000 ; free physical = 5326 ; free virtual = 13858

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 61 Warnings, 62 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file Sindri_drc_routed.rpt -pb Sindri_drc_routed.pb -rpx Sindri_drc_routed.rpx
Command: report_drc -file Sindri_drc_routed.rpt -pb Sindri_drc_routed.pb -rpx Sindri_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/valdemar/GitHub/AAPL/Test project/firsttestproject/firsttestproject.runs/impl_1/Sindri_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file Sindri_methodology_drc_routed.rpt -pb Sindri_methodology_drc_routed.pb -rpx Sindri_methodology_drc_routed.rpx
Command: report_methodology -file Sindri_methodology_drc_routed.rpt -pb Sindri_methodology_drc_routed.pb -rpx Sindri_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/valdemar/GitHub/AAPL/Test project/firsttestproject/firsttestproject.runs/impl_1/Sindri_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Sindri_timing_summary_routed.rpt -pb Sindri_timing_summary_routed.pb -rpx Sindri_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Sindri_route_status.rpt -pb Sindri_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Sindri_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Sindri_bus_skew_routed.rpt -pb Sindri_bus_skew_routed.pb -rpx Sindri_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file Sindri_power_routed.rpt -pb Sindri_power_summary_routed.pb -rpx Sindri_power_routed.rpx
Command: report_power -file Sindri_power_routed.rpt -pb Sindri_power_summary_routed.pb -rpx Sindri_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 63 Warnings, 62 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Sindri_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.461 ; gain = 0.000 ; free physical = 5316 ; free virtual = 13849
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.461 ; gain = 0.000 ; free physical = 5316 ; free virtual = 13849
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.461 ; gain = 0.000 ; free physical = 5316 ; free virtual = 13849
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2714.461 ; gain = 0.000 ; free physical = 5316 ; free virtual = 13849
Wrote PlaceStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.461 ; gain = 0.000 ; free physical = 5316 ; free virtual = 13849
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.461 ; gain = 0.000 ; free physical = 5316 ; free virtual = 13849
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2714.461 ; gain = 0.000 ; free physical = 5316 ; free virtual = 13850
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2714.461 ; gain = 0.000 ; free physical = 5316 ; free virtual = 13850
INFO: [Common 17-1381] The checkpoint '/home/valdemar/GitHub/AAPL/Test project/firsttestproject/firsttestproject.runs/impl_1/Sindri_routed.dcp' has been generated.
Command: write_bitstream -force Sindri.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Sindri.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 63 Warnings, 62 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2767.609 ; gain = 53.148 ; free physical = 5194 ; free virtual = 13732
INFO: [Common 17-206] Exiting Vivado at Wed Feb  4 20:56:42 2026...
