# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram


![WhatsApp Image 2023-11-27 at 21 37 10_ad9480d2](https://github.com/vamsikrishna272005/Experiment--02-Implementation-of-combinational-logic-/assets/147477015/557a5b2f-2a83-4319-85dc-ce295c8ec50a)


## Procedur:
## Program:


![Screenshot 2023-11-26 144456](https://github.com/vamsikrishna272005/Experiment--02-Implementation-of-combinational-logic-/assets/147477015/17384a94-cd03-4bcb-be4b-f1e8b46d9651)


/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: Vamsi krishna G
RegisterNumber: 23006287 
*/
## RTL realization

##Truth Table
![Screenshot 2023-11-30 212535](https://github.com/vamsikrishna272005/Experiment--02-Implementation-of-combinational-logic-/assets/147477015/2195ddf2-4d49-4dd4-ae4a-b222a96e587f)


![Exp2 truthtable](https://github.com/vamsikrishna272005/Experiment--02-Implementation-of-combinational-logic-/assets/147477015/d19d4171-ddba-4b59-bcd2-196100a87650)



## Output:
## RTL

## Timing Diagram

![Screenshot 2023-11-26 141011](https://github.com/vamsikrishna272005/Experiment--02-Implementation-of-combinational-logic-/assets/147477015/881f16d8-8cf8-4351-83b9-031be9f41fda)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
