/** @file     Rte_SWC_HSPF.h
  *
  * @brief    Application header file
  *
  * @note     AUTOMATICALLY GENERATED FILE! DO NOT EDIT!
  *
  * @note     Generated by ETAS RTA-RTE
  * @note     Version 6.6.0 
  */

#ifndef RTE_SWC_HSPF_H
#define RTE_SWC_HSPF_H

#ifndef RTE_CORE
#ifdef RTE_APPLICATION_HEADER_FILE
#error Multiple application header files included.
#endif /* RTE_APPLICATION_HEADER_FILE */
#define RTE_APPLICATION_HEADER_FILE
#endif /* RTE_CORE */

/*******************************************************
 ***
 *** Includes
 ***
 *******************************************************/

#include "Rte.h"
#include "Rte_Intl.h"
#include "Rte_SWC_HSPF_Type.h"

#include "Rte_DataHandleType.h"

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */

#if defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
   /* Do nothing for this and all elif clauses below (rte_sws_2751) */
#elif defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_Init)
#else
   /* None of above defined so define value including all APIs (rte_sws_2751) */
   #define RTE_PRV_ALL_API
#endif

/*******************************************************
 ***
 *** Constants
 ***
 *******************************************************/

#ifndef RTE_CORE
#define RTE_E_DiagnosticMonitor_E_NOT_OK ((Std_ReturnType)1)
#define RTE_E_DiagnosticMonitor_E_OK ((Std_ReturnType)0)
#define RTE_E_FunctionInhibition_E_NOT_OK ((Std_ReturnType)1)
#define RTE_E_FunctionInhibition_E_OK ((Std_ReturnType)0)
#endif /* RTE_CORE */

/*******************************************************
 ***
 *** Public Types
 ***
 *******************************************************/

/* BEGIN: SWC types (core visible) */
struct Rte_CDS_SWC_HSPF {
   uint8 Rte_Dummy;
};
typedef struct Rte_CDS_SWC_HSPF Rte_CDS_SWC_HSPF;
/* END: SWC types (core visible) */

/*******************************************************
 ***
 *** Private Types
 ***
 *******************************************************/

/* BEGIN: SWC types (private) */
/* END: SWC types (private) */

/*******************************************************
 ***
 *** Instance Declarations
 ***
 *******************************************************/

#define RTE_START_SEC_Partition_Core0_CONST_UNSPECIFIED
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern CONST(struct Rte_CDS_SWC_HSPF, RTE_CONST) Rte_Inst_SWC_HSPF;
#define RTE_STOP_SEC_Partition_Core0_CONST_UNSPECIFIED
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */


#ifndef RTE_CORE
typedef CONSTP2CONST(struct Rte_CDS_SWC_HSPF, AUTOMATIC, RTE_CONST) Rte_Instance;
#endif /* RTE_CORE */

/*******************************************************
 ***
 *** API Mapping macros
 ***
 *******************************************************/

/* API Mapping Macros */
#ifndef RTE_CORE

#define Dem_START_SEC_CODE
#include "Dem_MemMap.h" /*lint !e537 permit multiple inclusion */
FUNC(Std_ReturnType, Dem_CODE) Dem_SetEventStatus(VAR(Dem_EventIdType, AUTOMATIC) Rte_PDAV0,
                                                  VAR(Dem_EventStatusType, AUTOMATIC) EventStatus);

#define Dem_STOP_SEC_CODE
#include "Dem_MemMap.h" /*lint !e537 permit multiple inclusion */
#define FiM_START_SEC_CODE
#include "FiM_MemMap.h" /*lint !e537 permit multiple inclusion */
FUNC(Std_ReturnType, FiM_CODE) FiM_GetFunctionPermission(VAR(FiM_FunctionIdType, AUTOMATIC) Rte_PDAV0,
                                                         CONSTP2VAR(boolean, AUTOMATIC, RTE_APPL_DATA) Permission);

#define FiM_STOP_SEC_CODE
#include "FiM_MemMap.h" /*lint !e537 permit multiple inclusion */
#define IoHwAbW_START_SEC_CODE
#include "IoHwAbW_MemMap.h" /*lint !e537 permit multiple inclusion */
FUNC(void, IoHwAbW_CODE) IoHwAb_ADC_GetPhyVoltage(VAR(uint8, AUTOMATIC) Channel,
                                                  CONSTP2VAR(float32, AUTOMATIC, RTE_APPL_DATA) RawVoltage);

FUNC(void, IoHwAbW_CODE) IoHwAb_DIO_Get(VAR(uint16, AUTOMATIC) channel,
                                        CONSTP2VAR(boolean, AUTOMATIC, RTE_APPL_DATA) dio_status);

FUNC(void, IoHwAbW_CODE) IoHwAb_DIO_Set(VAR(uint16, AUTOMATIC) channel,
                                        VAR(boolean, AUTOMATIC) dio_status);

#define IoHwAbW_STOP_SEC_CODE
#include "IoHwAbW_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_CONST_UNSPECIFIED
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern CONST(Rte_SelfType_Dem, RTE_CONST) Rte_Self_CPT_Dem;
extern CONST(Rte_SelfType_FiM, RTE_CONST) Rte_Self_CPT_FIM;
extern CONST(Rte_SelfType_IoHwAbW, RTE_CONST) Rte_Self_CPT_IoHwAbw;
#define RTE_STOP_SEC_Partition_Core0_CONST_UNSPECIFIED
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_SWC_HSPF_START_SEC_CODE
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
FUNC(Std_ReturnType, RTE_CODE) Rte_Read_SWC_HSPF_RP_SWC_BCC_BCC_iDcLnkEstFlt(CONSTP2VAR(float32, AUTOMATIC, RTE_APPL_DATA) data);
FUNC(Std_ReturnType, RTE_CODE) Rte_Read_SWC_HSPF_RP_SWC_BCC_BCC_tCoolantTj(CONSTP2VAR(float32, AUTOMATIC, RTE_APPL_DATA) data);
FUNC(Std_ReturnType, RTE_CODE) Rte_Read_SWC_HSPF_RP_SWC_BCC_BCC_tIgbtTj(CONSTP2VAR(float32, AUTOMATIC, RTE_APPL_DATA) data);
FUNC(Std_ReturnType, RTE_CODE) Rte_Read_SWC_HSPF_RP_SWC_MCF_MCF_uDcLnk(CONSTP2VAR(float32, AUTOMATIC, RTE_APPL_DATA) data);
FUNC(Std_ReturnType, RTE_CODE) Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_iPhaUOffset(VAR(float32, AUTOMATIC) data);
FUNC(Std_ReturnType, RTE_CODE) Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_iPhaVOffset(VAR(float32, AUTOMATIC) data);
FUNC(Std_ReturnType, RTE_CODE) Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_iPhaWOffset(VAR(float32, AUTOMATIC) data);
FUNC(Std_ReturnType, RTE_CODE) Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_stIphaOffCal(VAR(uint8, AUTOMATIC) data);
FUNC(Std_ReturnType, RTE_CODE) Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_tCoolantTempFlt(VAR(float32, AUTOMATIC) data);
FUNC(Std_ReturnType, RTE_CODE) Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_tDBCTempUFlt(VAR(float32, AUTOMATIC) data);
FUNC(Std_ReturnType, RTE_CODE) Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_tDBCTempVFlt(VAR(float32, AUTOMATIC) data);
FUNC(Std_ReturnType, RTE_CODE) Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_tDBCTempWFlt(VAR(float32, AUTOMATIC) data);
FUNC(Std_ReturnType, RTE_CODE) Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_tStrrTempFlt(VAR(float32, AUTOMATIC) data);
FUNC(Std_ReturnType, RTE_CODE) Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_uDcLnkSlowFlt(VAR(float32, AUTOMATIC) data);
#define RTE_SWC_HSPF_STOP_SEC_CODE
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(float32, RTE_DATA) Rte_Rx_000040_HSPF_PwrDcLnk;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_BOOLEAN
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(boolean, RTE_DATA) Rte_Rx_000041_HSPF_Wake;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_BOOLEAN
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_BOOLEAN
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(boolean, RTE_DATA) Rte_Rx_000042_HSPF_bt15;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_BOOLEAN
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_BOOLEAN
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(boolean, RTE_DATA) Rte_Rx_000043_HSPF_flgCrash;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_BOOLEAN
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(float32, RTE_DATA) Rte_Rx_000044_HSPF_iDcLnkEstFlt;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(float32, RTE_DATA) Rte_Rx_000048_HSPF_nSlowFlt;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(float32, RTE_DATA) Rte_Rx_000053_HSPF_tCoolantTjFlt;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(float32, RTE_DATA) Rte_Rx_000060_HSPF_tDrvBoardTempFlt;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(float32, RTE_DATA) Rte_Rx_000061_HSPF_tIgbtTjFlt;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(float32, RTE_DATA) Rte_Rx_000062_HSPF_tStrrTemp1Flt;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(float32, RTE_DATA) Rte_Rx_000063_HSPF_tStrrTemp2Flt;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(float32, RTE_DATA) Rte_Rx_000068_HSPF_uKl30Flt;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(uint16, RTE_DATA) Rte_Rx_000070_HvMcu_HvMcuVer;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(uint16, RTE_DATA) Rte_Rx_000073_HvMcu_tDBCTempU;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(uint16, RTE_DATA) Rte_Rx_000074_HvMcu_tDBCTempV;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(uint16, RTE_DATA) Rte_Rx_000075_HvMcu_tDBCTempW;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(uint16, RTE_DATA) Rte_Rx_000076_HvMcu_tDrvBoardTemp;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_8
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(uint8, RTE_DATA) Rte_Rx_000107_MDF_bFaultEMBlkWarnSt;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_8
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(uint16, RTE_DATA) Rte_Rx_000148_PhC_iUNoOff;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(uint16, RTE_DATA) Rte_Rx_000150_PhC_iVNoOff;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(uint16, RTE_DATA) Rte_Rx_000152_PhC_iWNoOff;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_16
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(float32, RTE_DATA) Rte_Rx_000168_Rdc_nWoFlt;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_32
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_8
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(uint8, RTE_DATA) Rte_Rx_000182_SCF_stPreDrvCtl;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_8
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_8
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(uint8, RTE_DATA) Rte_Rx_000213_Cpld_CpldSwVer;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_8
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#define RTE_START_SEC_Partition_Core0_VAR_CLEARED_8
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
extern VAR(uint8, RTE_DATA) Rte_Rx_000215_Cpld_ProjectNum;
#define RTE_STOP_SEC_Partition_Core0_VAR_CLEARED_8
#include "Rte_MemMap.h" /*lint !e537 permit multiple inclusion */
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_DEM_HSPF_VerMatchFailureFail_SetEventStatus to Dem_SetEventStatus */
#define Rte_Call_RP_SWC_DEM_HSPF_VerMatchFailureFail_SetEventStatus( EventStatus ) Dem_SetEventStatus(((VAR(Dem_EventIdType, AUTOMATIC))30), EventStatus)

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_Dem_HSPF_InvOpenFail_SetEventStatus to Dem_SetEventStatus */
#define Rte_Call_RP_SWC_Dem_HSPF_InvOpenFail_SetEventStatus( EventStatus ) Dem_SetEventStatus(((VAR(Dem_EventIdType, AUTOMATIC))28), EventStatus)

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_Dem_HSPF_IphaOffCalFail_SetEventStatus to Dem_SetEventStatus */
#define Rte_Call_RP_SWC_Dem_HSPF_IphaOffCalFail_SetEventStatus( EventStatus ) Dem_SetEventStatus(((VAR(Dem_EventIdType, AUTOMATIC))31), EventStatus)

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_Dem_HSPF_MotorOpenFail_SetEventStatus to Dem_SetEventStatus */
#define Rte_Call_RP_SWC_Dem_HSPF_MotorOpenFail_SetEventStatus( EventStatus ) Dem_SetEventStatus(((VAR(Dem_EventIdType, AUTOMATIC))29), EventStatus)

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_Dem_HSPF_tDBCTempCmpFail_SetEventStatus to Dem_SetEventStatus */
#define Rte_Call_RP_SWC_Dem_HSPF_tDBCTempCmpFail_SetEventStatus( EventStatus ) Dem_SetEventStatus(((VAR(Dem_EventIdType, AUTOMATIC))32), EventStatus)

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_FIM_HSPF_Sttr1Err_GetFunctionPermission to FiM_GetFunctionPermission */
#define Rte_Call_RP_SWC_FIM_HSPF_Sttr1Err_GetFunctionPermission( Permission ) FiM_GetFunctionPermission(((VAR(FiM_FunctionIdType, AUTOMATIC))121), Permission)

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_FIM_HSPF_Sttr2Err_GetFunctionPermission to FiM_GetFunctionPermission */
#define Rte_Call_RP_SWC_FIM_HSPF_Sttr2Err_GetFunctionPermission( Permission ) FiM_GetFunctionPermission(((VAR(FiM_FunctionIdType, AUTOMATIC))122), Permission)

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_FIM_HSPF_tDBCTempCmpErr_GetFunctionPermission to FiM_GetFunctionPermission */
#define Rte_Call_RP_SWC_FIM_HSPF_tDBCTempCmpErr_GetFunctionPermission( Permission ) FiM_GetFunctionPermission(((VAR(FiM_FunctionIdType, AUTOMATIC))32), Permission)

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_IoHwAb_ADC_BSW_HwVer_IoHwAb_ADC_GetPhyVoltage to IoHwAb_ADC_GetPhyVoltage */
#define Rte_Call_RP_SWC_IoHwAb_ADC_BSW_HwVer_IoHwAb_ADC_GetPhyVoltage( Channel, RawVoltage ) ( IoHwAb_ADC_GetPhyVoltage(Channel, RawVoltage), ((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_IoHwAb_ADC_BSW_tCoolantTemp_IoHwAb_ADC_GetPhyVoltage to IoHwAb_ADC_GetPhyVoltage */
#define Rte_Call_RP_SWC_IoHwAb_ADC_BSW_tCoolantTemp_IoHwAb_ADC_GetPhyVoltage( Channel, RawVoltage ) ( IoHwAb_ADC_GetPhyVoltage(Channel, RawVoltage), ((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_IoHwAb_ADC_BSW_tStrrTemp1_IoHwAb_ADC_GetPhyVoltage to IoHwAb_ADC_GetPhyVoltage */
#define Rte_Call_RP_SWC_IoHwAb_ADC_BSW_tStrrTemp1_IoHwAb_ADC_GetPhyVoltage( Channel, RawVoltage ) ( IoHwAb_ADC_GetPhyVoltage(Channel, RawVoltage), ((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_IoHwAb_ADC_BSW_tStrrTemp2_IoHwAb_ADC_GetPhyVoltage to IoHwAb_ADC_GetPhyVoltage */
#define Rte_Call_RP_SWC_IoHwAb_ADC_BSW_tStrrTemp2_IoHwAb_ADC_GetPhyVoltage( Channel, RawVoltage ) ( IoHwAb_ADC_GetPhyVoltage(Channel, RawVoltage), ((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_IoHwAb_ADC_BSW_uKl30_IoHwAb_ADC_GetPhyVoltage to IoHwAb_ADC_GetPhyVoltage */
#define Rte_Call_RP_SWC_IoHwAb_ADC_BSW_uKl30_IoHwAb_ADC_GetPhyVoltage( Channel, RawVoltage ) ( IoHwAb_ADC_GetPhyVoltage(Channel, RawVoltage), ((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_IoHwAb_DIO_Get_BSW_Wake_IoHwAb_DIO_Get to IoHwAb_DIO_Get */
#define Rte_Call_RP_SWC_IoHwAb_DIO_Get_BSW_Wake_IoHwAb_DIO_Get( channel, dio_status ) ( IoHwAb_DIO_Get(channel, dio_status), ((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_IoHwAb_DIO_Get_BSW_bt15_IoHwAb_DIO_Get to IoHwAb_DIO_Get */
#define Rte_Call_RP_SWC_IoHwAb_DIO_Get_BSW_bt15_IoHwAb_DIO_Get( channel, dio_status ) ( IoHwAb_DIO_Get(channel, dio_status), ((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_IoHwAb_DIO_Get_BSW_flgCrash_IoHwAb_DIO_Get to IoHwAb_DIO_Get */
#define Rte_Call_RP_SWC_IoHwAb_DIO_Get_BSW_flgCrash_IoHwAb_DIO_Get( channel, dio_status ) ( IoHwAb_DIO_Get(channel, dio_status), ((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_IoHwAb_DIO_Get_BSW_flgMcuOpen_IoHwAb_DIO_Get to IoHwAb_DIO_Get */
#define Rte_Call_RP_SWC_IoHwAb_DIO_Get_BSW_flgMcuOpen_IoHwAb_DIO_Get( channel, dio_status ) ( IoHwAb_DIO_Get(channel, dio_status), ((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_IoHwAb_DIO_Get_BSW_flgMotorOpen_IoHwAb_DIO_Get to IoHwAb_DIO_Get */
#define Rte_Call_RP_SWC_IoHwAb_DIO_Get_BSW_flgMotorOpen_IoHwAb_DIO_Get( channel, dio_status ) ( IoHwAb_DIO_Get(channel, dio_status), ((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_IoHwAb_DIO_Set_HSPF_flgSwtTSttr1_IoHwAb_DIO_Set to IoHwAb_DIO_Set */
#define Rte_Call_RP_SWC_IoHwAb_DIO_Set_HSPF_flgSwtTSttr1_IoHwAb_DIO_Set( channel, dio_status ) ( IoHwAb_DIO_Set(channel, dio_status), ((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline function call optimization; Rte_Call_RP_SWC_IoHwAb_DIO_Set_HSPF_flgSwtTSttr2_IoHwAb_DIO_Set to IoHwAb_DIO_Set */
#define Rte_Call_RP_SWC_IoHwAb_DIO_Set_HSPF_flgSwtTSttr2_IoHwAb_DIO_Set( channel, dio_status ) ( IoHwAb_DIO_Set(channel, dio_status), ((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )

#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
#define Rte_Read_RP_SWC_BCC_BCC_iDcLnkEstFlt( data ) (Rte_Read_SWC_HSPF_RP_SWC_BCC_BCC_iDcLnkEstFlt(data))
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
#define Rte_Read_RP_SWC_BCC_BCC_tCoolantTj( data ) (Rte_Read_SWC_HSPF_RP_SWC_BCC_BCC_tCoolantTj(data))
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
#define Rte_Read_RP_SWC_BCC_BCC_tIgbtTj( data ) (Rte_Read_SWC_HSPF_RP_SWC_BCC_BCC_tIgbtTj(data))
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline read optimization; Rte_Read_RP_SWC_Cpld_Cpld_CpldSwVer to direct access */
#define Rte_Read_RP_SWC_Cpld_Cpld_CpldSwVer( data )  ( ((*(data)) = Rte_Rx_000213_Cpld_CpldSwVer),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline read optimization; Rte_Read_RP_SWC_Cpld_Cpld_ProjectNum to direct access */
#define Rte_Read_RP_SWC_Cpld_Cpld_ProjectNum( data )  ( ((*(data)) = Rte_Rx_000215_Cpld_ProjectNum),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline read optimization; Rte_Read_RP_SWC_HvMcu_HvMcu_HvMcuVer to direct access */
#define Rte_Read_RP_SWC_HvMcu_HvMcu_HvMcuVer( data )  ( ((*(data)) = Rte_Rx_000070_HvMcu_HvMcuVer),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline read optimization; Rte_Read_RP_SWC_HvMcu_HvMcu_tDBCTempU to direct access */
#define Rte_Read_RP_SWC_HvMcu_HvMcu_tDBCTempU( data )  ( ((*(data)) = Rte_Rx_000073_HvMcu_tDBCTempU),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline read optimization; Rte_Read_RP_SWC_HvMcu_HvMcu_tDBCTempV to direct access */
#define Rte_Read_RP_SWC_HvMcu_HvMcu_tDBCTempV( data )  ( ((*(data)) = Rte_Rx_000074_HvMcu_tDBCTempV),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline read optimization; Rte_Read_RP_SWC_HvMcu_HvMcu_tDBCTempW to direct access */
#define Rte_Read_RP_SWC_HvMcu_HvMcu_tDBCTempW( data )  ( ((*(data)) = Rte_Rx_000075_HvMcu_tDBCTempW),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline read optimization; Rte_Read_RP_SWC_HvMcu_HvMcu_tDrvBoardTemp to direct access */
#define Rte_Read_RP_SWC_HvMcu_HvMcu_tDrvBoardTemp( data )  ( ((*(data)) = Rte_Rx_000076_HvMcu_tDrvBoardTemp),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
#define Rte_Read_RP_SWC_MCF_MCF_uDcLnk( data ) (Rte_Read_SWC_HSPF_RP_SWC_MCF_MCF_uDcLnk(data))
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline read optimization; Rte_Read_RP_SWC_MDF_MDF_bFaultEMBlkWarnSt to direct access */
#define Rte_Read_RP_SWC_MDF_MDF_bFaultEMBlkWarnSt( data )  ( ((*(data)) = Rte_Rx_000107_MDF_bFaultEMBlkWarnSt),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline read optimization; Rte_Read_RP_SWC_PhC_PhC_iUNoOff to direct access */
#define Rte_Read_RP_SWC_PhC_PhC_iUNoOff( data )  ( ((*(data)) = Rte_Rx_000148_PhC_iUNoOff),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline read optimization; Rte_Read_RP_SWC_PhC_PhC_iVNoOff to direct access */
#define Rte_Read_RP_SWC_PhC_PhC_iVNoOff( data )  ( ((*(data)) = Rte_Rx_000150_PhC_iVNoOff),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline read optimization; Rte_Read_RP_SWC_PhC_PhC_iWNoOff to direct access */
#define Rte_Read_RP_SWC_PhC_PhC_iWNoOff( data )  ( ((*(data)) = Rte_Rx_000152_PhC_iWNoOff),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline read optimization; Rte_Read_RP_SWC_Rdc_Rdc_nWoFlt to direct access */
#define Rte_Read_RP_SWC_Rdc_Rdc_nWoFlt( data )  ( ((*(data)) = Rte_Rx_000168_Rdc_nWoFlt),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline read optimization; Rte_Read_RP_SWC_SCF_SCF_stPreDrvCtl to direct access */
#define Rte_Read_RP_SWC_SCF_SCF_stPreDrvCtl( data )  ( ((*(data)) = Rte_Rx_000182_SCF_stPreDrvCtl),((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline write optimization; Rte_Write_PP_SWC_HSPF_HSPF_INV_Open to null body */
#define Rte_Write_PP_SWC_HSPF_HSPF_INV_Open( data )  ( ((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline write optimization; Rte_Write_PP_SWC_HSPF_HSPF_Motor_Open to null body */
#define Rte_Write_PP_SWC_HSPF_HSPF_Motor_Open( data )  ( ((VAR(Std_ReturnType, AUTOMATIC))RTE_E_OK) )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline Write optimization; Rte_Write_PP_SWC_HSPF_HSPF_PwrDcLnk to direct write */
#define Rte_Write_PP_SWC_HSPF_HSPF_PwrDcLnk( data ) ( (Rte_Rx_000040_HSPF_PwrDcLnk = data), RTE_E_OK )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline Write optimization; Rte_Write_PP_SWC_HSPF_HSPF_Wake to direct write */
#define Rte_Write_PP_SWC_HSPF_HSPF_Wake( data ) ( (Rte_Rx_000041_HSPF_Wake = data), RTE_E_OK )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline Write optimization; Rte_Write_PP_SWC_HSPF_HSPF_bt15 to direct write */
#define Rte_Write_PP_SWC_HSPF_HSPF_bt15( data ) ( (Rte_Rx_000042_HSPF_bt15 = data), RTE_E_OK )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline Write optimization; Rte_Write_PP_SWC_HSPF_HSPF_flgCrash to direct write */
#define Rte_Write_PP_SWC_HSPF_HSPF_flgCrash( data ) ( (Rte_Rx_000043_HSPF_flgCrash = data), RTE_E_OK )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline Write optimization; Rte_Write_PP_SWC_HSPF_HSPF_iDcLnkEstFlt to direct write */
#define Rte_Write_PP_SWC_HSPF_HSPF_iDcLnkEstFlt( data ) ( (Rte_Rx_000044_HSPF_iDcLnkEstFlt = data), RTE_E_OK )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
#define Rte_Write_PP_SWC_HSPF_HSPF_iPhaUOffset( data ) (Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_iPhaUOffset(data))
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
#define Rte_Write_PP_SWC_HSPF_HSPF_iPhaVOffset( data ) (Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_iPhaVOffset(data))
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
#define Rte_Write_PP_SWC_HSPF_HSPF_iPhaWOffset( data ) (Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_iPhaWOffset(data))
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline Write optimization; Rte_Write_PP_SWC_HSPF_HSPF_nSlowFlt to direct write */
#define Rte_Write_PP_SWC_HSPF_HSPF_nSlowFlt( data ) ( (Rte_Rx_000048_HSPF_nSlowFlt = data), RTE_E_OK )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
#define Rte_Write_PP_SWC_HSPF_HSPF_stIphaOffCal( data ) (Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_stIphaOffCal(data))
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
#define Rte_Write_PP_SWC_HSPF_HSPF_tCoolantTempFlt( data ) (Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_tCoolantTempFlt(data))
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline Write optimization; Rte_Write_PP_SWC_HSPF_HSPF_tCoolantTjFlt to direct write */
#define Rte_Write_PP_SWC_HSPF_HSPF_tCoolantTjFlt( data ) ( (Rte_Rx_000053_HSPF_tCoolantTjFlt = data), RTE_E_OK )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
#define Rte_Write_PP_SWC_HSPF_HSPF_tDBCTempUFlt( data ) (Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_tDBCTempUFlt(data))
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
#define Rte_Write_PP_SWC_HSPF_HSPF_tDBCTempVFlt( data ) (Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_tDBCTempVFlt(data))
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
#define Rte_Write_PP_SWC_HSPF_HSPF_tDBCTempWFlt( data ) (Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_tDBCTempWFlt(data))
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline Write optimization; Rte_Write_PP_SWC_HSPF_HSPF_tDrvBoardTempFlt to direct write */
#define Rte_Write_PP_SWC_HSPF_HSPF_tDrvBoardTempFlt( data ) ( (Rte_Rx_000060_HSPF_tDrvBoardTempFlt = data), RTE_E_OK )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline Write optimization; Rte_Write_PP_SWC_HSPF_HSPF_tIgbtTjFlt to direct write */
#define Rte_Write_PP_SWC_HSPF_HSPF_tIgbtTjFlt( data ) ( (Rte_Rx_000061_HSPF_tIgbtTjFlt = data), RTE_E_OK )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline Write optimization; Rte_Write_PP_SWC_HSPF_HSPF_tStrrTemp1Flt to direct write */
#define Rte_Write_PP_SWC_HSPF_HSPF_tStrrTemp1Flt( data ) ( (Rte_Rx_000062_HSPF_tStrrTemp1Flt = data), RTE_E_OK )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline Write optimization; Rte_Write_PP_SWC_HSPF_HSPF_tStrrTemp2Flt to direct write */
#define Rte_Write_PP_SWC_HSPF_HSPF_tStrrTemp2Flt( data ) ( (Rte_Rx_000063_HSPF_tStrrTemp2Flt = data), RTE_E_OK )
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
#define Rte_Write_PP_SWC_HSPF_HSPF_tStrrTempFlt( data ) (Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_tStrrTempFlt(data))
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
#define Rte_Write_PP_SWC_HSPF_HSPF_uDcLnkSlowFlt( data ) (Rte_Write_SWC_HSPF_PP_SWC_HSPF_HSPF_uDcLnkSlowFlt(data))
#endif
#if defined(RTE_PRV_ALL_API) || defined(RTE_RUNNABLEAPI_RE_SWC_HSPF_10ms)
/* Inline Write optimization; Rte_Write_PP_SWC_HSPF_HSPF_uKl30Flt to direct write */
#define Rte_Write_PP_SWC_HSPF_HSPF_uKl30Flt( data ) ( (Rte_Rx_000068_HSPF_uKl30Flt = data), RTE_E_OK )
#endif

#endif /* RTE_CORE */

/*******************************************************
 ***
 *** RE Prototypes
 ***
 *******************************************************/

#define SWC_HSPF_START_SEC_CODE
#include "SWC_HSPF_MemMap.h" /*lint !e537 permit multiple inclusion */
FUNC(void, SWC_HSPF_CODE) SWC_HSPF_10ms(void);
FUNC(void, SWC_HSPF_CODE) SWC_HSPF_Init(void);
#define SWC_HSPF_STOP_SEC_CODE
#include "SWC_HSPF_MemMap.h" /*lint !e537 permit multiple inclusion */

/* Initial values for data element prototypes */

#ifdef __cplusplus
} /* extern C */
#endif /* __cplusplus */

#endif /* !RTE_SWC_HSPF_H */
