// Seed: 330814919
`define pp_0 0
`define pp_1 0
`resetall `timescale 1 ps / 1ps
module module_0;
  logic id_0;
  assign id_0 = 1;
  type_3 id_2 (
      .id_0(!id_0),
      .id_1(1 < (id_0 ? id_1 + 1 : 1))
  );
endmodule
