{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693998295558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693998295558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 06 19:04:55 2023 " "Processing started: Wed Sep 06 19:04:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693998295558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693998295558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer -c timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer -c timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693998295558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1693998295781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timer_bdf " "Found entity 1: timer_bdf" {  } { { "timer_bdf.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/Clock/Timer/timer_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693998295816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693998295816 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(198) " "Verilog HDL information at timer.v(198): always construct contains both blocking and non-blocking assignments" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 198 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1693998295819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 4 4 " "Found 4 design units, including 4 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693998295819 ""} { "Info" "ISGN_ENTITY_NAME" "2 pul_out " "Found entity 2: pul_out" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693998295819 ""} { "Info" "ISGN_ENTITY_NAME" "3 cnt_0to9 " "Found entity 3: cnt_0to9" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693998295819 ""} { "Info" "ISGN_ENTITY_NAME" "4 BCD2LED " "Found entity 4: BCD2LED" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693998295819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693998295819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pul.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pul.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pul " "Found entity 1: pul" {  } { { "pul.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/Clock/Timer/pul.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693998295821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693998295821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693998295847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pul_out pul_out:PG " "Elaborating entity \"pul_out\" for hierarchy \"pul_out:PG\"" {  } { { "timer.v" "PG" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693998295856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_0to9 cnt_0to9:cn1 " "Elaborating entity \"cnt_0to9\" for hierarchy \"cnt_0to9:cn1\"" {  } { { "timer.v" "cn1" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693998295868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(251) " "Verilog HDL assignment warning at timer.v(251): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693998295869 "|timer|cnt_0to9:cn1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2LED BCD2LED:bc1 " "Elaborating entity \"BCD2LED\" for hierarchy \"BCD2LED:bc1\"" {  } { { "timer.v" "bc1" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693998295875 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_DP1 VCC " "Pin \"LED_DP1\" is stuck at VCC" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998296259 "|timer|LED_DP1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_DP2 VCC " "Pin \"LED_DP2\" is stuck at VCC" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998296259 "|timer|LED_DP2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_DP3 GND " "Pin \"LED_DP3\" is stuck at GND" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998296259 "|timer|LED_DP3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_DP4 VCC " "Pin \"LED_DP4\" is stuck at VCC" {  } { { "timer.v" "" { Text "F:/Git_Repository/FPGA_myself/Clock/Timer/timer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693998296259 "|timer|LED_DP4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1693998296259 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1693998296345 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Git_Repository/FPGA_myself/Clock/Timer/output_files/timer.map.smsg " "Generated suppressed messages file F:/Git_Repository/FPGA_myself/Clock/Timer/output_files/timer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1693998296462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1693998296547 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693998296547 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1693998296596 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1693998296596 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1693998296596 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1693998296596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693998296611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 06 19:04:56 2023 " "Processing ended: Wed Sep 06 19:04:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693998296611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693998296611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693998296611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693998296611 ""}
