

================================================================
== Synthesis Summary Report of 'cordiccart2pol'
================================================================
+ General Information: 
    * Date:           Thu Oct 23 18:18:49 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        cordiccart2pol.comp
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+---------+----------+-----+
    |      Modules     | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |    |         |          |     |
    |      & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|    FF   |    LUT   | URAM|
    +------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+---------+----------+-----+
    |+ cordiccart2pol  |     -|  2.04|        1|  10.000|         -|        2|     -|        no|  1 (~0%)|   -|  5 (~0%)|  54 (~0%)|    -|
    +------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| r     | ap_vld  | out       | 4        |
| theta | ap_vld  | out       | 4        |
| x     | ap_none | in        | 4        |
| y     | ap_none | in        | 4        |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------------------+
| Argument | Direction | Datatype                            |
+----------+-----------+-------------------------------------+
| x        | in        | ap_fixed<4, 3, AP_TRN, AP_WRAP, 0>  |
| y        | in        | ap_fixed<4, 3, AP_TRN, AP_WRAP, 0>  |
| r        | out       | ap_fixed<4, 3, AP_TRN, AP_WRAP, 0>* |
| theta    | out       | ap_fixed<4, 3, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+-------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| x        | x            | port    |
| y        | y            | port    |
| r        | r            | port    |
| r        | r_ap_vld     | port    |
| theta    | theta        | port    |
| theta    | theta_ap_vld | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+------------+--------+----------+---------+
| Name                   | DSP | Pragma | Variable   | Op     | Impl     | Latency |
+------------------------+-----+--------+------------+--------+----------+---------+
| + cordiccart2pol       | 0   |        |            |        |          |         |
|   xor_ln11_fu_125_p2   |     |        | xor_ln11   | xor    | auto     | 0       |
|   and_ln11_fu_131_p2   |     |        | and_ln11   | and    | auto     | 0       |
|   and_ln11_1_fu_137_p2 |     |        | and_ln11_1 | and    | auto     | 0       |
|   or_ln11_fu_143_p2    |     |        | or_ln11    | or     | auto     | 0       |
|   xor_ln11_1_fu_163_p2 |     |        | xor_ln11_1 | xor    | auto     | 0       |
|   fixed_x_2_fu_169_p3  |     |        | fixed_x_2  | select | auto_sel | 0       |
|   xor_ln12_fu_199_p2   |     |        | xor_ln12   | xor    | auto     | 0       |
|   and_ln12_fu_205_p2   |     |        | and_ln12   | and    | auto     | 0       |
|   and_ln12_1_fu_211_p2 |     |        | and_ln12_1 | and    | auto     | 0       |
|   or_ln12_fu_217_p2    |     |        | or_ln12    | or     | auto     | 0       |
|   xor_ln12_1_fu_237_p2 |     |        | xor_ln12_1 | xor    | auto     | 0       |
|   fixed_y_2_fu_243_p3  |     |        | fixed_y_2  | select | auto_sel | 0       |
+------------------------+-----+--------+------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+------------------+--------+------+------+------+--------+-----------+------+---------+------------------+
| Name             | Usage  | Type | BRAM | URAM | Pragma | Variable  | Impl | Latency | Bitwidth, Depth, |
|                  |        |      |      |      |        |           |      |         | Banks            |
+------------------+--------+------+------+------+--------+-----------+------+---------+------------------+
| + cordiccart2pol |        |      | 1    | 0    |        |           |      |         |                  |
|   my_LUT_r_U     | rom_1p |      |      |      |        | my_LUT_r  | auto | 1       | 3, 256, 1        |
|   my_LUT_th_U    | rom_1p |      | 1    |      |        | my_LUT_th | auto | 1       | 4, 256, 1        |
+------------------+--------+------+------+------+--------+-----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+---------+-----------------------------------------+
| Type   | Options | Location                                |
+--------+---------+-----------------------------------------+
| unroll |         | cordiccart2pol.cpp:20 in cordiccart2pol |
+--------+---------+-----------------------------------------+


