{
    "Misc": {
        "daidir": "simv.daidir",
        "cwd": "/mnt/vol_NFS_Zener/WD_ESPEC/kviquez/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "csrc_abs": "/mnt/vol_NFS_Zener/WD_ESPEC/kviquez/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb/csrc",
        "archive_dir": "archive.0",
        "daidir_abs": "/mnt/vol_NFS_Zener/WD_ESPEC/kviquez/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb/simv.daidir"
    },
    "MlibObjs": {},
    "PrevCompiledModules": {},
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "_vcs_unit__2496855327",
        "_vcs_unit__2496855327",
        "std",
        "std",
        "intf_sdram",
        "intf_sdram",
        "intf_wishBone",
        "intf_wishBone",
        "inft_sdrcntrl",
        "inft_sdrcntrl",
        "top",
        "top",
        "sdrc_top",
        "sdrc_top",
        "sdrc_bank_fsm",
        "sdrc_bank_fsm"
    ],
    "NameTable": {
        "_vcs_unit__2496855327": [
            "_vcs_unit__2496855327",
            "rTVSK",
            "module",
            1
        ],
        "std": [
            "std",
            "reYIK",
            "module",
            2
        ],
        "top": [
            "top",
            "Emx8S",
            "module",
            6
        ],
        "intf_sdram": [
            "intf_sdram",
            "RuFh3",
            "module",
            3
        ],
        "intf_wishBone": [
            "intf_wishBone",
            "ypVrV",
            "module",
            4
        ],
        "inft_sdrcntrl": [
            "inft_sdrcntrl",
            "xqeUE",
            "module",
            5
        ],
        "sdrc_top": [
            "sdrc_top",
            "NTNU2",
            "module",
            7
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            9
        ],
        "sdrc_bank_fsm": [
            "sdrc_bank_fsm",
            "ChjVu",
            "module",
            8
        ]
    },
    "CompileStrategy": "fullobj",
    "CompileStatus": "Successful",
    "stat": {
        "Frontend(%)": 49.042190374003674,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0009990000000000001,
            "ru_nvcsw": 2,
            "ru_maxrss_kb": 27984,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_minflt": 464,
            "ru_nivcsw": 30
        },
        "ru_self_cgstart": {
            "ru_utime_sec": 0.25596099999999999,
            "ru_nvcsw": 257,
            "ru_maxrss_kb": 75620,
            "ru_stime_sec": 0.063990000000000005,
            "ru_majflt": 0,
            "ru_minflt": 24648,
            "ru_nivcsw": 78
        },
        "nMops": 32949,
        "peak_mem_kb": 239036,
        "nQuads": 12898,
        "ru_childs_end": {
            "ru_utime_sec": 0.0009990000000000001,
            "ru_nvcsw": 2,
            "ru_maxrss_kb": 27984,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_minflt": 464,
            "ru_nivcsw": 30
        },
        "totalObjSize": 555935,
        "ru_self_end": {
            "ru_utime_sec": 0.52192000000000005,
            "ru_nvcsw": 360,
            "ru_maxrss_kb": 86156,
            "ru_stime_sec": 0.093984999999999999,
            "ru_majflt": 0,
            "ru_minflt": 28367,
            "ru_nivcsw": 93
        },
        "mopSpeed": 123887.51649690363,
        "quadSpeed": 48496.196782210784,
        "mop/quad": 2.55458210575283,
        "CodeGen(%)": 50.957809625996333,
        "outputSizePerQuad": 43.102418979686774
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 107123,
        "archive": "archive.0/_21394_archive_1.a"
    },
    "PEModules": [],
    "CurCompileUdps": {},
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.21394.json"
    ]
}