
---------- Begin Simulation Statistics ----------
final_tick                               1165878048000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86515                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749072                       # Number of bytes of host memory used
host_op_rate                                   159341                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1155.87                       # Real time elapsed on the host
host_tick_rate                             1008660837                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184177569                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.165878                       # Number of seconds simulated
sim_ticks                                1165878048000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.960863                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561423                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565558                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1468                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562256                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 26                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             182                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              156                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570277                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2695                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184177569                       # Number of ops (including micro ops) committed
system.cpu.cpi                              11.658780                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 89461.538462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89461.538462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87053.304904                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87053.304904                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2043536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     44194000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44194000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000242                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000242                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data          494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     40828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          469                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          469                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       114500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       114500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.550000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.550000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2519000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2519000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.550000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.550000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           22                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     84339663                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84339663                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102235.802060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102235.802060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100238.378606                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100238.378606                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63292366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63292366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 2151787290000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2151787290000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.249554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data     21047297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21047297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10521172                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10521172                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1055121703000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1055121703000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     10526125                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10526125                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     86383693                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86383693                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 102235.502243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 102235.502243                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 100237.791160                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100237.791160                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     65335902                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65335902                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data 2151831484000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2151831484000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243655                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data     21047791                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21047791                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data     10521197                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10521197                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1055162531000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1055162531000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121859                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121859                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data     10526594                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10526594                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     86383733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86383733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 102235.395383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 102235.395383                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 100237.820967                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100237.820967                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     65335920                       # number of overall hits
system.cpu.dcache.overall_hits::total        65335920                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data 2151831484000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2151831484000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243655                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243655                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data     21047813                       # number of overall misses
system.cpu.dcache.overall_misses::total      21047813                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data     10521197                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10521197                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1055165050000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1055165050000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121859                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121859                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10526616                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10526616                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1165878048000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements               10524569                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1139                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs              7.206741                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        183294219                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  2046.998378                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1165878048000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs          10526617                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         183294219                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          2046.998378                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75862604                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks     10524132                       # number of writebacks
system.cpu.dcache.writebacks::total          10524132                       # number of writebacks
system.cpu.discardedOps                          4162                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1165878048000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1165878048000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44891798                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086293                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169205                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst     42588354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42588354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100529.533679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100529.533679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98529.533679                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98529.533679                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     42587389                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42587389                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     97011000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     97011000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          965                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           965                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95081000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95081000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          965                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          965                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     42588354                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42588354                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100529.533679                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100529.533679                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98529.533679                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98529.533679                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     42587389                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42587389                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     97011000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     97011000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          965                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            965                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95081000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95081000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          965                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          965                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     42588354                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42588354                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100529.533679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100529.533679                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98529.533679                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98529.533679                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     42587389                       # number of overall hits
system.cpu.icache.overall_hits::total        42587389                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     97011000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     97011000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          965                       # number of overall misses
system.cpu.icache.overall_misses::total           965                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95081000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95081000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          965                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          965                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1165878048000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    263                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          702                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          44133.009326                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         85177673                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   622.669210                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.608075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.608075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          702                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1165878048000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               965                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          85177673                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           622.669210                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42588354                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          263                       # number of writebacks
system.cpu.icache.writebacks::total               263                       # number of writebacks
system.cpu.idleCycles                       907840798                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.085772                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1165878048000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1165878048000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                       1165878048                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640233     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                9      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082603      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84340002     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184177569                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON    1165878048000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       258037250                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          965                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            965                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99713.033954                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99713.033954                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79734.649123                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79734.649123                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     91038000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     91038000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.946114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.946114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          913                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              913                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     72718000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72718000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.945078                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.945078                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          912                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          912                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data      10526125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10526125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97238.704247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97238.704247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77238.704247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77238.704247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data                45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    45                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data 1023542380000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1023542380000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.999996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data        10526080                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10526080                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 813020780000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 813020780000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data     10526080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10526080                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data          492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101512.755102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101512.755102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81894.056848                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81894.056848                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           100                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               100                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     39793000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     39793000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.796748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.796748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     31693000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     31693000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.786585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.786585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          387                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks          259                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          259                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          259                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              259                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks     10524132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10524132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks     10524132                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10524132                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              965                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10526617                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10527582                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99713.033954                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97238.863410                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97239.077986                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79734.649123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77238.875399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77239.091611                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  145                       # number of demand (read+write) hits
system.l2.demand_hits::total                      197                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     91038000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1023582173000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1023673211000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.946114                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999986                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999981                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                913                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10526472                       # number of demand (read+write) misses
system.l2.demand_misses::total               10527385                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     72718000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 813052473000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 813125191000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.945078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      10526467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10527379                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             965                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10526617                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10527582                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 99713.033954                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97238.863410                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97239.077986                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79734.649123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77238.875399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77239.091611                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  52                       # number of overall hits
system.l2.overall_hits::.cpu.data                 145                       # number of overall hits
system.l2.overall_hits::total                     197                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     91038000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1023582173000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1023673211000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.946114                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999986                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999981                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               913                       # number of overall misses
system.l2.overall_misses::.cpu.data          10526472                       # number of overall misses
system.l2.overall_misses::total              10527385                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     72718000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 813052473000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 813125191000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.945078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     10526467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10527379                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 1165878048000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                       10461978                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        56463                       # Occupied blocks per task id
system.l2.tags.avg_refs                      1.999745                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                178946290                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       0.776187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         7.497448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     65046.086948                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992651                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1165878048000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                  10527514                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                 178946290                       # Number of tag accesses
system.l2.tags.tagsinuse                 65054.360584                       # Cycle average of tags in use
system.l2.tags.total_refs                    21052341                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks            10460583                       # number of writebacks
system.l2.writebacks::total                  10460583                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      55549.84                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                25975.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples   5232004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  10526467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      7225.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       577.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    288.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       287.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    287.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         6.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst        25032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst             25032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         288921251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             288946283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      287112925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            25032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        288921251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            576059207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      287112925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            287112925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples      1200905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    839.865268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   741.534169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.737407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27743      2.31%      2.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        43973      3.66%      5.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        84943      7.07%     13.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49320      4.11%     17.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58868      4.90%     22.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        59997      5.00%     27.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56029      4.67%     31.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32448      2.70%     34.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       787584     65.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1200905                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              673752256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               336876128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               334846400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys            334738656                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        29184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          29184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336846944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336876128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    334738656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       334738656                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     10526467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28421.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25975.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        29184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336846944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 25031.777594632265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 288921250.878548145294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25920253                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 273428815501                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks     10460583                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   2715280.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks    167423200                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 143602669.496355414391                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 28403413379723                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts               5228579                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds       326959                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState            31467868                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4924683                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds       326960                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        10526467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10527379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10460583                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10460583                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    92.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            658217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            658330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            658120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            658114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            658147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            658057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            657775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            657701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            657746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            657656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           658182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           657908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           657630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           657872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           657857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           658067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            327239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            327158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            327125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            327047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            327027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            326921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            326819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            326811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           326931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           326905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           327086                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001752680750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1165878048000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples       326960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.197758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.000284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.443326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       326958    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                10526981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                  10527379                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10527379                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                    10527379                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 92.19                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  9705185                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                52636895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  1165878019000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            273454735754                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  76066379504                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples       326959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.062466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           326648     99.90%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              306      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 326950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 326960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 326960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 326960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 326960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 326962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                 10460583                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10460583                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                   10460583                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                92.76                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                 4853263                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy         270085108680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               4289576340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            549.106143                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 565177852250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   38931100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  561769095750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy         220257079200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               2279960100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             37588251540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         92033120400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           640190798220                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy            13657701960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         269906211330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               4284892500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            549.062443                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 565573046500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   38931100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  561373901500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy         220407729600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               2277474375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             37577234520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         92033120400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           640139849385                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy            13653186660                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31515889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31515889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    671614784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               671614784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 1165878048000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         41909809866                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34356239246                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10527379                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10527379    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10527379                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10461141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20988510                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               1299                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10460583                       # Transaction distribution
system.membus.trans_dist::CleanEvict              548                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10526080                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10526080                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1299                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     31577803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31579996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673623968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673663264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1165878048000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        31576809000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1930999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21053239994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.snoopTraffic                 334738656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20989560                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000044                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006599                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20988646    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    914      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20989560                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           67                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10524832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          847                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21052414                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            847                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                        10461978                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              1457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20984715                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          263                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10526125                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10526125                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           965                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          492                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
