 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : UART_TOP
Version: K-2015.06
Date   : Fri Jul 26 03:52:36 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: P_DATA[0] (input port clocked by MASTER_CLK)
  Endpoint: Tx_OUT (output port clocked by MASTER_CLK)
  Path Group: INOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.17    2604.17 f
  P_DATA[0] (in)                           0.19    2604.36 f
  serial/P_DATA[0] (serializer)            0.00    2604.36 f
  serial/U6/Y (MX4XLM)                     0.78    2605.14 f
  serial/U13/Y (MX2X2M)                    0.43    2605.56 f
  serial/U12/Y (NOR2BX2M)                  0.27    2605.84 f
  serial/ser_data (serializer)             0.00    2605.84 f
  MUX/ser_data (MUX)                       0.00    2605.84 f
  MUX/U3/Y (AOI211X4M)                     0.61    2606.45 r
  MUX/U4/Y (INVX8M)                        0.56    2607.01 f
  MUX/Tx_OUT (MUX)                         0.00    2607.01 f
  Tx_OUT (out)                             0.00    2607.01 f
  data arrival time                                2607.01

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  output external delay                -2604.17   -2604.12
  data required time                              -2604.12
  -----------------------------------------------------------
  data required time                              -2604.12
  data arrival time                               -2607.01
  -----------------------------------------------------------
  slack (MET)                                      5211.13


  Startpoint: data_valid (input port clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  data_valid (in)                                         0.20    2604.36 f
  FSM/data_valid (FSM)                                    0.00    2604.36 f
  FSM/U6/Y (OAI21X2M)                                     0.54    2604.90 r
  FSM/U5/Y (AOI21X2M)                                     0.26    2605.16 f
  FSM/current_state_reg[0]/D (DFFRX4M)                    0.00    2605.16 f
  data arrival time                                               2605.16

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[0]/CK (DFFRX4M)                   0.00       0.05 r
  library hold time                                      -0.05       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                              -2605.16
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.16


  Startpoint: party_en (input port clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 r
  party_en (in)                                           0.17    2604.33 r
  FSM/party_en (FSM)                                      0.00    2604.33 r
  FSM/U14/Y (NAND3BXLM)                                   0.57    2604.90 r
  FSM/U13/Y (AOI2B1X1M)                                   0.51    2605.41 f
  FSM/current_state_reg[2]/D (DFFRQX1M)                   0.00    2605.41 f
  data arrival time                                               2605.41

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[2]/CK (DFFRQX1M)                  0.00       0.05 r
  library hold time                                      -0.05       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                              -2605.41
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.41


  Startpoint: serial/counter_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  serial/counter_reg[1]/CK (DFFRX4M)       0.00       0.00 r
  serial/counter_reg[1]/QN (DFFRX4M)       0.61       0.61 r
  serial/U4/Y (OAI32X2M)                   0.23       0.84 f
  serial/counter_reg[1]/D (DFFRX4M)        0.00       0.84 f
  data arrival time                                   0.84

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  serial/counter_reg[1]/CK (DFFRX4M)       0.00       0.05 r
  library hold time                       -0.04       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: serial/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  serial/counter_reg[0]/CK (DFFRX2M)       0.00       0.00 r
  serial/counter_reg[0]/Q (DFFRX2M)        0.94       0.94 f
  serial/U14/Y (XNOR2X2M)                  0.43       1.36 f
  serial/counter_reg[0]/D (DFFRX2M)        0.00       1.36 f
  data arrival time                                   1.36

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  serial/counter_reg[0]/CK (DFFRX2M)       0.00       0.05 r
  library hold time                       -0.05       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[1]/CK (DFFRX4M)                   0.00       0.00 r
  FSM/current_state_reg[1]/QN (DFFRX4M)                   0.77       0.77 f
  FSM/U6/Y (OAI21X2M)                                     0.35       1.12 r
  FSM/U5/Y (AOI21X2M)                                     0.26       1.39 f
  FSM/current_state_reg[0]/D (DFFRX4M)                    0.00       1.39 f
  data arrival time                                                  1.39

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[0]/CK (DFFRX4M)                   0.00       0.05 r
  library hold time                                      -0.05       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[0]/CK (DFFRX4M)                   0.00       0.00 r
  FSM/current_state_reg[0]/QN (DFFRX4M)                   0.70       0.70 r
  FSM/U3/Y (NOR3X6M)                                      0.24       0.94 f
  FSM/U16/Y (OAI21BX1M)                                   0.43       1.37 f
  FSM/current_state_reg[1]/D (DFFRX4M)                    0.00       1.37 f
  data arrival time                                                  1.37

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[1]/CK (DFFRX4M)                   0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: serial/counter_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  serial/counter_reg[1]/CK (DFFRX4M)       0.00       0.00 r
  serial/counter_reg[1]/Q (DFFRX4M)        0.91       0.91 f
  serial/U3/Y (NAND4X2M)                   0.34       1.25 r
  serial/U15/Y (OAI21X2M)                  0.23       1.48 f
  serial/counter_reg[2]/D (DFFRX1M)        0.00       1.48 f
  data arrival time                                   1.48

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  serial/counter_reg[2]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.04       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[1]/CK (DFFRX4M)                   0.00       0.00 r
  FSM/current_state_reg[1]/Q (DFFRX4M)                    0.71       0.71 f
  FSM/U14/Y (NAND3BXLM)                                   0.53       1.23 r
  FSM/U13/Y (AOI2B1X1M)                                   0.51       1.74 f
  FSM/current_state_reg[2]/D (DFFRQX1M)                   0.00       1.74 f
  data arrival time                                                  1.74

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[2]/CK (DFFRQX1M)                  0.00       0.05 r
  library hold time                                      -0.05       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: busy (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[0]/CK (DFFRX4M)                   0.00       0.00 r
  FSM/current_state_reg[0]/QN (DFFRX4M)                   0.70       0.70 r
  FSM/U4/Y (AO22X1M)                                      0.83       1.53 r
  FSM/U11/Y (INVX8M)                                      0.67       2.20 f
  FSM/busy (FSM)                                          0.00       2.20 f
  busy (out)                                              0.00       2.20 f
  data arrival time                                                  2.20

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                               -2604.17   -2604.12
  data required time                                             -2604.12
  --------------------------------------------------------------------------
  data required time                                             -2604.12
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                     2606.32


  Startpoint: FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: Tx_OUT (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[1]/CK (DFFRX4M)                   0.00       0.00 r
  FSM/current_state_reg[1]/QN (DFFRX4M)                   0.89       0.89 r
  FSM/U8/Y (NOR2X3M)                                      0.41       1.30 f
  FSM/mux_sel[1] (FSM)                                    0.00       1.30 f
  MUX/mux_sel[1] (MUX)                                    0.00       1.30 f
  MUX/U3/Y (AOI211X4M)                                    0.51       1.82 r
  MUX/U4/Y (INVX8M)                                       0.56       2.38 f
  MUX/Tx_OUT (MUX)                                        0.00       2.38 f
  Tx_OUT (out)                                            0.00       2.38 f
  data arrival time                                                  2.38

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                               -2604.17   -2604.12
  data required time                                             -2604.12
  --------------------------------------------------------------------------
  data required time                                             -2604.12
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                     2606.50


1
