{
  "DESIGN_NAME": "top",
  "VERILOG_FILES": [
    "dir::alu.v",
    "dir::add.v",
    "dir::or_xor_and.v",
    "dir::top.v",
    "dir::controller.v"
  ],
  "CLOCK_PORT": "",
  "CLOCK_PERIOD": 10.0,
  "FP_PDN_CORE_RING": 1,
  "SYNTH_STRATEGY": "AREA 0",
  "PL_TARGET_DENSITY_PCT": 60,
  "FP_CORE_UTIL": 40,
  "FP_ASPECT_RATIO": 1.0,
  "RUN_POST_CTS_RESIZER_TIMING": 1,
  "DESIGN_REPAIR_BUFFER_INPUT_PORTS": 1,
  "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": 1
}

