<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rtl81x9reg.h source code [netbsd/sys/dev/ic/rtl81x9reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="re_desc,re_stats "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/rtl81x9reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='rtl81x9reg.h.html'>rtl81x9reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rtl81x9reg.h,v 1.50 2019/04/05 23:46:04 uwe Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1997, 1998</i></td></tr>
<tr><th id="5">5</th><td><i> *	Bill Paul &lt;wpaul@ctr.columbia.edu&gt;.  All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="16">16</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="17">17</th><td><i> *	This product includes software developed by Bill Paul.</i></td></tr>
<tr><th id="18">18</th><td><i> * 4. Neither the name of the author nor the names of any co-contributors</i></td></tr>
<tr><th id="19">19</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="20">20</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="23">23</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="24">24</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="25">25</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD</i></td></tr>
<tr><th id="26">26</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="27">27</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="28">28</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="29">29</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="30">30</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="31">31</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="32">32</th><td><i> * THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> *	FreeBSD Id: if_rlreg.h,v 1.9 1999/06/20 18:56:09 wpaul Exp</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*</i></td></tr>
<tr><th id="38">38</th><td><i> * RealTek 8129/8139 register offsets</i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/RTK_IDR0" data-ref="_M/RTK_IDR0">RTK_IDR0</dfn>	0x0000		/* ID register 0 (station addr) */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/RTK_IDR1" data-ref="_M/RTK_IDR1">RTK_IDR1</dfn>	0x0001		/* Must use 32-bit accesses (?) */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/RTK_IDR2" data-ref="_M/RTK_IDR2">RTK_IDR2</dfn>	0x0002</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/RTK_IDR3" data-ref="_M/RTK_IDR3">RTK_IDR3</dfn>	0x0003</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/RTK_IDR4" data-ref="_M/RTK_IDR4">RTK_IDR4</dfn>	0x0004</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/RTK_IDR5" data-ref="_M/RTK_IDR5">RTK_IDR5</dfn>	0x0005</u></td></tr>
<tr><th id="46">46</th><td>					<i>/* 0006-0007 reserved */</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/RTK_MAR0" data-ref="_M/RTK_MAR0">RTK_MAR0</dfn>	0x0008		/* Multicast hash table */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/RTK_MAR1" data-ref="_M/RTK_MAR1">RTK_MAR1</dfn>	0x0009</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/RTK_MAR2" data-ref="_M/RTK_MAR2">RTK_MAR2</dfn>	0x000A</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/RTK_MAR3" data-ref="_M/RTK_MAR3">RTK_MAR3</dfn>	0x000B</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/RTK_MAR4" data-ref="_M/RTK_MAR4">RTK_MAR4</dfn>	0x000C</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/RTK_MAR5" data-ref="_M/RTK_MAR5">RTK_MAR5</dfn>	0x000D</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/RTK_MAR6" data-ref="_M/RTK_MAR6">RTK_MAR6</dfn>	0x000E</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/RTK_MAR7" data-ref="_M/RTK_MAR7">RTK_MAR7</dfn>	0x000F</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT0" data-ref="_M/RTK_TXSTAT0">RTK_TXSTAT0</dfn>	0x0010		/* status of TX descriptor 0 */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT1" data-ref="_M/RTK_TXSTAT1">RTK_TXSTAT1</dfn>	0x0014		/* status of TX descriptor 1 */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT2" data-ref="_M/RTK_TXSTAT2">RTK_TXSTAT2</dfn>	0x0018		/* status of TX descriptor 2 */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT3" data-ref="_M/RTK_TXSTAT3">RTK_TXSTAT3</dfn>	0x001C		/* status of TX descriptor 3 */</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/RTK_TXADDR0" data-ref="_M/RTK_TXADDR0">RTK_TXADDR0</dfn>	0x0020		/* address of TX descriptor 0 */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/RTK_TXADDR1" data-ref="_M/RTK_TXADDR1">RTK_TXADDR1</dfn>	0x0024		/* address of TX descriptor 1 */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/RTK_TXADDR2" data-ref="_M/RTK_TXADDR2">RTK_TXADDR2</dfn>	0x0028		/* address of TX descriptor 2 */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/RTK_TXADDR3" data-ref="_M/RTK_TXADDR3">RTK_TXADDR3</dfn>	0x002C		/* address of TX descriptor 3 */</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/RTK_RXADDR" data-ref="_M/RTK_RXADDR">RTK_RXADDR</dfn>		0x0030	/* RX ring start address */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/RTK_RX_EARLY_BYTES" data-ref="_M/RTK_RX_EARLY_BYTES">RTK_RX_EARLY_BYTES</dfn>	0x0034	/* RX early byte count */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/RTK_RX_EARLY_STAT" data-ref="_M/RTK_RX_EARLY_STAT">RTK_RX_EARLY_STAT</dfn>	0x0036	/* RX early status */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/RTK_COMMAND" data-ref="_M/RTK_COMMAND">RTK_COMMAND</dfn>	0x0037		/* command register */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/RTK_CURRXADDR" data-ref="_M/RTK_CURRXADDR">RTK_CURRXADDR</dfn>	0x0038		/* current address of packet read */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/RTK_CURRXBUF" data-ref="_M/RTK_CURRXBUF">RTK_CURRXBUF</dfn>	0x003A		/* current RX buffer address */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/RTK_IMR" data-ref="_M/RTK_IMR">RTK_IMR</dfn>		0x003C		/* interrupt mask register */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR" data-ref="_M/RTK_ISR">RTK_ISR</dfn>		0x003E		/* interrupt status register */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/RTK_TXCFG" data-ref="_M/RTK_TXCFG">RTK_TXCFG</dfn>	0x0040		/* transmit config */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/RTK_RXCFG" data-ref="_M/RTK_RXCFG">RTK_RXCFG</dfn>	0x0044		/* receive config */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/RTK_TIMERCNT" data-ref="_M/RTK_TIMERCNT">RTK_TIMERCNT</dfn>	0x0048		/* timer count register */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/RTK_MISSEDPKT" data-ref="_M/RTK_MISSEDPKT">RTK_MISSEDPKT</dfn>	0x004C		/* missed packet counter */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/RTK_EECMD" data-ref="_M/RTK_EECMD">RTK_EECMD</dfn>	0x0050		/* EEPROM command register */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG0" data-ref="_M/RTK_CFG0">RTK_CFG0</dfn>	0x0051		/* config register #0 */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG1" data-ref="_M/RTK_CFG1">RTK_CFG1</dfn>	0x0052		/* config register #1 */</u></td></tr>
<tr><th id="81">81</th><td>					<i>/* 0053-0057 reserved */</i></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/RTK_MEDIASTAT" data-ref="_M/RTK_MEDIASTAT">RTK_MEDIASTAT</dfn>	0x0058		/* media status register (8139) */</u></td></tr>
<tr><th id="83">83</th><td>					<i>/* 0059-005A reserved */</i></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/RTK_MII" data-ref="_M/RTK_MII">RTK_MII</dfn>		0x005A		/* 8129 chip only */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/RTK_HALTCLK" data-ref="_M/RTK_HALTCLK">RTK_HALTCLK</dfn>	0x005B</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/RTK_MULTIINTR" data-ref="_M/RTK_MULTIINTR">RTK_MULTIINTR</dfn>	0x005C		/* multiple interrupt */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/RTK_PCIREV" data-ref="_M/RTK_PCIREV">RTK_PCIREV</dfn>	0x005E		/* PCI revision value */</u></td></tr>
<tr><th id="88">88</th><td>					<i>/* 005F reserved */</i></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT_ALL" data-ref="_M/RTK_TXSTAT_ALL">RTK_TXSTAT_ALL</dfn>	0x0060		/* TX status of all descriptors */</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>/* Direct PHY access registers only available on 8139 */</i></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/RTK_BMCR" data-ref="_M/RTK_BMCR">RTK_BMCR</dfn>	0x0062		/* PHY basic mode control */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/RTK_BMSR" data-ref="_M/RTK_BMSR">RTK_BMSR</dfn>	0x0064		/* PHY basic mode status */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/RTK_ANAR" data-ref="_M/RTK_ANAR">RTK_ANAR</dfn>	0x0066		/* PHY autoneg advert */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/RTK_LPAR" data-ref="_M/RTK_LPAR">RTK_LPAR</dfn>	0x0068		/* PHY link partner ability */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/RTK_ANER" data-ref="_M/RTK_ANER">RTK_ANER</dfn>	0x006A		/* PHY autoneg expansion */</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/RTK_DISCCNT" data-ref="_M/RTK_DISCCNT">RTK_DISCCNT</dfn>	0x006C		/* disconnect counter */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/RTK_FALSECAR" data-ref="_M/RTK_FALSECAR">RTK_FALSECAR</dfn>	0x006E		/* false carrier counter */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/RTK_NWAYTST" data-ref="_M/RTK_NWAYTST">RTK_NWAYTST</dfn>	0x0070		/* NWAY test register */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/RTK_RX_ER" data-ref="_M/RTK_RX_ER">RTK_RX_ER</dfn>	0x0072		/* RX_ER counter */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/RTK_CSCFG" data-ref="_M/RTK_CSCFG">RTK_CSCFG</dfn>	0x0074		/* CS configuration register */</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/*</i></td></tr>
<tr><th id="105">105</th><td><i> * When operating in special C+ mode, some of the registers in an</i></td></tr>
<tr><th id="106">106</th><td><i> * 8139C+ chip have different definitions. These are also used for</i></td></tr>
<tr><th id="107">107</th><td><i> * the 8169 gigE chip.</i></td></tr>
<tr><th id="108">108</th><td><i> */</i></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/RTK_DUMPSTATS_LO" data-ref="_M/RTK_DUMPSTATS_LO">RTK_DUMPSTATS_LO</dfn>	0x0010	/* counter dump command register */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/RTK_DUMPSTATS_HI" data-ref="_M/RTK_DUMPSTATS_HI">RTK_DUMPSTATS_HI</dfn>	0x0014	/* counter dump command register */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/RTK_TXLIST_ADDR_LO" data-ref="_M/RTK_TXLIST_ADDR_LO">RTK_TXLIST_ADDR_LO</dfn>	0x0020	/* 64 bits, 256 byte alignment */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/RTK_TXLIST_ADDR_HI" data-ref="_M/RTK_TXLIST_ADDR_HI">RTK_TXLIST_ADDR_HI</dfn>	0x0024	/* 64 bits, 256 byte alignment */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/RTK_TXLIST_ADDR_HPRIO_LO" data-ref="_M/RTK_TXLIST_ADDR_HPRIO_LO">RTK_TXLIST_ADDR_HPRIO_LO</dfn>	0x0028	/* 64 bits, 256 byte aligned */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/RTK_TXLIST_ADDR_HPRIO_HI" data-ref="_M/RTK_TXLIST_ADDR_HPRIO_HI">RTK_TXLIST_ADDR_HPRIO_HI</dfn>	0x002C	/* 64 bits, 256 byte aligned */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG2" data-ref="_M/RTK_CFG2">RTK_CFG2</dfn>		0x0053</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/RTK_TIMERINT" data-ref="_M/RTK_TIMERINT">RTK_TIMERINT</dfn>		0x0054	/* interrupt on timer expire */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTART" data-ref="_M/RTK_TXSTART">RTK_TXSTART</dfn>		0x00D9	/* 8 bits */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/RTK_CPLUS_CMD" data-ref="_M/RTK_CPLUS_CMD">RTK_CPLUS_CMD</dfn>		0x00E0	/* 16 bits */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/RTK_RXLIST_ADDR_LO" data-ref="_M/RTK_RXLIST_ADDR_LO">RTK_RXLIST_ADDR_LO</dfn>	0x00E4	/* 64 bits, 256 byte alignment */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/RTK_RXLIST_ADDR_HI" data-ref="_M/RTK_RXLIST_ADDR_HI">RTK_RXLIST_ADDR_HI</dfn>	0x00E8	/* 64 bits, 256 byte alignment */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/RTK_EARLY_TX_THRESH" data-ref="_M/RTK_EARLY_TX_THRESH">RTK_EARLY_TX_THRESH</dfn>	0x00EC	/* 8 bits */</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i>/*</i></td></tr>
<tr><th id="124">124</th><td><i> * Registers specific to the 8169 gigE chip</i></td></tr>
<tr><th id="125">125</th><td><i> */</i></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/RTK_GTXSTART" data-ref="_M/RTK_GTXSTART">RTK_GTXSTART</dfn>		0x0038	/* 8 bits */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/RTK_TIMERINT_8169" data-ref="_M/RTK_TIMERINT_8169">RTK_TIMERINT_8169</dfn>	0x0058	/* different offset than 8139 */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/RTK_PHYAR" data-ref="_M/RTK_PHYAR">RTK_PHYAR</dfn>		0x0060</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/RTK_CSIDR" data-ref="_M/RTK_CSIDR">RTK_CSIDR</dfn>		0x0064</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/RTK_CSIAR" data-ref="_M/RTK_CSIAR">RTK_CSIAR</dfn>		0x0068</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/RTK_TBI_LPAR" data-ref="_M/RTK_TBI_LPAR">RTK_TBI_LPAR</dfn>		0x006A</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/RTK_GMEDIASTAT" data-ref="_M/RTK_GMEDIASTAT">RTK_GMEDIASTAT</dfn>		0x006C	/* 8 bits */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/RTK_PMCH" data-ref="_M/RTK_PMCH">RTK_PMCH</dfn>		0x006F	/* 8 bits */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/RTK_EPHYAR" data-ref="_M/RTK_EPHYAR">RTK_EPHYAR</dfn>		0x0080</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/RTK_LDPS" data-ref="_M/RTK_LDPS">RTK_LDPS</dfn>		0x0082	/* Link Down Power Saving */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/RTK_DBG_REG" data-ref="_M/RTK_DBG_REG">RTK_DBG_REG</dfn>		0x00D1</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/RTK_MAXRXPKTLEN" data-ref="_M/RTK_MAXRXPKTLEN">RTK_MAXRXPKTLEN</dfn>		0x00DA	/* 16 bits, chip multiplies by 8 */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/RTK_IM" data-ref="_M/RTK_IM">RTK_IM</dfn>			0x00E2</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/RTK_MISC" data-ref="_M/RTK_MISC">RTK_MISC</dfn>		0x00F0</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i>/*</i></td></tr>
<tr><th id="142">142</th><td><i> * TX config register bits</i></td></tr>
<tr><th id="143">143</th><td><i> */</i></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/RTK_TXCFG_CLRABRT" data-ref="_M/RTK_TXCFG_CLRABRT">RTK_TXCFG_CLRABRT</dfn>	0x00000001	/* retransmit aborted pkt */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/RTK_TXCFG_MAXDMA" data-ref="_M/RTK_TXCFG_MAXDMA">RTK_TXCFG_MAXDMA</dfn>	0x00000700	/* max DMA burst size */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/RTK_TXCFG_CRCAPPEND" data-ref="_M/RTK_TXCFG_CRCAPPEND">RTK_TXCFG_CRCAPPEND</dfn>	0x00010000	/* CRC append (0 = yes) */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/RTK_TXCFG_LOOPBKTST" data-ref="_M/RTK_TXCFG_LOOPBKTST">RTK_TXCFG_LOOPBKTST</dfn>	0x00060000	/* loopback test */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/RTK_TXCFG_IFG2" data-ref="_M/RTK_TXCFG_IFG2">RTK_TXCFG_IFG2</dfn>		0x00080000	/* 8169 only */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/RTK_TXCFG_IFG" data-ref="_M/RTK_TXCFG_IFG">RTK_TXCFG_IFG</dfn>		0x03000000	/* interframe gap */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/RTK_TXCFG_HWREV" data-ref="_M/RTK_TXCFG_HWREV">RTK_TXCFG_HWREV</dfn>		0x7CC00000</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/RTK_LOOPTEST_OFF" data-ref="_M/RTK_LOOPTEST_OFF">RTK_LOOPTEST_OFF</dfn>		0x00000000</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/RTK_LOOPTEST_ON" data-ref="_M/RTK_LOOPTEST_ON">RTK_LOOPTEST_ON</dfn>		0x00020000</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/RTK_LOOPTEST_ON_CPLUS" data-ref="_M/RTK_LOOPTEST_ON_CPLUS">RTK_LOOPTEST_ON_CPLUS</dfn>	0x00060000</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><i>/* Known revision codes. */</i></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8169" data-ref="_M/RTK_HWREV_8169">RTK_HWREV_8169</dfn>		0x00000000</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8110S" data-ref="_M/RTK_HWREV_8110S">RTK_HWREV_8110S</dfn>		0x00800000</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8169S" data-ref="_M/RTK_HWREV_8169S">RTK_HWREV_8169S</dfn>		0x04000000</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8169_8110SB" data-ref="_M/RTK_HWREV_8169_8110SB">RTK_HWREV_8169_8110SB</dfn>	0x10000000</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8169_8110SC" data-ref="_M/RTK_HWREV_8169_8110SC">RTK_HWREV_8169_8110SC</dfn>	0x18000000</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8102EL" data-ref="_M/RTK_HWREV_8102EL">RTK_HWREV_8102EL</dfn>	0x24800000</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8103E" data-ref="_M/RTK_HWREV_8103E">RTK_HWREV_8103E</dfn>		0x24C00000</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168D" data-ref="_M/RTK_HWREV_8168D">RTK_HWREV_8168D</dfn>		0x28000000</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168DP" data-ref="_M/RTK_HWREV_8168DP">RTK_HWREV_8168DP</dfn>	0x28800000</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168E" data-ref="_M/RTK_HWREV_8168E">RTK_HWREV_8168E</dfn>		0x2C000000</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168E_VL" data-ref="_M/RTK_HWREV_8168E_VL">RTK_HWREV_8168E_VL</dfn>	0x2C800000</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168_SPIN1" data-ref="_M/RTK_HWREV_8168_SPIN1">RTK_HWREV_8168_SPIN1</dfn>	0x30000000</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168G" data-ref="_M/RTK_HWREV_8168G">RTK_HWREV_8168G</dfn>		0x4c000000</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168G_SPIN1" data-ref="_M/RTK_HWREV_8168G_SPIN1">RTK_HWREV_8168G_SPIN1</dfn>	0x4c100000</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168G_SPIN2" data-ref="_M/RTK_HWREV_8168G_SPIN2">RTK_HWREV_8168G_SPIN2</dfn>	0x50900000</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168G_SPIN4" data-ref="_M/RTK_HWREV_8168G_SPIN4">RTK_HWREV_8168G_SPIN4</dfn>	0x5c800000</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168GU" data-ref="_M/RTK_HWREV_8168GU">RTK_HWREV_8168GU</dfn>	0x50800000</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8100E" data-ref="_M/RTK_HWREV_8100E">RTK_HWREV_8100E</dfn>		0x30800000</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8101E" data-ref="_M/RTK_HWREV_8101E">RTK_HWREV_8101E</dfn>		0x34000000</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8102E" data-ref="_M/RTK_HWREV_8102E">RTK_HWREV_8102E</dfn>		0x34800000</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168_SPIN2" data-ref="_M/RTK_HWREV_8168_SPIN2">RTK_HWREV_8168_SPIN2</dfn>	0x38000000</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168_SPIN3" data-ref="_M/RTK_HWREV_8168_SPIN3">RTK_HWREV_8168_SPIN3</dfn>	0x38400000</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8100E_SPIN2" data-ref="_M/RTK_HWREV_8100E_SPIN2">RTK_HWREV_8100E_SPIN2</dfn>	0x38800000</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168C" data-ref="_M/RTK_HWREV_8168C">RTK_HWREV_8168C</dfn>		0x3C000000</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168C_SPIN2" data-ref="_M/RTK_HWREV_8168C_SPIN2">RTK_HWREV_8168C_SPIN2</dfn>	0x3C400000</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168CP" data-ref="_M/RTK_HWREV_8168CP">RTK_HWREV_8168CP</dfn>	0x3C800000</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168F" data-ref="_M/RTK_HWREV_8168F">RTK_HWREV_8168F</dfn>		0x48000000</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168H" data-ref="_M/RTK_HWREV_8168H">RTK_HWREV_8168H</dfn>		0x54000000</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8168H_SPIN1" data-ref="_M/RTK_HWREV_8168H_SPIN1">RTK_HWREV_8168H_SPIN1</dfn>	0x54100000</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8139" data-ref="_M/RTK_HWREV_8139">RTK_HWREV_8139</dfn>		0x60000000</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8139A" data-ref="_M/RTK_HWREV_8139A">RTK_HWREV_8139A</dfn>		0x70000000</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8139AG" data-ref="_M/RTK_HWREV_8139AG">RTK_HWREV_8139AG</dfn>	0x70800000</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8139B" data-ref="_M/RTK_HWREV_8139B">RTK_HWREV_8139B</dfn>		0x78000000</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8130" data-ref="_M/RTK_HWREV_8130">RTK_HWREV_8130</dfn>		0x7C000000</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8139C" data-ref="_M/RTK_HWREV_8139C">RTK_HWREV_8139C</dfn>		0x74000000</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8139D" data-ref="_M/RTK_HWREV_8139D">RTK_HWREV_8139D</dfn>		0x74400000</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8139CPLUS" data-ref="_M/RTK_HWREV_8139CPLUS">RTK_HWREV_8139CPLUS</dfn>	0x74800000</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8101" data-ref="_M/RTK_HWREV_8101">RTK_HWREV_8101</dfn>		0x74c00000</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8100" data-ref="_M/RTK_HWREV_8100">RTK_HWREV_8100</dfn>		0x78800000</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/RTK_HWREV_8169_8110SBL" data-ref="_M/RTK_HWREV_8169_8110SBL">RTK_HWREV_8169_8110SBL</dfn>	0x7cc00000</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/RTK_TXDMA_16BYTES" data-ref="_M/RTK_TXDMA_16BYTES">RTK_TXDMA_16BYTES</dfn>	0x00000000</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/RTK_TXDMA_32BYTES" data-ref="_M/RTK_TXDMA_32BYTES">RTK_TXDMA_32BYTES</dfn>	0x00000100</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/RTK_TXDMA_64BYTES" data-ref="_M/RTK_TXDMA_64BYTES">RTK_TXDMA_64BYTES</dfn>	0x00000200</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/RTK_TXDMA_128BYTES" data-ref="_M/RTK_TXDMA_128BYTES">RTK_TXDMA_128BYTES</dfn>	0x00000300</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/RTK_TXDMA_256BYTES" data-ref="_M/RTK_TXDMA_256BYTES">RTK_TXDMA_256BYTES</dfn>	0x00000400</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/RTK_TXDMA_512BYTES" data-ref="_M/RTK_TXDMA_512BYTES">RTK_TXDMA_512BYTES</dfn>	0x00000500</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/RTK_TXDMA_1024BYTES" data-ref="_M/RTK_TXDMA_1024BYTES">RTK_TXDMA_1024BYTES</dfn>	0x00000600</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/RTK_TXDMA_2048BYTES" data-ref="_M/RTK_TXDMA_2048BYTES">RTK_TXDMA_2048BYTES</dfn>	0x00000700</u></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><i>/*</i></td></tr>
<tr><th id="208">208</th><td><i> * Transmit descriptor status register bits.</i></td></tr>
<tr><th id="209">209</th><td><i> */</i></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT_LENMASK" data-ref="_M/RTK_TXSTAT_LENMASK">RTK_TXSTAT_LENMASK</dfn>	0x00001FFF</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT_OWN" data-ref="_M/RTK_TXSTAT_OWN">RTK_TXSTAT_OWN</dfn>		0x00002000</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT_TX_UNDERRUN" data-ref="_M/RTK_TXSTAT_TX_UNDERRUN">RTK_TXSTAT_TX_UNDERRUN</dfn>	0x00004000</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT_TX_OK" data-ref="_M/RTK_TXSTAT_TX_OK">RTK_TXSTAT_TX_OK</dfn>	0x00008000</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT_EARLY_THRESH" data-ref="_M/RTK_TXSTAT_EARLY_THRESH">RTK_TXSTAT_EARLY_THRESH</dfn>	0x003F0000</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT_COLLCNT" data-ref="_M/RTK_TXSTAT_COLLCNT">RTK_TXSTAT_COLLCNT</dfn>	0x0F000000</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT_CARR_HBEAT" data-ref="_M/RTK_TXSTAT_CARR_HBEAT">RTK_TXSTAT_CARR_HBEAT</dfn>	0x10000000</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT_OUTOFWIN" data-ref="_M/RTK_TXSTAT_OUTOFWIN">RTK_TXSTAT_OUTOFWIN</dfn>	0x20000000</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT_TXABRT" data-ref="_M/RTK_TXSTAT_TXABRT">RTK_TXSTAT_TXABRT</dfn>	0x40000000</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT_CARRLOSS" data-ref="_M/RTK_TXSTAT_CARRLOSS">RTK_TXSTAT_CARRLOSS</dfn>	0x80000000</u></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTAT_THRESH" data-ref="_M/RTK_TXSTAT_THRESH">RTK_TXSTAT_THRESH</dfn>(x)	(((x) &lt;&lt; 16) &amp; RTK_TXSTAT_EARLY_THRESH)</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/RTK_TXTH_256" data-ref="_M/RTK_TXTH_256">RTK_TXTH_256</dfn>		8	/* (x) * 32 bytes */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/RTK_TXTH_1536" data-ref="_M/RTK_TXTH_1536">RTK_TXTH_1536</dfn>		48</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i>/* MISC register */</i></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/RTK_MISC_TXPLA_RST" data-ref="_M/RTK_MISC_TXPLA_RST">RTK_MISC_TXPLA_RST</dfn>	__BIT(29)</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/RTK_MISC_DISABLE_LAN_EN" data-ref="_M/RTK_MISC_DISABLE_LAN_EN">RTK_MISC_DISABLE_LAN_EN</dfn>	__BIT(23)	/* Enable GPIO pin */</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/RTK_MISC_PWM_EN" data-ref="_M/RTK_MISC_PWM_EN">RTK_MISC_PWM_EN</dfn>		__BIT(22)</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/RTK_MISC_RXDV_GATED_EN" data-ref="_M/RTK_MISC_RXDV_GATED_EN">RTK_MISC_RXDV_GATED_EN</dfn>	__BIT(19)</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/RTK_MISC_EARLY_TALLY_EN" data-ref="_M/RTK_MISC_EARLY_TALLY_EN">RTK_MISC_EARLY_TALLY_EN</dfn>	__BIT(16)</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><i>/*</i></td></tr>
<tr><th id="234">234</th><td><i> * Interrupt status register bits.</i></td></tr>
<tr><th id="235">235</th><td><i> */</i></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR_RX_OK" data-ref="_M/RTK_ISR_RX_OK">RTK_ISR_RX_OK</dfn>		0x0001</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR_RX_ERR" data-ref="_M/RTK_ISR_RX_ERR">RTK_ISR_RX_ERR</dfn>		0x0002</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR_TX_OK" data-ref="_M/RTK_ISR_TX_OK">RTK_ISR_TX_OK</dfn>		0x0004</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR_TX_ERR" data-ref="_M/RTK_ISR_TX_ERR">RTK_ISR_TX_ERR</dfn>		0x0008</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR_RX_OVERRUN" data-ref="_M/RTK_ISR_RX_OVERRUN">RTK_ISR_RX_OVERRUN</dfn>	0x0010</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR_PKT_UNDERRUN" data-ref="_M/RTK_ISR_PKT_UNDERRUN">RTK_ISR_PKT_UNDERRUN</dfn>	0x0020</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR_LINKCHG" data-ref="_M/RTK_ISR_LINKCHG">RTK_ISR_LINKCHG</dfn>		0x0020	/* 8169 only */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR_FIFO_OFLOW" data-ref="_M/RTK_ISR_FIFO_OFLOW">RTK_ISR_FIFO_OFLOW</dfn>	0x0040	/* 8139 only */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR_TX_DESC_UNAVAIL" data-ref="_M/RTK_ISR_TX_DESC_UNAVAIL">RTK_ISR_TX_DESC_UNAVAIL</dfn>	0x0080	/* C+ only */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR_SWI" data-ref="_M/RTK_ISR_SWI">RTK_ISR_SWI</dfn>		0x0100	/* C+ only */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR_CABLE_LEN_CHGD" data-ref="_M/RTK_ISR_CABLE_LEN_CHGD">RTK_ISR_CABLE_LEN_CHGD</dfn>	0x2000</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR_PCS_TIMEOUT" data-ref="_M/RTK_ISR_PCS_TIMEOUT">RTK_ISR_PCS_TIMEOUT</dfn>	0x4000	/* 8129 only */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR_TIMEOUT_EXPIRED" data-ref="_M/RTK_ISR_TIMEOUT_EXPIRED">RTK_ISR_TIMEOUT_EXPIRED</dfn>	0x4000</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/RTK_ISR_SYSTEM_ERR" data-ref="_M/RTK_ISR_SYSTEM_ERR">RTK_ISR_SYSTEM_ERR</dfn>	0x8000</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/RTK_INTRS" data-ref="_M/RTK_INTRS">RTK_INTRS</dfn>	\</u></td></tr>
<tr><th id="252">252</th><td><u>	(RTK_ISR_TX_OK|RTK_ISR_RX_OK|RTK_ISR_RX_ERR|RTK_ISR_TX_ERR|	\</u></td></tr>
<tr><th id="253">253</th><td><u>	RTK_ISR_RX_OVERRUN|RTK_ISR_PKT_UNDERRUN|RTK_ISR_FIFO_OFLOW|	\</u></td></tr>
<tr><th id="254">254</th><td><u>	RTK_ISR_PCS_TIMEOUT|RTK_ISR_SYSTEM_ERR)</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/RTK_INTRS_CPLUS" data-ref="_M/RTK_INTRS_CPLUS">RTK_INTRS_CPLUS</dfn>	\</u></td></tr>
<tr><th id="257">257</th><td><u>	(RTK_ISR_RX_OK|RTK_ISR_RX_ERR|RTK_ISR_TX_ERR|			\</u></td></tr>
<tr><th id="258">258</th><td><u>	RTK_ISR_RX_OVERRUN|RTK_ISR_PKT_UNDERRUN|RTK_ISR_FIFO_OFLOW|	\</u></td></tr>
<tr><th id="259">259</th><td><u>	RTK_ISR_PCS_TIMEOUT|RTK_ISR_SYSTEM_ERR|RTK_ISR_TIMEOUT_EXPIRED)</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/RTK_INTRS_IM_HW" data-ref="_M/RTK_INTRS_IM_HW">RTK_INTRS_IM_HW</dfn>	\</u></td></tr>
<tr><th id="262">262</th><td><u>	(RTK_INTRS_CPLUS|RTK_ISR_TX_OK)</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i>/*</i></td></tr>
<tr><th id="265">265</th><td><i> * Media status register. (8139 only)</i></td></tr>
<tr><th id="266">266</th><td><i> */</i></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/RTK_MEDIASTAT_RXPAUSE" data-ref="_M/RTK_MEDIASTAT_RXPAUSE">RTK_MEDIASTAT_RXPAUSE</dfn>	0x01</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/RTK_MEDIASTAT_TXPAUSE" data-ref="_M/RTK_MEDIASTAT_TXPAUSE">RTK_MEDIASTAT_TXPAUSE</dfn>	0x02</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/RTK_MEDIASTAT_LINK" data-ref="_M/RTK_MEDIASTAT_LINK">RTK_MEDIASTAT_LINK</dfn>	0x04</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/RTK_MEDIASTAT_SPEED10" data-ref="_M/RTK_MEDIASTAT_SPEED10">RTK_MEDIASTAT_SPEED10</dfn>	0x08</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/RTK_MEDIASTAT_RXFLOWCTL" data-ref="_M/RTK_MEDIASTAT_RXFLOWCTL">RTK_MEDIASTAT_RXFLOWCTL</dfn>	0x40	/* duplex mode */</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/RTK_MEDIASTAT_TXFLOWCTL" data-ref="_M/RTK_MEDIASTAT_TXFLOWCTL">RTK_MEDIASTAT_TXFLOWCTL</dfn>	0x80	/* duplex mode */</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><i>/*</i></td></tr>
<tr><th id="275">275</th><td><i> * Receive config register.</i></td></tr>
<tr><th id="276">276</th><td><i> */</i></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/RTK_RXCFG_RX_ALLPHYS" data-ref="_M/RTK_RXCFG_RX_ALLPHYS">RTK_RXCFG_RX_ALLPHYS</dfn>	0x00000001	/* accept all nodes */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/RTK_RXCFG_RX_INDIV" data-ref="_M/RTK_RXCFG_RX_INDIV">RTK_RXCFG_RX_INDIV</dfn>	0x00000002	/* match filter */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/RTK_RXCFG_RX_MULTI" data-ref="_M/RTK_RXCFG_RX_MULTI">RTK_RXCFG_RX_MULTI</dfn>	0x00000004	/* accept all multicast */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/RTK_RXCFG_RX_BROAD" data-ref="_M/RTK_RXCFG_RX_BROAD">RTK_RXCFG_RX_BROAD</dfn>	0x00000008	/* accept all broadcast */</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/RTK_RXCFG_RX_RUNT" data-ref="_M/RTK_RXCFG_RX_RUNT">RTK_RXCFG_RX_RUNT</dfn>	0x00000010</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/RTK_RXCFG_RX_ERRPKT" data-ref="_M/RTK_RXCFG_RX_ERRPKT">RTK_RXCFG_RX_ERRPKT</dfn>	0x00000020</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/RTK_RXCFG_WRAP" data-ref="_M/RTK_RXCFG_WRAP">RTK_RXCFG_WRAP</dfn>		0x00000080</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/RTK_RXCFG_MAXDMA" data-ref="_M/RTK_RXCFG_MAXDMA">RTK_RXCFG_MAXDMA</dfn>	0x00000700</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/RTK_RXCFG_BUFSZ" data-ref="_M/RTK_RXCFG_BUFSZ">RTK_RXCFG_BUFSZ</dfn>		0x00001800</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/RTK_RXCFG_FIFOTHRESH" data-ref="_M/RTK_RXCFG_FIFOTHRESH">RTK_RXCFG_FIFOTHRESH</dfn>	0x0000E000</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/RTK_RXCFG_EARLYTHRESH" data-ref="_M/RTK_RXCFG_EARLYTHRESH">RTK_RXCFG_EARLYTHRESH</dfn>	0x07000000</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/RTK_RXDMA_16BYTES" data-ref="_M/RTK_RXDMA_16BYTES">RTK_RXDMA_16BYTES</dfn>	0x00000000</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/RTK_RXDMA_32BYTES" data-ref="_M/RTK_RXDMA_32BYTES">RTK_RXDMA_32BYTES</dfn>	0x00000100</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/RTK_RXDMA_64BYTES" data-ref="_M/RTK_RXDMA_64BYTES">RTK_RXDMA_64BYTES</dfn>	0x00000200</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/RTK_RXDMA_128BYTES" data-ref="_M/RTK_RXDMA_128BYTES">RTK_RXDMA_128BYTES</dfn>	0x00000300</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/RTK_RXDMA_256BYTES" data-ref="_M/RTK_RXDMA_256BYTES">RTK_RXDMA_256BYTES</dfn>	0x00000400</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/RTK_RXDMA_512BYTES" data-ref="_M/RTK_RXDMA_512BYTES">RTK_RXDMA_512BYTES</dfn>	0x00000500</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/RTK_RXDMA_1024BYTES" data-ref="_M/RTK_RXDMA_1024BYTES">RTK_RXDMA_1024BYTES</dfn>	0x00000600</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/RTK_RXDMA_UNLIMITED" data-ref="_M/RTK_RXDMA_UNLIMITED">RTK_RXDMA_UNLIMITED</dfn>	0x00000700</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/RTK_RXBUF_8" data-ref="_M/RTK_RXBUF_8">RTK_RXBUF_8</dfn>		0x00000000</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/RTK_RXBUF_16" data-ref="_M/RTK_RXBUF_16">RTK_RXBUF_16</dfn>		0x00000800</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/RTK_RXBUF_32" data-ref="_M/RTK_RXBUF_32">RTK_RXBUF_32</dfn>		0x00001000</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/RTK_RXBUF_64" data-ref="_M/RTK_RXBUF_64">RTK_RXBUF_64</dfn>		0x00001800</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/RTK_RXBUF_LEN" data-ref="_M/RTK_RXBUF_LEN">RTK_RXBUF_LEN</dfn>(x)	(1 &lt;&lt; (((x) &gt;&gt; 11) + 13))</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/RTK_RXFIFO_16BYTES" data-ref="_M/RTK_RXFIFO_16BYTES">RTK_RXFIFO_16BYTES</dfn>	0x00000000</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/RTK_RXFIFO_32BYTES" data-ref="_M/RTK_RXFIFO_32BYTES">RTK_RXFIFO_32BYTES</dfn>	0x00002000</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/RTK_RXFIFO_64BYTES" data-ref="_M/RTK_RXFIFO_64BYTES">RTK_RXFIFO_64BYTES</dfn>	0x00004000</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/RTK_RXFIFO_128BYTES" data-ref="_M/RTK_RXFIFO_128BYTES">RTK_RXFIFO_128BYTES</dfn>	0x00006000</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/RTK_RXFIFO_256BYTES" data-ref="_M/RTK_RXFIFO_256BYTES">RTK_RXFIFO_256BYTES</dfn>	0x00008000</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/RTK_RXFIFO_512BYTES" data-ref="_M/RTK_RXFIFO_512BYTES">RTK_RXFIFO_512BYTES</dfn>	0x0000A000</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/RTK_RXFIFO_1024BYTES" data-ref="_M/RTK_RXFIFO_1024BYTES">RTK_RXFIFO_1024BYTES</dfn>	0x0000C000</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/RTK_RXFIFO_NOTHRESH" data-ref="_M/RTK_RXFIFO_NOTHRESH">RTK_RXFIFO_NOTHRESH</dfn>	0x0000E000</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i>/*</i></td></tr>
<tr><th id="314">314</th><td><i> * Bits in RX status header (included with RX'ed packet</i></td></tr>
<tr><th id="315">315</th><td><i> * in ring buffer).</i></td></tr>
<tr><th id="316">316</th><td><i> */</i></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/RTK_RXSTAT_RXOK" data-ref="_M/RTK_RXSTAT_RXOK">RTK_RXSTAT_RXOK</dfn>		0x00000001</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/RTK_RXSTAT_ALIGNERR" data-ref="_M/RTK_RXSTAT_ALIGNERR">RTK_RXSTAT_ALIGNERR</dfn>	0x00000002</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/RTK_RXSTAT_CRCERR" data-ref="_M/RTK_RXSTAT_CRCERR">RTK_RXSTAT_CRCERR</dfn>	0x00000004</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/RTK_RXSTAT_GIANT" data-ref="_M/RTK_RXSTAT_GIANT">RTK_RXSTAT_GIANT</dfn>	0x00000008</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/RTK_RXSTAT_RUNT" data-ref="_M/RTK_RXSTAT_RUNT">RTK_RXSTAT_RUNT</dfn>		0x00000010</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/RTK_RXSTAT_BADSYM" data-ref="_M/RTK_RXSTAT_BADSYM">RTK_RXSTAT_BADSYM</dfn>	0x00000020</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/RTK_RXSTAT_BROAD" data-ref="_M/RTK_RXSTAT_BROAD">RTK_RXSTAT_BROAD</dfn>	0x00002000</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/RTK_RXSTAT_INDIV" data-ref="_M/RTK_RXSTAT_INDIV">RTK_RXSTAT_INDIV</dfn>	0x00004000</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/RTK_RXSTAT_MULTI" data-ref="_M/RTK_RXSTAT_MULTI">RTK_RXSTAT_MULTI</dfn>	0x00008000</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/RTK_RXSTAT_LENMASK" data-ref="_M/RTK_RXSTAT_LENMASK">RTK_RXSTAT_LENMASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/RTK_RXSTAT_UNFINISHED" data-ref="_M/RTK_RXSTAT_UNFINISHED">RTK_RXSTAT_UNFINISHED</dfn>	0xFFF0		/* DMA still in progress */</u></td></tr>
<tr><th id="329">329</th><td><i>/*</i></td></tr>
<tr><th id="330">330</th><td><i> * Command register.</i></td></tr>
<tr><th id="331">331</th><td><i> */</i></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/RTK_CMD_EMPTY_RXBUF" data-ref="_M/RTK_CMD_EMPTY_RXBUF">RTK_CMD_EMPTY_RXBUF</dfn>	0x0001</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/RTK_CMD_TX_ENB" data-ref="_M/RTK_CMD_TX_ENB">RTK_CMD_TX_ENB</dfn>		0x0004</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/RTK_CMD_RX_ENB" data-ref="_M/RTK_CMD_RX_ENB">RTK_CMD_RX_ENB</dfn>		0x0008</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/RTK_CMD_RESET" data-ref="_M/RTK_CMD_RESET">RTK_CMD_RESET</dfn>		0x0010</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/RTK_CMD_STOPREQ" data-ref="_M/RTK_CMD_STOPREQ">RTK_CMD_STOPREQ</dfn>		0x0080</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><i>/*</i></td></tr>
<tr><th id="339">339</th><td><i> * EEPROM control register</i></td></tr>
<tr><th id="340">340</th><td><i> */</i></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/RTK_EE_DATAOUT" data-ref="_M/RTK_EE_DATAOUT">RTK_EE_DATAOUT</dfn>		0x01	/* Data out */</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/RTK_EE_DATAIN" data-ref="_M/RTK_EE_DATAIN">RTK_EE_DATAIN</dfn>		0x02	/* Data in */</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/RTK_EE_CLK" data-ref="_M/RTK_EE_CLK">RTK_EE_CLK</dfn>		0x04	/* clock */</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/RTK_EE_SEL" data-ref="_M/RTK_EE_SEL">RTK_EE_SEL</dfn>		0x08	/* chip select */</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/RTK_EE_MODE" data-ref="_M/RTK_EE_MODE">RTK_EE_MODE</dfn>		(0x40|0x80)</u></td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/RTK_EEMODE_OFF" data-ref="_M/RTK_EEMODE_OFF">RTK_EEMODE_OFF</dfn>		0x00</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/RTK_EEMODE_AUTOLOAD" data-ref="_M/RTK_EEMODE_AUTOLOAD">RTK_EEMODE_AUTOLOAD</dfn>	0x40</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/RTK_EEMODE_PROGRAM" data-ref="_M/RTK_EEMODE_PROGRAM">RTK_EEMODE_PROGRAM</dfn>	0x80</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/RTK_EEMODE_WRITECFG" data-ref="_M/RTK_EEMODE_WRITECFG">RTK_EEMODE_WRITECFG</dfn>	(0x80|0x40)</u></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><i>/* 9346/9356 EEPROM commands */</i></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/RTK_EEADDR_LEN0" data-ref="_M/RTK_EEADDR_LEN0">RTK_EEADDR_LEN0</dfn>		6	/* 9346 */</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/RTK_EEADDR_LEN1" data-ref="_M/RTK_EEADDR_LEN1">RTK_EEADDR_LEN1</dfn>		8	/* 9356 */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/RTK_EECMD_LEN" data-ref="_M/RTK_EECMD_LEN">RTK_EECMD_LEN</dfn>		4</u></td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/RTK_EECMD_WRITE" data-ref="_M/RTK_EECMD_WRITE">RTK_EECMD_WRITE</dfn>		0x5	/* 0101b */</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/RTK_EECMD_READ" data-ref="_M/RTK_EECMD_READ">RTK_EECMD_READ</dfn>		0x6	/* 0110b */</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/RTK_EECMD_ERASE" data-ref="_M/RTK_EECMD_ERASE">RTK_EECMD_ERASE</dfn>		0x7	/* 0111b */</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/RTK_EE_ID" data-ref="_M/RTK_EE_ID">RTK_EE_ID</dfn>		0x00</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/RTK_EE_PCI_VID" data-ref="_M/RTK_EE_PCI_VID">RTK_EE_PCI_VID</dfn>		0x01</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/RTK_EE_PCI_DID" data-ref="_M/RTK_EE_PCI_DID">RTK_EE_PCI_DID</dfn>		0x02</u></td></tr>
<tr><th id="364">364</th><td><i>/* Location of station address inside EEPROM */</i></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/RTK_EE_EADDR0" data-ref="_M/RTK_EE_EADDR0">RTK_EE_EADDR0</dfn>		0x07</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/RTK_EE_EADDR1" data-ref="_M/RTK_EE_EADDR1">RTK_EE_EADDR1</dfn>		0x08</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/RTK_EE_EADDR2" data-ref="_M/RTK_EE_EADDR2">RTK_EE_EADDR2</dfn>		0x09</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><i>/*</i></td></tr>
<tr><th id="370">370</th><td><i> * MII register (8129 only)</i></td></tr>
<tr><th id="371">371</th><td><i> */</i></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/RTK_MII_CLK" data-ref="_M/RTK_MII_CLK">RTK_MII_CLK</dfn>		0x01</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/RTK_MII_DATAIN" data-ref="_M/RTK_MII_DATAIN">RTK_MII_DATAIN</dfn>		0x02</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/RTK_MII_DATAOUT" data-ref="_M/RTK_MII_DATAOUT">RTK_MII_DATAOUT</dfn>		0x04</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/RTK_MII_DIR" data-ref="_M/RTK_MII_DIR">RTK_MII_DIR</dfn>		0x80	/* 0 == input, 1 == output */</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i>/*</i></td></tr>
<tr><th id="378">378</th><td><i> * Config 0 register</i></td></tr>
<tr><th id="379">379</th><td><i> */</i></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG0_ROM0" data-ref="_M/RTK_CFG0_ROM0">RTK_CFG0_ROM0</dfn>		0x01</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG0_ROM1" data-ref="_M/RTK_CFG0_ROM1">RTK_CFG0_ROM1</dfn>		0x02</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG0_ROM2" data-ref="_M/RTK_CFG0_ROM2">RTK_CFG0_ROM2</dfn>		0x04</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG0_PL0" data-ref="_M/RTK_CFG0_PL0">RTK_CFG0_PL0</dfn>		0x08</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG0_PL1" data-ref="_M/RTK_CFG0_PL1">RTK_CFG0_PL1</dfn>		0x10</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG0_10MBPS" data-ref="_M/RTK_CFG0_10MBPS">RTK_CFG0_10MBPS</dfn>		0x20	/* 10 Mbps internal mode */</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG0_PCS" data-ref="_M/RTK_CFG0_PCS">RTK_CFG0_PCS</dfn>		0x40</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG0_SCR" data-ref="_M/RTK_CFG0_SCR">RTK_CFG0_SCR</dfn>		0x80</u></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><i>/*</i></td></tr>
<tr><th id="390">390</th><td><i> * Config 1 register</i></td></tr>
<tr><th id="391">391</th><td><i> */</i></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG1_PWRDWN" data-ref="_M/RTK_CFG1_PWRDWN">RTK_CFG1_PWRDWN</dfn>		0x01</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG1_SLEEP" data-ref="_M/RTK_CFG1_SLEEP">RTK_CFG1_SLEEP</dfn>		0x02</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG1_IOMAP" data-ref="_M/RTK_CFG1_IOMAP">RTK_CFG1_IOMAP</dfn>		0x04</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG1_MEMMAP" data-ref="_M/RTK_CFG1_MEMMAP">RTK_CFG1_MEMMAP</dfn>		0x08</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG1_RSVD" data-ref="_M/RTK_CFG1_RSVD">RTK_CFG1_RSVD</dfn>		0x10</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG1_DRVLOAD" data-ref="_M/RTK_CFG1_DRVLOAD">RTK_CFG1_DRVLOAD</dfn>	0x20</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG1_LED0" data-ref="_M/RTK_CFG1_LED0">RTK_CFG1_LED0</dfn>		0x40</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG1_FULLDUPLEX" data-ref="_M/RTK_CFG1_FULLDUPLEX">RTK_CFG1_FULLDUPLEX</dfn>	0x40	/* 8129 only */</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG1_LED1" data-ref="_M/RTK_CFG1_LED1">RTK_CFG1_LED1</dfn>		0x80</u></td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><i>/*</i></td></tr>
<tr><th id="403">403</th><td><i> * 8139C+ register definitions</i></td></tr>
<tr><th id="404">404</th><td><i> */</i></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><i>/* RTK_DUMPSTATS_LO register */</i></td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/RTK_DUMPSTATS_START" data-ref="_M/RTK_DUMPSTATS_START">RTK_DUMPSTATS_START</dfn>	0x00000008</u></td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><i>/* Transmit start register */</i></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTART_SWI" data-ref="_M/RTK_TXSTART_SWI">RTK_TXSTART_SWI</dfn>		0x01	/* generate TX interrupt */</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTART_START" data-ref="_M/RTK_TXSTART_START">RTK_TXSTART_START</dfn>	0x40	/* start normal queue transmit */</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/RTK_TXSTART_HPRIO_START" data-ref="_M/RTK_TXSTART_HPRIO_START">RTK_TXSTART_HPRIO_START</dfn>	0x80	/* start hi prio queue transmit */</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><i>/*</i></td></tr>
<tr><th id="417">417</th><td><i> * Config 2 register, 8139C+/8169/8169S/8110S only</i></td></tr>
<tr><th id="418">418</th><td><i> */</i></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG2_BUSFREQ" data-ref="_M/RTK_CFG2_BUSFREQ">RTK_CFG2_BUSFREQ</dfn>	0x07</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG2_BUSWIDTH" data-ref="_M/RTK_CFG2_BUSWIDTH">RTK_CFG2_BUSWIDTH</dfn>	0x08</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/RTK_CFG2_AUXPWRSTS" data-ref="_M/RTK_CFG2_AUXPWRSTS">RTK_CFG2_AUXPWRSTS</dfn>	0x10</u></td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/RTK_BUSFREQ_33MHZ" data-ref="_M/RTK_BUSFREQ_33MHZ">RTK_BUSFREQ_33MHZ</dfn>	0x00</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/RTK_BUSFREQ_66MHZ" data-ref="_M/RTK_BUSFREQ_66MHZ">RTK_BUSFREQ_66MHZ</dfn>	0x01</u></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/RTK_BUSWIDTH_32BITS" data-ref="_M/RTK_BUSWIDTH_32BITS">RTK_BUSWIDTH_32BITS</dfn>	0x00</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/RTK_BUSWIDTH_64BITS" data-ref="_M/RTK_BUSWIDTH_64BITS">RTK_BUSWIDTH_64BITS</dfn>	0x08</u></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><i>/* C+ mode command register */</i></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_TXENB" data-ref="_M/RE_CPLUSCMD_TXENB">RE_CPLUSCMD_TXENB</dfn>	0x0001	/* enable C+ transmit mode */</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_RXENB" data-ref="_M/RE_CPLUSCMD_RXENB">RE_CPLUSCMD_RXENB</dfn>	0x0002	/* enable C+ receive mode */</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_PCI_MRW" data-ref="_M/RE_CPLUSCMD_PCI_MRW">RE_CPLUSCMD_PCI_MRW</dfn>	0x0008	/* enable PCI multi-read/write */</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_PCI_DAC" data-ref="_M/RE_CPLUSCMD_PCI_DAC">RE_CPLUSCMD_PCI_DAC</dfn>	0x0010	/* PCI dual-address cycle only */</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_RXCSUM_ENB" data-ref="_M/RE_CPLUSCMD_RXCSUM_ENB">RE_CPLUSCMD_RXCSUM_ENB</dfn>	0x0020	/* enable RX checksum offload */</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_VLANSTRIP" data-ref="_M/RE_CPLUSCMD_VLANSTRIP">RE_CPLUSCMD_VLANSTRIP</dfn>	0x0040	/* enable VLAN tag stripping */</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_MACSTAT_DIS" data-ref="_M/RE_CPLUSCMD_MACSTAT_DIS">RE_CPLUSCMD_MACSTAT_DIS</dfn>	0x0080	/* 8168B/C/CP */</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_ASF" data-ref="_M/RE_CPLUSCMD_ASF">RE_CPLUSCMD_ASF</dfn>		0x0100	/* 8168C/CP */</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_DBG_SEL" data-ref="_M/RE_CPLUSCMD_DBG_SEL">RE_CPLUSCMD_DBG_SEL</dfn>	0x0200	/* 8168C/CP */</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_FORCE_TXFC" data-ref="_M/RE_CPLUSCMD_FORCE_TXFC">RE_CPLUSCMD_FORCE_TXFC</dfn>	0x0400	/* 8168C/CP */</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_FORCE_RXFC" data-ref="_M/RE_CPLUSCMD_FORCE_RXFC">RE_CPLUSCMD_FORCE_RXFC</dfn>	0x0800	/* 8168C/CP */</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_FORCE_HDPX" data-ref="_M/RE_CPLUSCMD_FORCE_HDPX">RE_CPLUSCMD_FORCE_HDPX</dfn>	0x1000	/* 8168C/CP */</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_NORMAL_MODE" data-ref="_M/RE_CPLUSCMD_NORMAL_MODE">RE_CPLUSCMD_NORMAL_MODE</dfn>	0x2000	/* 8168C/CP */</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_DBG_ENB" data-ref="_M/RE_CPLUSCMD_DBG_ENB">RE_CPLUSCMD_DBG_ENB</dfn>	0x4000	/* 8168C/CP */</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/RE_CPLUSCMD_BIST_ENB" data-ref="_M/RE_CPLUSCMD_BIST_ENB">RE_CPLUSCMD_BIST_ENB</dfn>	0x8000	/* 8168C/CP */</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><i>/* C+ early transmit threshold */</i></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/RTK_EARLYTXTHRESH_CNT" data-ref="_M/RTK_EARLYTXTHRESH_CNT">RTK_EARLYTXTHRESH_CNT</dfn>	0x003F	/* byte count times 8 */</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><i>/*</i></td></tr>
<tr><th id="452">452</th><td><i> * Gigabit PHY access register (8169 only)</i></td></tr>
<tr><th id="453">453</th><td><i> */</i></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/RTK_PHYAR_PHYDATA" data-ref="_M/RTK_PHYAR_PHYDATA">RTK_PHYAR_PHYDATA</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/RTK_PHYAR_PHYREG" data-ref="_M/RTK_PHYAR_PHYREG">RTK_PHYAR_PHYREG</dfn>		0x001F0000</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/RTK_PHYAR_BUSY" data-ref="_M/RTK_PHYAR_BUSY">RTK_PHYAR_BUSY</dfn>		0x80000000</u></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><i>/*</i></td></tr>
<tr><th id="460">460</th><td><i> * Gigabit media status (8169 only)</i></td></tr>
<tr><th id="461">461</th><td><i> */</i></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/RTK_GMEDIASTAT_FDX" data-ref="_M/RTK_GMEDIASTAT_FDX">RTK_GMEDIASTAT_FDX</dfn>	0x01	/* full duplex */</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/RTK_GMEDIASTAT_LINK" data-ref="_M/RTK_GMEDIASTAT_LINK">RTK_GMEDIASTAT_LINK</dfn>	0x02	/* link up */</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/RTK_GMEDIASTAT_10MBPS" data-ref="_M/RTK_GMEDIASTAT_10MBPS">RTK_GMEDIASTAT_10MBPS</dfn>	0x04	/* 10mps link */</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/RTK_GMEDIASTAT_100MBPS" data-ref="_M/RTK_GMEDIASTAT_100MBPS">RTK_GMEDIASTAT_100MBPS</dfn>	0x08	/* 100mbps link */</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/RTK_GMEDIASTAT_1000MBPS" data-ref="_M/RTK_GMEDIASTAT_1000MBPS">RTK_GMEDIASTAT_1000MBPS</dfn>	0x10	/* gigE link */</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/RTK_GMEDIASTAT_RXFLOW" data-ref="_M/RTK_GMEDIASTAT_RXFLOW">RTK_GMEDIASTAT_RXFLOW</dfn>	0x20	/* RX flow control on */</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/RTK_GMEDIASTAT_TXFLOW" data-ref="_M/RTK_GMEDIASTAT_TXFLOW">RTK_GMEDIASTAT_TXFLOW</dfn>	0x40	/* TX flow control on */</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/RTK_GMEDIASTAT_TBI" data-ref="_M/RTK_GMEDIASTAT_TBI">RTK_GMEDIASTAT_TBI</dfn>	0x80	/* TBI enabled */</u></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/RTK_TX_EARLYTHRESH" data-ref="_M/RTK_TX_EARLYTHRESH">RTK_TX_EARLYTHRESH</dfn>	((256 / 32) &lt;&lt; 16)</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/RTK_RX_FIFOTHRESH" data-ref="_M/RTK_RX_FIFOTHRESH">RTK_RX_FIFOTHRESH</dfn>	RTK_RXFIFO_256BYTES</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/RTK_RX_MAXDMA" data-ref="_M/RTK_RX_MAXDMA">RTK_RX_MAXDMA</dfn>		RTK_RXDMA_256BYTES</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/RTK_TX_MAXDMA" data-ref="_M/RTK_TX_MAXDMA">RTK_TX_MAXDMA</dfn>		RTK_TXDMA_256BYTES</u></td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/RTK_RXCFG_CONFIG" data-ref="_M/RTK_RXCFG_CONFIG">RTK_RXCFG_CONFIG</dfn>	(RTK_RX_FIFOTHRESH|RTK_RX_MAXDMA|RTK_RX_BUF_SZ)</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/RTK_TXCFG_CONFIG" data-ref="_M/RTK_TXCFG_CONFIG">RTK_TXCFG_CONFIG</dfn>	(RTK_TXCFG_IFG|RTK_TX_MAXDMA)</u></td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/RE_RX_FIFOTHRESH" data-ref="_M/RE_RX_FIFOTHRESH">RE_RX_FIFOTHRESH</dfn>	RTK_RXFIFO_NOTHRESH</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/RE_RX_MAXDMA" data-ref="_M/RE_RX_MAXDMA">RE_RX_MAXDMA</dfn>		RTK_RXDMA_UNLIMITED</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/RE_TX_MAXDMA" data-ref="_M/RE_TX_MAXDMA">RE_TX_MAXDMA</dfn>		RTK_TXDMA_2048BYTES</u></td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/RE_RXCFG_CONFIG" data-ref="_M/RE_RXCFG_CONFIG">RE_RXCFG_CONFIG</dfn>		(RE_RX_FIFOTHRESH|RE_RX_MAXDMA|RTK_RX_BUF_SZ)</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/RE_TXCFG_CONFIG" data-ref="_M/RE_TXCFG_CONFIG">RE_TXCFG_CONFIG</dfn>		(RTK_TXCFG_IFG|RE_TX_MAXDMA)</u></td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><i>/*</i></td></tr>
<tr><th id="488">488</th><td><i> * RX/TX descriptor definition. When large send mode is enabled, the</i></td></tr>
<tr><th id="489">489</th><td><i> * lower 11 bits of the TX rtk_cmd word are used to hold the MSS, and</i></td></tr>
<tr><th id="490">490</th><td><i> * the checksum offload bits are disabled. The structure layout is</i></td></tr>
<tr><th id="491">491</th><td><i> * the same for RX and TX descriptors</i></td></tr>
<tr><th id="492">492</th><td><i> */</i></td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><b>struct</b> <dfn class="type def" id="re_desc" title='re_desc' data-ref="re_desc" data-ref-filename="re_desc">re_desc</dfn> {</td></tr>
<tr><th id="495">495</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="re_desc::re_cmdstat" title='re_desc::re_cmdstat' data-ref="re_desc::re_cmdstat" data-ref-filename="re_desc..re_cmdstat">re_cmdstat</dfn>;</td></tr>
<tr><th id="496">496</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="re_desc::re_vlanctl" title='re_desc::re_vlanctl' data-ref="re_desc::re_vlanctl" data-ref-filename="re_desc..re_vlanctl">re_vlanctl</dfn>;</td></tr>
<tr><th id="497">497</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="re_desc::re_bufaddr_lo" title='re_desc::re_bufaddr_lo' data-ref="re_desc::re_bufaddr_lo" data-ref-filename="re_desc..re_bufaddr_lo">re_bufaddr_lo</dfn>;</td></tr>
<tr><th id="498">498</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="re_desc::re_bufaddr_hi" title='re_desc::re_bufaddr_hi' data-ref="re_desc::re_bufaddr_hi" data-ref-filename="re_desc..re_bufaddr_hi">re_bufaddr_hi</dfn>;</td></tr>
<tr><th id="499">499</th><td>};</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_FRAGLEN" data-ref="_M/RE_TDESC_CMD_FRAGLEN">RE_TDESC_CMD_FRAGLEN</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_TCPCSUM" data-ref="_M/RE_TDESC_CMD_TCPCSUM">RE_TDESC_CMD_TCPCSUM</dfn>	0x00010000	/* TCP checksum enable */</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_UDPCSUM" data-ref="_M/RE_TDESC_CMD_UDPCSUM">RE_TDESC_CMD_UDPCSUM</dfn>	0x00020000	/* UDP checksum enable */</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_IPCSUM" data-ref="_M/RE_TDESC_CMD_IPCSUM">RE_TDESC_CMD_IPCSUM</dfn>	0x00040000	/* IP header checksum enable */</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_MSSVAL" data-ref="_M/RE_TDESC_CMD_MSSVAL">RE_TDESC_CMD_MSSVAL</dfn>	0x07FF0000	/* Large send MSS value */</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_MSSVAL_SHIFT" data-ref="_M/RE_TDESC_CMD_MSSVAL_SHIFT">RE_TDESC_CMD_MSSVAL_SHIFT</dfn> 16		/* Shift of the above */</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_LGSEND" data-ref="_M/RE_TDESC_CMD_LGSEND">RE_TDESC_CMD_LGSEND</dfn>	0x08000000	/* TCP large send enb */</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_EOF" data-ref="_M/RE_TDESC_CMD_EOF">RE_TDESC_CMD_EOF</dfn>	0x10000000	/* end of frame marker */</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_SOF" data-ref="_M/RE_TDESC_CMD_SOF">RE_TDESC_CMD_SOF</dfn>	0x20000000	/* start of frame marker */</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_EOR" data-ref="_M/RE_TDESC_CMD_EOR">RE_TDESC_CMD_EOR</dfn>	0x40000000	/* end of ring marker */</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_OWN" data-ref="_M/RE_TDESC_CMD_OWN">RE_TDESC_CMD_OWN</dfn>	0x80000000	/* chip owns descriptor */</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_LGTCPHO" data-ref="_M/RE_TDESC_CMD_LGTCPHO">RE_TDESC_CMD_LGTCPHO</dfn>	0x01fc0000	/* DESCV2 TCP hdr off lg send */</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_LGTCPHO_SHIFT" data-ref="_M/RE_TDESC_CMD_LGTCPHO_SHIFT">RE_TDESC_CMD_LGTCPHO_SHIFT</dfn> 18</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_LGSEND_V4" data-ref="_M/RE_TDESC_CMD_LGSEND_V4">RE_TDESC_CMD_LGSEND_V4</dfn>	0x04000000	/* DESCV2 TCPv4 large send en */</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_CMD_LGSEND_V6" data-ref="_M/RE_TDESC_CMD_LGSEND_V6">RE_TDESC_CMD_LGSEND_V6</dfn>	0x02000000	/* DESCV2 TCPv6 large send en */</u></td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_VLANCTL_TAG" data-ref="_M/RE_TDESC_VLANCTL_TAG">RE_TDESC_VLANCTL_TAG</dfn>	0x00020000	/* Insert VLAN tag */</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_VLANCTL_DATA" data-ref="_M/RE_TDESC_VLANCTL_DATA">RE_TDESC_VLANCTL_DATA</dfn>	0x0000FFFF	/* TAG data */</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_VLANCTL_UDPCSUM" data-ref="_M/RE_TDESC_VLANCTL_UDPCSUM">RE_TDESC_VLANCTL_UDPCSUM</dfn> 0x80000000	/* DESCV2 UDP cksum enable */</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_VLANCTL_TCPCSUM" data-ref="_M/RE_TDESC_VLANCTL_TCPCSUM">RE_TDESC_VLANCTL_TCPCSUM</dfn> 0x40000000	/* DESCV2 TCP cksum enable */</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_VLANCTL_IPCSUM" data-ref="_M/RE_TDESC_VLANCTL_IPCSUM">RE_TDESC_VLANCTL_IPCSUM</dfn>	0x20000000	/* DESCV2 IP hdr cksum enable */</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_VLANCTL_MSSVAL" data-ref="_M/RE_TDESC_VLANCTL_MSSVAL">RE_TDESC_VLANCTL_MSSVAL</dfn>	0x0ffc0000	/* DESCV2 large send MSS val */</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_VLANCTL_MSSVAL_SHIFT" data-ref="_M/RE_TDESC_VLANCTL_MSSVAL_SHIFT">RE_TDESC_VLANCTL_MSSVAL_SHIFT</dfn> 18</u></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><i>/*</i></td></tr>
<tr><th id="526">526</th><td><i> * Error bits are valid only on the last descriptor of a frame</i></td></tr>
<tr><th id="527">527</th><td><i> * (i.e. RE_TDESC_CMD_EOF == 1)</i></td></tr>
<tr><th id="528">528</th><td><i> */</i></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_STAT_COLCNT" data-ref="_M/RE_TDESC_STAT_COLCNT">RE_TDESC_STAT_COLCNT</dfn>	0x000F0000	/* collision count */</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_STAT_EXCESSCOL" data-ref="_M/RE_TDESC_STAT_EXCESSCOL">RE_TDESC_STAT_EXCESSCOL</dfn>	0x00100000	/* excessive collisions */</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_STAT_LINKFAIL" data-ref="_M/RE_TDESC_STAT_LINKFAIL">RE_TDESC_STAT_LINKFAIL</dfn>	0x00200000	/* link faulure */</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_STAT_OWINCOL" data-ref="_M/RE_TDESC_STAT_OWINCOL">RE_TDESC_STAT_OWINCOL</dfn>	0x00400000	/* out-of-window collision */</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_STAT_TXERRSUM" data-ref="_M/RE_TDESC_STAT_TXERRSUM">RE_TDESC_STAT_TXERRSUM</dfn>	0x00800000	/* transmit error summary */</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_STAT_UNDERRUN" data-ref="_M/RE_TDESC_STAT_UNDERRUN">RE_TDESC_STAT_UNDERRUN</dfn>	0x02000000	/* TX underrun occurred */</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/RE_TDESC_STAT_OWN" data-ref="_M/RE_TDESC_STAT_OWN">RE_TDESC_STAT_OWN</dfn>	0x80000000</u></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><i>/*</i></td></tr>
<tr><th id="539">539</th><td><i> * RX descriptor cmd/vlan definitions</i></td></tr>
<tr><th id="540">540</th><td><i> */</i></td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_CMD_EOR" data-ref="_M/RE_RDESC_CMD_EOR">RE_RDESC_CMD_EOR</dfn>	0x40000000</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_CMD_OWN" data-ref="_M/RE_RDESC_CMD_OWN">RE_RDESC_CMD_OWN</dfn>	0x80000000</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_CMD_BUFLEN" data-ref="_M/RE_RDESC_CMD_BUFLEN">RE_RDESC_CMD_BUFLEN</dfn>	0x00001FFF</u></td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_OWN" data-ref="_M/RE_RDESC_STAT_OWN">RE_RDESC_STAT_OWN</dfn>	0x80000000</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_EOR" data-ref="_M/RE_RDESC_STAT_EOR">RE_RDESC_STAT_EOR</dfn>	0x40000000</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_SOF" data-ref="_M/RE_RDESC_STAT_SOF">RE_RDESC_STAT_SOF</dfn>	0x20000000</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_EOF" data-ref="_M/RE_RDESC_STAT_EOF">RE_RDESC_STAT_EOF</dfn>	0x10000000</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_FRALIGN" data-ref="_M/RE_RDESC_STAT_FRALIGN">RE_RDESC_STAT_FRALIGN</dfn>	0x08000000	/* frame alignment error */</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_MCAST" data-ref="_M/RE_RDESC_STAT_MCAST">RE_RDESC_STAT_MCAST</dfn>	0x04000000	/* multicast pkt received */</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_UCAST" data-ref="_M/RE_RDESC_STAT_UCAST">RE_RDESC_STAT_UCAST</dfn>	0x02000000	/* unicast pkt received */</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_BCAST" data-ref="_M/RE_RDESC_STAT_BCAST">RE_RDESC_STAT_BCAST</dfn>	0x01000000	/* broadcast pkt received */</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_BUFOFLOW" data-ref="_M/RE_RDESC_STAT_BUFOFLOW">RE_RDESC_STAT_BUFOFLOW</dfn>	0x00800000	/* out of buffer space */</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_FIFOOFLOW" data-ref="_M/RE_RDESC_STAT_FIFOOFLOW">RE_RDESC_STAT_FIFOOFLOW</dfn>	0x00400000	/* FIFO overrun */</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_GIANT" data-ref="_M/RE_RDESC_STAT_GIANT">RE_RDESC_STAT_GIANT</dfn>	0x00200000	/* pkt &gt; 4096 bytes */</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_RXERRSUM" data-ref="_M/RE_RDESC_STAT_RXERRSUM">RE_RDESC_STAT_RXERRSUM</dfn>	0x00100000	/* RX error summary */</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_RUNT" data-ref="_M/RE_RDESC_STAT_RUNT">RE_RDESC_STAT_RUNT</dfn>	0x00080000	/* runt packet received */</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_CRCERR" data-ref="_M/RE_RDESC_STAT_CRCERR">RE_RDESC_STAT_CRCERR</dfn>	0x00040000	/* CRC error */</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_PROTOID" data-ref="_M/RE_RDESC_STAT_PROTOID">RE_RDESC_STAT_PROTOID</dfn>	0x00030000	/* Protocol type */</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_IPSUMBAD" data-ref="_M/RE_RDESC_STAT_IPSUMBAD">RE_RDESC_STAT_IPSUMBAD</dfn>	0x00008000	/* IP header checksum bad */</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_UDPSUMBAD" data-ref="_M/RE_RDESC_STAT_UDPSUMBAD">RE_RDESC_STAT_UDPSUMBAD</dfn>	0x00004000	/* UDP checksum bad */</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_TCPSUMBAD" data-ref="_M/RE_RDESC_STAT_TCPSUMBAD">RE_RDESC_STAT_TCPSUMBAD</dfn>	0x00002000	/* TCP checksum bad */</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_FRAGLEN" data-ref="_M/RE_RDESC_STAT_FRAGLEN">RE_RDESC_STAT_FRAGLEN</dfn>	0x00001FFF	/* RX'ed frame/frag len */</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_STAT_GFRAGLEN" data-ref="_M/RE_RDESC_STAT_GFRAGLEN">RE_RDESC_STAT_GFRAGLEN</dfn>	0x00003FFF	/* RX'ed frame/frag len */</u></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_VLANCTL_TAG" data-ref="_M/RE_RDESC_VLANCTL_TAG">RE_RDESC_VLANCTL_TAG</dfn>	0x00010000	/* VLAN tag available</u></td></tr>
<tr><th id="568">568</th><td><u>						   (re_vlandata valid)*/</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_VLANCTL_DATA" data-ref="_M/RE_RDESC_VLANCTL_DATA">RE_RDESC_VLANCTL_DATA</dfn>	0x0000FFFF	/* TAG data */</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_VLANCTL_IPV6" data-ref="_M/RE_RDESC_VLANCTL_IPV6">RE_RDESC_VLANCTL_IPV6</dfn>	0x80000000	/* DESCV2 IPV6 packet */</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/RE_RDESC_VLANCTL_IPV4" data-ref="_M/RE_RDESC_VLANCTL_IPV4">RE_RDESC_VLANCTL_IPV4</dfn>	0x40000000	/* DESCV2 IPV4 packet */</u></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/RE_PROTOID_NONIP" data-ref="_M/RE_PROTOID_NONIP">RE_PROTOID_NONIP</dfn>	0x00000000</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/RE_PROTOID_TCPIP" data-ref="_M/RE_PROTOID_TCPIP">RE_PROTOID_TCPIP</dfn>	0x00010000</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/RE_PROTOID_UDPIP" data-ref="_M/RE_PROTOID_UDPIP">RE_PROTOID_UDPIP</dfn>	0x00020000</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/RE_PROTOID_IP" data-ref="_M/RE_PROTOID_IP">RE_PROTOID_IP</dfn>		0x00030000</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/RE_TCPPKT" data-ref="_M/RE_TCPPKT">RE_TCPPKT</dfn>(x)		(((x) &amp; RE_RDESC_STAT_PROTOID) == \</u></td></tr>
<tr><th id="578">578</th><td><u>				 RE_PROTOID_TCPIP)</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/RE_UDPPKT" data-ref="_M/RE_UDPPKT">RE_UDPPKT</dfn>(x)		(((x) &amp; RE_RDESC_STAT_PROTOID) == \</u></td></tr>
<tr><th id="580">580</th><td><u>				 RE_PROTOID_UDPIP)</u></td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/RE_ADDR_LO" data-ref="_M/RE_ADDR_LO">RE_ADDR_LO</dfn>(y)		((uint64_t)(y) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/RE_ADDR_HI" data-ref="_M/RE_ADDR_HI">RE_ADDR_HI</dfn>(y)		((uint64_t)(y) &gt;&gt; 32)</u></td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td><i>/*</i></td></tr>
<tr><th id="586">586</th><td><i> * Statistics counter structure (8139C+ and 8169 only)</i></td></tr>
<tr><th id="587">587</th><td><i> */</i></td></tr>
<tr><th id="588">588</th><td><b>struct</b> <dfn class="type def" id="re_stats" title='re_stats' data-ref="re_stats" data-ref-filename="re_stats">re_stats</dfn> {</td></tr>
<tr><th id="589">589</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="re_stats::re_tx_pkts_lo" title='re_stats::re_tx_pkts_lo' data-ref="re_stats::re_tx_pkts_lo" data-ref-filename="re_stats..re_tx_pkts_lo">re_tx_pkts_lo</dfn>;</td></tr>
<tr><th id="590">590</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="re_stats::re_tx_pkts_hi" title='re_stats::re_tx_pkts_hi' data-ref="re_stats::re_tx_pkts_hi" data-ref-filename="re_stats..re_tx_pkts_hi">re_tx_pkts_hi</dfn>;</td></tr>
<tr><th id="591">591</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="re_stats::re_tx_errs_lo" title='re_stats::re_tx_errs_lo' data-ref="re_stats::re_tx_errs_lo" data-ref-filename="re_stats..re_tx_errs_lo">re_tx_errs_lo</dfn>;</td></tr>
<tr><th id="592">592</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="re_stats::re_tx_errs_hi" title='re_stats::re_tx_errs_hi' data-ref="re_stats::re_tx_errs_hi" data-ref-filename="re_stats..re_tx_errs_hi">re_tx_errs_hi</dfn>;</td></tr>
<tr><th id="593">593</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="re_stats::re_tx_errs" title='re_stats::re_tx_errs' data-ref="re_stats::re_tx_errs" data-ref-filename="re_stats..re_tx_errs">re_tx_errs</dfn>;</td></tr>
<tr><th id="594">594</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>		<dfn class="decl field" id="re_stats::re_missed_pkts" title='re_stats::re_missed_pkts' data-ref="re_stats::re_missed_pkts" data-ref-filename="re_stats..re_missed_pkts">re_missed_pkts</dfn>;</td></tr>
<tr><th id="595">595</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>		<dfn class="decl field" id="re_stats::re_rx_framealign_errs" title='re_stats::re_rx_framealign_errs' data-ref="re_stats::re_rx_framealign_errs" data-ref-filename="re_stats..re_rx_framealign_errs">re_rx_framealign_errs</dfn>;</td></tr>
<tr><th id="596">596</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="re_stats::re_tx_onecoll" title='re_stats::re_tx_onecoll' data-ref="re_stats::re_tx_onecoll" data-ref-filename="re_stats..re_tx_onecoll">re_tx_onecoll</dfn>;</td></tr>
<tr><th id="597">597</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="re_stats::re_tx_multicolls" title='re_stats::re_tx_multicolls' data-ref="re_stats::re_tx_multicolls" data-ref-filename="re_stats..re_tx_multicolls">re_tx_multicolls</dfn>;</td></tr>
<tr><th id="598">598</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="re_stats::re_rx_ucasts_hi" title='re_stats::re_rx_ucasts_hi' data-ref="re_stats::re_rx_ucasts_hi" data-ref-filename="re_stats..re_rx_ucasts_hi">re_rx_ucasts_hi</dfn>;</td></tr>
<tr><th id="599">599</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="re_stats::re_rx_ucasts_lo" title='re_stats::re_rx_ucasts_lo' data-ref="re_stats::re_rx_ucasts_lo" data-ref-filename="re_stats..re_rx_ucasts_lo">re_rx_ucasts_lo</dfn>;</td></tr>
<tr><th id="600">600</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="re_stats::re_rx_bcasts_lo" title='re_stats::re_rx_bcasts_lo' data-ref="re_stats::re_rx_bcasts_lo" data-ref-filename="re_stats..re_rx_bcasts_lo">re_rx_bcasts_lo</dfn>;</td></tr>
<tr><th id="601">601</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="re_stats::re_rx_bcasts_hi" title='re_stats::re_rx_bcasts_hi' data-ref="re_stats::re_rx_bcasts_hi" data-ref-filename="re_stats..re_rx_bcasts_hi">re_rx_bcasts_hi</dfn>;</td></tr>
<tr><th id="602">602</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="re_stats::re_rx_mcasts" title='re_stats::re_rx_mcasts' data-ref="re_stats::re_rx_mcasts" data-ref-filename="re_stats..re_rx_mcasts">re_rx_mcasts</dfn>;</td></tr>
<tr><th id="603">603</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>		<dfn class="decl field" id="re_stats::re_tx_aborts" title='re_stats::re_tx_aborts' data-ref="re_stats::re_tx_aborts" data-ref-filename="re_stats..re_tx_aborts">re_tx_aborts</dfn>;</td></tr>
<tr><th id="604">604</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>		<dfn class="decl field" id="re_stats::re_rx_underruns" title='re_stats::re_rx_underruns' data-ref="re_stats::re_rx_underruns" data-ref-filename="re_stats..re_rx_underruns">re_rx_underruns</dfn>;</td></tr>
<tr><th id="605">605</th><td>};</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/RE_IFQ_MAXLEN" data-ref="_M/RE_IFQ_MAXLEN">RE_IFQ_MAXLEN</dfn>		512</u></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/RE_JUMBO_FRAMELEN" data-ref="_M/RE_JUMBO_FRAMELEN">RE_JUMBO_FRAMELEN</dfn>	ETHER_MAX_LEN_JUMBO</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/RE_JUMBO_MTU" data-ref="_M/RE_JUMBO_MTU">RE_JUMBO_MTU</dfn>		ETHERMTU_JUMBO</u></td></tr>
<tr><th id="611">611</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/if_re_cardbus.c.html'>netbsd/sys/dev/cardbus/if_re_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
