#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5588259beba0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x5588259fefc0_0 .var "CLK", 0 0;
v0x5588259ff060_0 .var "RST", 0 0;
v0x5588259ff120_0 .var/i "count", 31 0;
S_0x5588259c6fd0 .scope module, "cpu" "Simple_Single_CPU" 2 12, 3 3 0, S_0x5588259beba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
L_0x558825a0fe90 .functor AND 1, v0x5588259f8800_0, v0x5588259f98d0_0, C4<1>, C4<1>;
v0x5588259fdbb0_0 .net "ALUOp", 2 0, v0x5588259f9810_0;  1 drivers
v0x5588259fdcc0_0 .net "ALUSrc", 0 0, v0x5588259f9730_0;  1 drivers
v0x5588259fddd0_0 .net "AlU_control", 3 0, v0x5588259d8cc0_0;  1 drivers
v0x5588259fdec0_0 .net "RD_data", 31 0, v0x5588259f85a0_0;  1 drivers
v0x5588259fdfb0_0 .net "RS_data", 31 0, L_0x5588259ff260;  1 drivers
v0x5588259fe110_0 .net "RT_data", 31 0, L_0x558825a0f8c0;  1 drivers
v0x5588259fe220_0 .net "RegDst", 0 0, v0x5588259f99a0_0;  1 drivers
v0x5588259fe310_0 .net "RegWrite", 0 0, v0x5588259f9a40_0;  1 drivers
o0x7f6b80570cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5588259fe3b0_0 .net "Regwrite", 0 0, o0x7f6b80570cd8;  0 drivers
v0x5588259fe4e0_0 .net "branch", 0 0, v0x5588259f98d0_0;  1 drivers
v0x5588259fe580_0 .net "branch_target_addr", 31 0, L_0x558825a0fdf0;  1 drivers
v0x5588259fe620_0 .net "clk_i", 0 0, v0x5588259fefc0_0;  1 drivers
v0x5588259fe710_0 .net "data_after_left2", 31 0, L_0x558825a0ffa0;  1 drivers
v0x5588259fe800_0 .net "data_after_se", 31 0, v0x5588259fd470_0;  1 drivers
v0x5588259fe8a0_0 .net "data_into_ALU_after_mux", 31 0, v0x5588259fa820_0;  1 drivers
v0x5588259fe9b0_0 .net "instruction", 31 0, v0x5588259fa120_0;  1 drivers
v0x5588259fea70_0 .net "number_WriteReg_fromMux", 4 0, v0x5588259fb6f0_0;  1 drivers
v0x5588259feb60_0 .net "pc_in", 31 0, v0x5588259faf70_0;  1 drivers
v0x5588259fec70_0 .net "pc_out", 31 0, v0x5588259fbdd0_0;  1 drivers
v0x5588259fed30_0 .net "pc_plus_4", 31 0, L_0x5588259ff1c0;  1 drivers
v0x5588259fedf0_0 .net "rst_i", 0 0, v0x5588259ff060_0;  1 drivers
v0x5588259feee0_0 .net "zero_alu", 0 0, v0x5588259f8800_0;  1 drivers
L_0x558825a0f370 .part v0x5588259fa120_0, 16, 5;
L_0x558825a0f410 .part v0x5588259fa120_0, 11, 5;
L_0x558825a0f980 .part v0x5588259fa120_0, 21, 5;
L_0x558825a0fb00 .part v0x5588259fa120_0, 16, 5;
L_0x558825a0fbd0 .part v0x5588259fa120_0, 26, 6;
L_0x558825a0fc70 .part v0x5588259fa120_0, 0, 6;
L_0x558825a0fd50 .part v0x5588259fa120_0, 0, 16;
S_0x5588259b2750 .scope module, "AC" "ALU_Ctrl" 3 79, 4 3 0, S_0x5588259c6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 3 "ALUOp_i"
    .port_info 2 /OUTPUT 4 "ALUCtrl_o"
v0x5588259d8cc0_0 .var "ALUCtrl_o", 3 0;
v0x5588259d8d60_0 .net "ALUOp_i", 2 0, v0x5588259f9810_0;  alias, 1 drivers
v0x5588259f8180_0 .net "funct_i", 5 0, L_0x558825a0fc70;  1 drivers
E_0x5588259dae20 .event edge, v0x5588259d8d60_0, v0x5588259f8180_0;
S_0x5588259f82c0 .scope module, "ALU" "ALU" 3 97, 5 3 0, S_0x5588259c6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /INPUT 4 "ctrl_i"
    .port_info 3 /OUTPUT 32 "result_o"
    .port_info 4 /OUTPUT 1 "zero_o"
v0x5588259f84c0_0 .net "ctrl_i", 3 0, v0x5588259d8cc0_0;  alias, 1 drivers
v0x5588259f85a0_0 .var "result_o", 31 0;
v0x5588259f8660_0 .net "src1_i", 31 0, L_0x5588259ff260;  alias, 1 drivers
v0x5588259f8720_0 .net "src2_i", 31 0, v0x5588259fa820_0;  alias, 1 drivers
v0x5588259f8800_0 .var "zero_o", 0 0;
E_0x5588259daf40 .event edge, v0x5588259d8cc0_0, v0x5588259f8660_0, v0x5588259f8720_0, v0x5588259f85a0_0;
S_0x5588259f89b0 .scope module, "Adder1" "Adder" 3 40, 6 3 0, S_0x5588259c6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x5588259f8bd0_0 .net "src1_i", 31 0, v0x5588259fbdd0_0;  alias, 1 drivers
L_0x7f6b80527018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5588259f8cd0_0 .net "src2_i", 31 0, L_0x7f6b80527018;  1 drivers
v0x5588259f8db0_0 .net "sum_o", 31 0, L_0x5588259ff1c0;  alias, 1 drivers
L_0x5588259ff1c0 .arith/sum 32, v0x5588259fbdd0_0, L_0x7f6b80527018;
S_0x5588259f8ef0 .scope module, "Adder2" "Adder" 3 105, 6 3 0, S_0x5588259c6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x5588259f9110_0 .net "src1_i", 31 0, L_0x5588259ff1c0;  alias, 1 drivers
v0x5588259f9220_0 .net "src2_i", 31 0, L_0x558825a0ffa0;  alias, 1 drivers
v0x5588259f92e0_0 .net "sum_o", 31 0, L_0x558825a0fdf0;  alias, 1 drivers
L_0x558825a0fdf0 .arith/sum 32, L_0x5588259ff1c0, L_0x558825a0ffa0;
S_0x5588259f9450 .scope module, "Decoder" "Decoder" 3 70, 7 3 0, S_0x5588259c6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op_i"
    .port_info 1 /OUTPUT 1 "RegWrite_o"
    .port_info 2 /OUTPUT 3 "ALU_op_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegDst_o"
    .port_info 5 /OUTPUT 1 "Branch_o"
v0x5588259f9730_0 .var "ALUSrc_o", 0 0;
v0x5588259f9810_0 .var "ALU_op_o", 2 0;
v0x5588259f98d0_0 .var "Branch_o", 0 0;
v0x5588259f99a0_0 .var "RegDst_o", 0 0;
v0x5588259f9a40_0 .var "RegWrite_o", 0 0;
v0x5588259f9b50_0 .net "instr_op_i", 5 0, L_0x558825a0fbd0;  1 drivers
E_0x5588259db0a0 .event edge, v0x5588259f9b50_0;
S_0x5588259f9cf0 .scope module, "IM" "Instr_Memory" 3 46, 8 1 0, S_0x5588259c6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
v0x5588259f9f60 .array "Instr_Mem", 31 0, 31 0;
v0x5588259fa040_0 .var/i "i", 31 0;
v0x5588259fa120_0 .var "instr_o", 31 0;
v0x5588259fa1e0_0 .net "pc_addr_i", 31 0, v0x5588259fbdd0_0;  alias, 1 drivers
E_0x5588259f9ee0 .event edge, v0x5588259f8bd0_0;
S_0x5588259fa310 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 90, 9 3 0, S_0x5588259c6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
P_0x5588259fa4e0 .param/l "size" 0 9 10, +C4<00000000000000000000000000100000>;
v0x5588259fa640_0 .net "data0_i", 31 0, L_0x558825a0f8c0;  alias, 1 drivers
v0x5588259fa740_0 .net "data1_i", 31 0, v0x5588259fd470_0;  alias, 1 drivers
v0x5588259fa820_0 .var "data_o", 31 0;
v0x5588259fa920_0 .net "select_i", 0 0, v0x5588259f9730_0;  alias, 1 drivers
E_0x5588259fa5e0 .event edge, v0x5588259f9730_0, v0x5588259fa740_0, v0x5588259fa640_0;
S_0x5588259faa60 .scope module, "Mux_PC_Source" "MUX_2to1" 3 117, 9 3 0, S_0x5588259c6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
P_0x5588259fac30 .param/l "size" 0 9 10, +C4<00000000000000000000000000100000>;
v0x5588259fad80_0 .net "data0_i", 31 0, L_0x5588259ff1c0;  alias, 1 drivers
v0x5588259faeb0_0 .net "data1_i", 31 0, L_0x558825a0fdf0;  alias, 1 drivers
v0x5588259faf70_0 .var "data_o", 31 0;
v0x5588259fb040_0 .net "select_i", 0 0, L_0x558825a0fe90;  1 drivers
E_0x5588259fad00 .event edge, v0x5588259fb040_0, v0x5588259f92e0_0, v0x5588259f8db0_0;
S_0x5588259fb1b0 .scope module, "Mux_Write_Reg" "MUX_2to1" 3 51, 9 3 0, S_0x5588259c6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0_i"
    .port_info 1 /INPUT 5 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
P_0x5588259f9620 .param/l "size" 0 9 10, +C4<00000000000000000000000000000101>;
v0x5588259fb510_0 .net "data0_i", 4 0, L_0x558825a0f370;  1 drivers
v0x5588259fb610_0 .net "data1_i", 4 0, L_0x558825a0f410;  1 drivers
v0x5588259fb6f0_0 .var "data_o", 4 0;
v0x5588259fb7e0_0 .net "select_i", 0 0, v0x5588259f99a0_0;  alias, 1 drivers
E_0x5588259fb490 .event edge, v0x5588259f99a0_0, v0x5588259fb610_0, v0x5588259fb510_0;
S_0x5588259fb940 .scope module, "PC" "ProgramCounter" 3 33, 10 1 0, S_0x5588259c6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "pc_in_i"
    .port_info 3 /OUTPUT 32 "pc_out_o"
v0x5588259fbc00_0 .net "clk_i", 0 0, v0x5588259fefc0_0;  alias, 1 drivers
v0x5588259fbce0_0 .net "pc_in_i", 31 0, v0x5588259faf70_0;  alias, 1 drivers
v0x5588259fbdd0_0 .var "pc_out_o", 31 0;
v0x5588259fbef0_0 .net "rst_i", 0 0, v0x5588259ff060_0;  alias, 1 drivers
E_0x5588259fbb80 .event posedge, v0x5588259fbc00_0;
S_0x5588259fc010 .scope module, "RF" "Reg_File" 3 58, 11 1 0, S_0x5588259c6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
L_0x5588259ff260 .functor BUFZ 32, L_0x558825a0f4b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558825a0f8c0 .functor BUFZ 32, L_0x558825a0f6e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5588259fc2b0_0 .net "RDaddr_i", 4 0, v0x5588259fb6f0_0;  alias, 1 drivers
v0x5588259fc390_0 .net "RDdata_i", 31 0, v0x5588259f85a0_0;  alias, 1 drivers
v0x5588259fc460_0 .net "RSaddr_i", 4 0, L_0x558825a0f980;  1 drivers
v0x5588259fc530_0 .net "RSdata_o", 31 0, L_0x5588259ff260;  alias, 1 drivers
v0x5588259fc620_0 .net "RTaddr_i", 4 0, L_0x558825a0fb00;  1 drivers
v0x5588259fc730_0 .net "RTdata_o", 31 0, L_0x558825a0f8c0;  alias, 1 drivers
v0x5588259fc7f0_0 .net "RegWrite_i", 0 0, o0x7f6b80570cd8;  alias, 0 drivers
v0x5588259fc890 .array/s "Reg_File", 31 0, 31 0;
v0x5588259fc950_0 .net *"_s0", 31 0, L_0x558825a0f4b0;  1 drivers
v0x5588259fca30_0 .net *"_s10", 6 0, L_0x558825a0f780;  1 drivers
L_0x7f6b805270a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5588259fcb10_0 .net *"_s13", 1 0, L_0x7f6b805270a8;  1 drivers
v0x5588259fcbf0_0 .net *"_s2", 6 0, L_0x558825a0f550;  1 drivers
L_0x7f6b80527060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5588259fccd0_0 .net *"_s5", 1 0, L_0x7f6b80527060;  1 drivers
v0x5588259fcdb0_0 .net *"_s8", 31 0, L_0x558825a0f6e0;  1 drivers
v0x5588259fce90_0 .net "clk_i", 0 0, v0x5588259fefc0_0;  alias, 1 drivers
v0x5588259fcf60_0 .net "rst_i", 0 0, v0x5588259ff060_0;  alias, 1 drivers
E_0x5588259fc230 .event posedge, v0x5588259fbc00_0, v0x5588259fbef0_0;
L_0x558825a0f4b0 .array/port v0x5588259fc890, L_0x558825a0f550;
L_0x558825a0f550 .concat [ 5 2 0 0], L_0x558825a0f980, L_0x7f6b80527060;
L_0x558825a0f6e0 .array/port v0x5588259fc890, L_0x558825a0f780;
L_0x558825a0f780 .concat [ 5 2 0 0], L_0x558825a0fb00, L_0x7f6b805270a8;
S_0x5588259fd110 .scope module, "SE" "Sign_Extend" 3 85, 12 3 0, S_0x5588259c6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x5588259fd370_0 .net "data_i", 15 0, L_0x558825a0fd50;  1 drivers
v0x5588259fd470_0 .var "data_o", 31 0;
E_0x5588259fd2f0 .event edge, v0x5588259fd370_0;
S_0x5588259fd5a0 .scope module, "Shifter" "Shift_Left_Two_32" 3 111, 13 3 0, S_0x5588259c6fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x5588259fd7b0_0 .net *"_s2", 29 0, L_0x558825a0ff00;  1 drivers
L_0x7f6b805270f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5588259fd8b0_0 .net *"_s4", 1 0, L_0x7f6b805270f0;  1 drivers
v0x5588259fd990_0 .net "data_i", 31 0, v0x5588259fd470_0;  alias, 1 drivers
v0x5588259fdab0_0 .net "data_o", 31 0, L_0x558825a0ffa0;  alias, 1 drivers
L_0x558825a0ff00 .part v0x5588259fd470_0, 0, 30;
L_0x558825a0ffa0 .concat [ 2 30 0 0], L_0x7f6b805270f0, L_0x558825a0ff00;
    .scope S_0x5588259fb940;
T_0 ;
    %wait E_0x5588259fbb80;
    %load/vec4 v0x5588259fbef0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5588259fbdd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5588259fbce0_0;
    %assign/vec4 v0x5588259fbdd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5588259f9cf0;
T_1 ;
    %wait E_0x5588259f9ee0;
    %load/vec4 v0x5588259fa1e0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x5588259f9f60, 4;
    %store/vec4 v0x5588259fa120_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5588259f9cf0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5588259fa040_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5588259fa040_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5588259fa040_0;
    %store/vec4a v0x5588259f9f60, 4, 0;
    %load/vec4 v0x5588259fa040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5588259fa040_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x5588259fb1b0;
T_3 ;
    %wait E_0x5588259fb490;
    %load/vec4 v0x5588259fb7e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x5588259fb610_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x5588259fb510_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x5588259fb6f0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5588259fc010;
T_4 ;
    %wait E_0x5588259fc230;
    %load/vec4 v0x5588259fcf60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 4294967294, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5588259fc7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5588259fc390_0;
    %load/vec4 v0x5588259fc2b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5588259fc2b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5588259fc890, 4;
    %load/vec4 v0x5588259fc2b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588259fc890, 0, 4;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5588259f9450;
T_5 ;
    %wait E_0x5588259db0a0;
    %load/vec4 v0x5588259f9b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f9a40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5588259f9810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5588259f9730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5588259f98d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5588259f9b50_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f9a40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5588259f9810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f9730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5588259f99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5588259f98d0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5588259f9b50_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f9a40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5588259f9810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5588259f9730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5588259f98d0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5588259f9b50_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5588259f9a40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5588259f9810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f9730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f99a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f98d0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x5588259f9b50_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f9a40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5588259f9810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f9730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5588259f99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5588259f98d0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x5588259f9b50_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f9a40_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5588259f9810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f9730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5588259f99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5588259f98d0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x5588259f9b50_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5588259f9a40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5588259f9810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f9730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f99a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5588259f98d0_0, 0;
T_5.12 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5588259b2750;
T_6 ;
    %wait E_0x5588259dae20;
    %load/vec4 v0x5588259d8d60_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5588259f8180_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5588259d8cc0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5588259f8180_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5588259d8cc0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5588259f8180_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5588259d8cc0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x5588259f8180_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5588259d8cc0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x5588259f8180_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5588259d8cc0_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x5588259f8180_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5588259d8cc0_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x5588259f8180_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5588259d8cc0_0, 0;
T_6.14 ;
T_6.13 ;
T_6.11 ;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5588259d8d60_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5588259d8cc0_0, 0;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v0x5588259d8d60_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5588259d8cc0_0, 0;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x5588259d8d60_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_6.20, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5588259d8cc0_0, 0;
    %jmp T_6.21;
T_6.20 ;
    %load/vec4 v0x5588259d8d60_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5588259d8cc0_0, 0;
    %jmp T_6.23;
T_6.22 ;
    %load/vec4 v0x5588259d8d60_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5588259d8cc0_0, 0;
T_6.24 ;
T_6.23 ;
T_6.21 ;
T_6.19 ;
T_6.17 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5588259fd110;
T_7 ;
    %wait E_0x5588259fd2f0;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 30, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 27, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 19, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 17, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %load/vec4 v0x5588259fd370_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5588259fd470_0, 4, 5;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5588259fa310;
T_8 ;
    %wait E_0x5588259fa5e0;
    %load/vec4 v0x5588259fa920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x5588259fa740_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x5588259fa640_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %assign/vec4 v0x5588259fa820_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5588259f82c0;
T_9 ;
    %wait E_0x5588259daf40;
    %load/vec4 v0x5588259f84c0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x5588259f8660_0;
    %load/vec4 v0x5588259f8720_0;
    %add;
    %assign/vec4 v0x5588259f85a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5588259f84c0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x5588259f8660_0;
    %load/vec4 v0x5588259f8720_0;
    %sub;
    %assign/vec4 v0x5588259f85a0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5588259f84c0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x5588259f8660_0;
    %load/vec4 v0x5588259f8720_0;
    %and;
    %assign/vec4 v0x5588259f85a0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5588259f84c0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x5588259f8660_0;
    %load/vec4 v0x5588259f8720_0;
    %or;
    %assign/vec4 v0x5588259f85a0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x5588259f84c0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x5588259f8660_0;
    %load/vec4 v0x5588259f8720_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %assign/vec4 v0x5588259f85a0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x5588259f84c0_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x5588259f8660_0;
    %ix/getv 4, v0x5588259f8720_0;
    %shiftr 4;
    %assign/vec4 v0x5588259f85a0_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x5588259f84c0_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v0x5588259f8660_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5588259f85a0_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x5588259f84c0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_9.16, 4;
    %load/vec4 v0x5588259f8660_0;
    %load/vec4 v0x5588259f8720_0;
    %sub;
    %assign/vec4 v0x5588259f85a0_0, 0;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x5588259f84c0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_9.18, 4;
    %load/vec4 v0x5588259f8660_0;
    %load/vec4 v0x5588259f8720_0;
    %sub;
    %assign/vec4 v0x5588259f85a0_0, 0;
    %jmp T_9.19;
T_9.18 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5588259f85a0_0, 0;
T_9.19 ;
T_9.17 ;
T_9.15 ;
T_9.13 ;
T_9.9 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %load/vec4 v0x5588259f84c0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_9.20, 4;
    %load/vec4 v0x5588259f85a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.22, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.23, 8;
T_9.22 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_9.23, 8;
 ; End of false expr.
    %blend;
T_9.23;
    %assign/vec4 v0x5588259f8800_0, 0;
    %jmp T_9.21;
T_9.20 ;
    %load/vec4 v0x5588259f85a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.25, 8;
T_9.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.25, 8;
 ; End of false expr.
    %blend;
T_9.25;
    %assign/vec4 v0x5588259f8800_0, 0;
T_9.21 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5588259faa60;
T_10 ;
    %wait E_0x5588259fad00;
    %load/vec4 v0x5588259fb040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x5588259faeb0_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x5588259fad80_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %assign/vec4 v0x5588259faf70_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5588259beba0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x5588259fefc0_0;
    %inv;
    %store/vec4 v0x5588259fefc0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5588259beba0;
T_12 ;
    %vpi_call 2 22 "$readmemb", "_CO_Lab2_test_data_addu.txt", v0x5588259f9f60 {0 0 0};
    %vpi_call 2 23 "$dumpfile", "simple_cpu.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5588259c6fd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5588259fefc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5588259ff060_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5588259ff120_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5588259ff060_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x5588259beba0;
T_13 ;
    %wait E_0x5588259fbb80;
    %load/vec4 v0x5588259ff120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5588259ff120_0, 0, 32;
    %load/vec4 v0x5588259ff120_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 36 "$display", "r0 =%d | r1 =%d | r2 =%d | r3 =%d\012r4 =%d | r5 =%d | r6 =%d | r7 =%d\012r8 =%d | r9 =%d | r10=%d | r11=%d\012", &A<v0x5588259fc890, 0>, &A<v0x5588259fc890, 1>, &A<v0x5588259fc890, 2>, &A<v0x5588259fc890, 3>, &A<v0x5588259fc890, 4>, &A<v0x5588259fc890, 5>, &A<v0x5588259fc890, 6>, &A<v0x5588259fc890, 7>, &A<v0x5588259fc890, 8>, &A<v0x5588259fc890, 9>, &A<v0x5588259fc890, 10>, &A<v0x5588259fc890, 11> {0 0 0};
    %vpi_call 2 41 "$finish" {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "Test_Bench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Adder.v";
    "Decoder.v";
    "Instr_Memory.v";
    "MUX_2to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Shift_Left_Two_32.v";
