#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_000001ba42a7c0a0 .scope module, "tb_conv_top" "tb_conv_top" 2 3;
 .timescale -9 -12;
v000001ba42a83780_0 .var "clk", 0 0;
v000001ba42a83dc0_0 .net/s "conv_out", 15 0, v000001ba42a950c0_0;  1 drivers
v000001ba42a83e60_0 .net "conv_valid", 0 0, v000001ba42a928f0_0;  1 drivers
v000001ba42a83f00_0 .var/i "fd", 31 0;
v000001ba42a83fa0_0 .var/i "i", 31 0;
v000001ba42a84040_0 .var "kernel_flat", 71 0;
v000001ba42a840e0_0 .var "pixel_in", 7 0;
v000001ba42aedf60_0 .var "pixel_valid", 0 0;
v000001ba42aed740_0 .var "rst", 0 0;
E_000001ba42a7a790 .event posedge, v000001ba42a52e60_0;
S_000001ba42a7c230 .scope module, "uut" "conv_top" 2 15, 3 3 0, S_000001ba42a7c0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_valid";
    .port_info 3 /INPUT 8 "pixel_in";
    .port_info 4 /INPUT 72 "kernel_in";
    .port_info 5 /OUTPUT 16 "conv_out";
    .port_info 6 /OUTPUT 1 "conv_valid";
v000001ba42a84400_0 .net "clk", 0 0, v000001ba42a83780_0;  1 drivers
v000001ba42a83960_0 .net/s "conv_out", 15 0, v000001ba42a950c0_0;  alias, 1 drivers
v000001ba42a844a0_0 .net "conv_valid", 0 0, v000001ba42a928f0_0;  alias, 1 drivers
v000001ba42a835a0_0 .net "kernel_in", 71 0, v000001ba42a84040_0;  1 drivers
v000001ba42a83be0_0 .net "pixel_in", 7 0, v000001ba42a840e0_0;  1 drivers
v000001ba42a83a00_0 .net "pixel_valid", 0 0, v000001ba42aedf60_0;  1 drivers
v000001ba42a83c80_0 .net "rst", 0 0, v000001ba42aed740_0;  1 drivers
v000001ba42a836e0_0 .net "window_out", 71 0, v000001ba42a838c0_0;  1 drivers
v000001ba42a83d20_0 .net "window_valid", 0 0, v000001ba42a83b40_0;  1 drivers
S_000001ba42a86fd0 .scope module, "u_core" "conv_core" 3 27, 4 3 0, S_000001ba42a7c230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "window_valid";
    .port_info 3 /INPUT 72 "window_in";
    .port_info 4 /INPUT 72 "kernel_in";
    .port_info 5 /OUTPUT 16 "conv_out";
    .port_info 6 /OUTPUT 1 "conv_valid";
v000001ba42a52e60_0 .net "clk", 0 0, v000001ba42a83780_0;  alias, 1 drivers
v000001ba42a950c0_0 .var/s "conv_out", 15 0;
v000001ba42a928f0_0 .var "conv_valid", 0 0;
v000001ba42a52b70_0 .var/i "i", 31 0;
v000001ba42a7c3c0_0 .net "kernel_in", 71 0, v000001ba42a84040_0;  alias, 1 drivers
v000001ba42a7abf0_0 .var/s "pix", 7 0;
v000001ba42a7ac90_0 .net "rst", 0 0, v000001ba42aed740_0;  alias, 1 drivers
v000001ba42a87160_0 .var/s "sum", 15 0;
v000001ba42a87200_0 .var/s "wgt", 7 0;
v000001ba42a872a0_0 .net "window_in", 71 0, v000001ba42a838c0_0;  alias, 1 drivers
v000001ba42a87340_0 .net "window_valid", 0 0, v000001ba42a83b40_0;  alias, 1 drivers
E_000001ba42a79f10 .event posedge, v000001ba42a7ac90_0, v000001ba42a52e60_0;
S_000001ba42aed060 .scope module, "u_line_buffer" "line_buffer" 3 17, 5 3 0, S_000001ba42a7c230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_valid";
    .port_info 3 /INPUT 8 "pixel_in";
    .port_info 4 /OUTPUT 1 "window_valid";
    .port_info 5 /OUTPUT 72 "window_out";
P_000001ba42a79a50 .param/l "IMG_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v000001ba42a873e0_0 .net "clk", 0 0, v000001ba42a83780_0;  alias, 1 drivers
v000001ba42aed1f0_0 .var/i "col", 31 0;
v000001ba42aed290 .array "line0", 7 0, 7 0;
v000001ba42a84180 .array "line1", 7 0, 7 0;
v000001ba42a83640_0 .net "pixel_in", 7 0, v000001ba42a840e0_0;  alias, 1 drivers
v000001ba42a842c0_0 .net "pixel_valid", 0 0, v000001ba42aedf60_0;  alias, 1 drivers
v000001ba42a83aa0_0 .var "prev_pixel1", 7 0;
v000001ba42a84360_0 .var "prev_pixel2", 7 0;
v000001ba42a84220_0 .var/i "row", 31 0;
v000001ba42a83820_0 .net "rst", 0 0, v000001ba42aed740_0;  alias, 1 drivers
v000001ba42a838c0_0 .var "window_out", 71 0;
v000001ba42a83b40_0 .var "window_valid", 0 0;
    .scope S_000001ba42aed060;
T_0 ;
    %wait E_000001ba42a79f10;
    %load/vec4 v000001ba42a83820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ba42aed1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ba42a84220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba42a83b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ba42a83aa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ba42a84360_0, 0;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v000001ba42a838c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ba42a842c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ba42a83aa0_0;
    %assign/vec4 v000001ba42a84360_0, 0;
    %load/vec4 v000001ba42a83640_0;
    %assign/vec4 v000001ba42a83aa0_0, 0;
    %ix/getv/s 4, v000001ba42aed1f0_0;
    %load/vec4a v000001ba42a84180, 4;
    %ix/getv/s 3, v000001ba42aed1f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ba42aed290, 0, 4;
    %load/vec4 v000001ba42a83640_0;
    %ix/getv/s 3, v000001ba42aed1f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ba42a84180, 0, 4;
    %load/vec4 v000001ba42aed1f0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ba42aed1f0_0, 0;
    %load/vec4 v000001ba42a84220_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ba42a84220_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001ba42aed1f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ba42aed1f0_0, 0;
T_0.5 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v000001ba42a84220_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v000001ba42aed1f0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ba42a83b40_0, 0;
    %load/vec4 v000001ba42aed1f0_0;
    %pad/s 33;
    %subi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000001ba42aed290, 4;
    %load/vec4 v000001ba42aed1f0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000001ba42aed290, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v000001ba42aed1f0_0;
    %load/vec4a v000001ba42aed290, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ba42aed1f0_0;
    %pad/s 33;
    %subi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000001ba42a84180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ba42aed1f0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000001ba42a84180, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v000001ba42aed1f0_0;
    %load/vec4a v000001ba42a84180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ba42a84360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ba42a83aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ba42a83640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ba42a838c0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba42a83b40_0, 0;
T_0.7 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ba42a86fd0;
T_1 ;
    %wait E_000001ba42a79f10;
    %load/vec4 v000001ba42a7ac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ba42a950c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba42a928f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ba42a87340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ba42a87160_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba42a52b70_0, 0, 32;
T_1.4 ;
    %load/vec4 v000001ba42a52b70_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v000001ba42a872a0_0;
    %pushi/vec4 71, 0, 32;
    %load/vec4 v000001ba42a52b70_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %store/vec4 v000001ba42a7abf0_0, 0, 8;
    %load/vec4 v000001ba42a7c3c0_0;
    %pushi/vec4 71, 0, 32;
    %load/vec4 v000001ba42a52b70_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %store/vec4 v000001ba42a87200_0, 0, 8;
    %load/vec4 v000001ba42a87160_0;
    %load/vec4 v000001ba42a7abf0_0;
    %pad/s 16;
    %load/vec4 v000001ba42a87200_0;
    %pad/s 16;
    %mul;
    %add;
    %store/vec4 v000001ba42a87160_0, 0, 16;
    %load/vec4 v000001ba42a52b70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ba42a52b70_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v000001ba42a87160_0;
    %assign/vec4 v000001ba42a950c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ba42a928f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba42a928f0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ba42a7c0a0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v000001ba42a83780_0;
    %inv;
    %store/vec4 v000001ba42a83780_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ba42a7c0a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba42a83780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba42aed740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba42aedf60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ba42a840e0_0, 0, 8;
    %pushi/vec4 4278190590, 0, 32;
    %concati/vec4 50266113, 0, 40;
    %store/vec4 v000001ba42a84040_0, 0, 72;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba42aed740_0, 0, 1;
    %vpi_func 2 41 "$fopen" 32, "verilog_out.txt", "w" {0 0 0};
    %store/vec4 v000001ba42a83f00_0, 0, 32;
    %load/vec4 v000001ba42a83f00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 43 "$display", "ERROR: cannot open verilog_out.txt" {0 0 0};
    %vpi_call 2 44 "$finish" {0 0 0};
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba42a83fa0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001ba42a83fa0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba42aedf60_0, 0, 1;
    %load/vec4 v000001ba42a83fa0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001ba42a840e0_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v000001ba42a83fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ba42a83fa0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba42aedf60_0, 0, 1;
    %delay 300000, 0;
    %vpi_call 2 56 "$fclose", v000001ba42a83f00_0 {0 0 0};
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001ba42a7c0a0;
T_4 ;
    %wait E_000001ba42a7a790;
    %load/vec4 v000001ba42a83e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ba42a83dc0_0;
    %vpi_call 2 62 "$display", "Conv output: %0d at time %0t", S<0,vec4,s16>, $time {1 0 0};
    %load/vec4 v000001ba42a83dc0_0;
    %vpi_call 2 63 "$fwrite", v000001ba42a83f00_0, "%0d\012", S<0,vec4,s16> {1 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_conv_top.v";
    "conv_top.v";
    "conv_core.v";
    "line_buffer.v";
