Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jun 13 14:11:49 2017
| Host         : DESKTOP-N4CAU2H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: choose_mode (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pause (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: d/clk_N_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: flag_reg/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: mode_state_reg[0]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: mode_state_reg[1]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: mode_state_reg[2]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: mode_state_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: work_state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: work_state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: work_state_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: work_state_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.585        0.000                      0                  128        0.258        0.000                      0                  128        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.585        0.000                      0                  128        0.258        0.000                      0                  128        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.366ns (23.460%)  route 4.457ns (76.540%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.705     5.064    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.306     6.888    cd/fd/dn/ss/counter[5]
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.150     7.038 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.652     7.690    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.326     8.016 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.295     8.311    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.435 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.566     9.001    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.444     9.570    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.193    10.886    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  cd/fd/dn/ss/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.593    14.779    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  cd/fd/dn/ss/counter_reg[21]/C
                         clock pessimism              0.252    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.471    cd/fd/dn/ss/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.366ns (23.460%)  route 4.457ns (76.540%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.705     5.064    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.306     6.888    cd/fd/dn/ss/counter[5]
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.150     7.038 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.652     7.690    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.326     8.016 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.295     8.311    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.435 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.566     9.001    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.444     9.570    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.193    10.886    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  cd/fd/dn/ss/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.593    14.779    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  cd/fd/dn/ss/counter_reg[22]/C
                         clock pessimism              0.252    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.471    cd/fd/dn/ss/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.366ns (23.460%)  route 4.457ns (76.540%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.705     5.064    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.306     6.888    cd/fd/dn/ss/counter[5]
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.150     7.038 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.652     7.690    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.326     8.016 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.295     8.311    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.435 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.566     9.001    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.444     9.570    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.193    10.886    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  cd/fd/dn/ss/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.593    14.779    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  cd/fd/dn/ss/counter_reg[23]/C
                         clock pessimism              0.252    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.471    cd/fd/dn/ss/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.366ns (23.460%)  route 4.457ns (76.540%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.705     5.064    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.306     6.888    cd/fd/dn/ss/counter[5]
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.150     7.038 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.652     7.690    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.326     8.016 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.295     8.311    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.435 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.566     9.001    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.444     9.570    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.193    10.886    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  cd/fd/dn/ss/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.593    14.779    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  cd/fd/dn/ss/counter_reg[24]/C
                         clock pessimism              0.252    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.524    14.471    cd/fd/dn/ss/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.366ns (24.098%)  route 4.303ns (75.902%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.705     5.064    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.306     6.888    cd/fd/dn/ss/counter[5]
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.150     7.038 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.652     7.690    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.326     8.016 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.295     8.311    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.435 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.566     9.001    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.444     9.570    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.038    10.732    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  cd/fd/dn/ss/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.591    14.777    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  cd/fd/dn/ss/counter_reg[17]/C
                         clock pessimism              0.252    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.469    cd/fd/dn/ss/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.366ns (24.098%)  route 4.303ns (75.902%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.705     5.064    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.306     6.888    cd/fd/dn/ss/counter[5]
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.150     7.038 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.652     7.690    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.326     8.016 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.295     8.311    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.435 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.566     9.001    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.444     9.570    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.038    10.732    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  cd/fd/dn/ss/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.591    14.777    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  cd/fd/dn/ss/counter_reg[18]/C
                         clock pessimism              0.252    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.469    cd/fd/dn/ss/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.366ns (24.098%)  route 4.303ns (75.902%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.705     5.064    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.306     6.888    cd/fd/dn/ss/counter[5]
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.150     7.038 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.652     7.690    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.326     8.016 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.295     8.311    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.435 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.566     9.001    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.444     9.570    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.038    10.732    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  cd/fd/dn/ss/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.591    14.777    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  cd/fd/dn/ss/counter_reg[19]/C
                         clock pessimism              0.252    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.469    cd/fd/dn/ss/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.366ns (24.098%)  route 4.303ns (75.902%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.705     5.064    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518     5.582 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.306     6.888    cd/fd/dn/ss/counter[5]
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.150     7.038 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.652     7.690    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.326     8.016 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.295     8.311    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.435 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.566     9.001    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.125 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.444     9.570    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.038    10.732    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  cd/fd/dn/ss/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.591    14.777    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  cd/fd/dn/ss/counter_reg[20]/C
                         clock pessimism              0.252    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.469    cd/fd/dn/ss/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.368ns (25.100%)  route 4.082ns (74.900%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.708     5.067    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  cd/fd/dn/ss/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.585 f  cd/fd/dn/ss/counter_reg[17]/Q
                         net (fo=15, routed)          1.290     6.875    cd/fd/dn/ss/counter[17]
    SLICE_X4Y77          LUT5 (Prop_lut5_I2_O)        0.152     7.027 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.652     7.679    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.326     8.005 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.295     8.300    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.424 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.566     8.991    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.115 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.444     9.559    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.683 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.834    10.517    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.588    14.774    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
                         clock pessimism              0.252    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X2Y74          FDRE (Setup_fdre_C_R)       -0.524    14.466    cd/fd/dn/ss/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.368ns (25.100%)  route 4.082ns (74.900%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.708     5.067    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  cd/fd/dn/ss/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.585 f  cd/fd/dn/ss/counter_reg[17]/Q
                         net (fo=15, routed)          1.290     6.875    cd/fd/dn/ss/counter[17]
    SLICE_X4Y77          LUT5 (Prop_lut5_I2_O)        0.152     7.027 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.652     7.679    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I4_O)        0.326     8.005 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.295     8.300    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     8.424 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.566     8.991    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.115 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.444     9.559    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.683 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.834    10.517    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.588    14.774    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[6]/C
                         clock pessimism              0.252    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X2Y74          FDRE (Setup_fdre_C_R)       -0.524    14.466    cd/fd/dn/ss/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  3.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 cd/fd/dn/ss/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.424    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  cd/fd/dn/ss/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.565 f  cd/fd/dn/ss/counter_reg[0]/Q
                         net (fo=6, routed)           0.180     1.746    cd/fd/dn/ss/counter[0]
    SLICE_X3Y75          LUT2 (Prop_lut2_I0_O)        0.042     1.788 r  cd/fd/dn/ss/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.788    cd/fd/dn/ss/counter[0]_i_1__0_n_0
    SLICE_X3Y75          FDRE                                         r  cd/fd/dn/ss/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.861     1.930    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  cd/fd/dn/ss/counter_reg[0]/C
                         clock pessimism             -0.505     1.424    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.529    cd/fd/dn/ss/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 d/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.435    d/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  d/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  d/counter_reg[23]/Q
                         net (fo=2, routed)           0.126     1.725    d/counter_reg_n_0_[23]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  d/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    d/data0[23]
    SLICE_X2Y89          FDRE                                         r  d/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     1.944    d/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  d/counter_reg[23]/C
                         clock pessimism             -0.508     1.435    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     1.569    d/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 d/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.600     1.433    d/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  d/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.597 r  d/counter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.723    d/counter_reg_n_0_[11]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  d/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    d/data0[11]
    SLICE_X2Y86          FDRE                                         r  d/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.872     1.941    d/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  d/counter_reg[11]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.567    d/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 d/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.436    d/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  d/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  d/counter_reg[27]/Q
                         net (fo=2, routed)           0.126     1.726    d/counter_reg_n_0_[27]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  d/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    d/data0[27]
    SLICE_X2Y90          FDRE                                         r  d/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     1.945    d/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  d/counter_reg[27]/C
                         clock pessimism             -0.508     1.436    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     1.570    d/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.434    d/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  d/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.598 r  d/counter_reg[15]/Q
                         net (fo=2, routed)           0.127     1.725    d/counter_reg_n_0_[15]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  d/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    d/data0[15]
    SLICE_X2Y87          FDRE                                         r  d/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.873     1.942    d/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  d/counter_reg[15]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.568    d/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cd/fd/dn/ss/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.596     1.429    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  cd/fd/dn/ss/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.593 r  cd/fd/dn/ss/counter_reg[31]/Q
                         net (fo=2, routed)           0.127     1.720    cd/fd/dn/ss/counter[31]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  cd/fd/dn/ss/counter_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.830    cd/fd/dn/ss/data0[31]
    SLICE_X2Y80          FDRE                                         r  cd/fd/dn/ss/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.867     1.936    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  cd/fd/dn/ss/counter_reg[31]/C
                         clock pessimism             -0.506     1.429    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.563    cd/fd/dn/ss/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.436    d/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  d/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  d/counter_reg[31]/Q
                         net (fo=2, routed)           0.127     1.727    d/counter_reg_n_0_[31]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  d/counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.837    d/data0[31]
    SLICE_X2Y91          FDRE                                         r  d/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     1.945    d/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  d/counter_reg[31]/C
                         clock pessimism             -0.508     1.436    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134     1.570    d/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.600     1.433    d/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  d/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.597 r  d/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.724    d/counter_reg_n_0_[3]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  d/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    d/data0[3]
    SLICE_X2Y84          FDRE                                         r  d/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     1.940    d/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  d/counter_reg[3]/C
                         clock pessimism             -0.506     1.433    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.567    d/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.598     1.431    clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.595 r  flag_reg/Q
                         net (fo=11, routed)          0.187     1.783    flag
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  flag_i_1/O
                         net (fo=1, routed)           0.000     1.828    flag_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.867     1.936    clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  flag_reg/C
                         clock pessimism             -0.504     1.431    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.120     1.551    flag_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 cd/fd/dn/ss/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.424    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  cd/fd/dn/ss/counter_reg[7]/Q
                         net (fo=16, routed)          0.139     1.727    cd/fd/dn/ss/counter[7]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  cd/fd/dn/ss/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.837    cd/fd/dn/ss/data0[7]
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.861     1.930    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  cd/fd/dn/ss/counter_reg[7]/C
                         clock pessimism             -0.505     1.424    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.134     1.558    cd/fd/dn/ss/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y75     cd/fd/dn/ss/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     cd/fd/dn/ss/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     cd/fd/dn/ss/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     cd/fd/dn/ss/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76     cd/fd/dn/ss/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76     cd/fd/dn/ss/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76     cd/fd/dn/ss/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76     cd/fd/dn/ss/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y77     cd/fd/dn/ss/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     cd/fd/dn/ss/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     cd/fd/dn/ss/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     cd/fd/dn/ss/counter_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     cd/fd/dn/ss/counter_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     cd/fd/dn/ss/counter_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     cd/fd/dn/ss/counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     cd/fd/dn/ss/counter_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     d/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     d/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     d/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     cd/fd/dn/ss/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     cd/fd/dn/ss/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     cd/fd/dn/ss/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     cd/fd/dn/ss/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     d/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     d/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     d/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     d/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     cd/fd/dn/ss/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     cd/fd/dn/ss/counter_reg[10]/C



