add r1 r0 24
sw dest r1
lw r2 dest
outd r2
outc '\n
halt
dest:
0
