{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755200292769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755200292770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 14 16:38:12 2025 " "Processing started: Thu Aug 14 16:38:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755200292770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1755200292770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processadorAOC -c processadorAOC " "Command: quartus_sta processadorAOC -c processadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1755200292770 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1755200293009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1755200293529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1755200293530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755200293603 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755200293603 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "196 " "The Timing Analyzer is analyzing 196 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1755200294477 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processadorAOC.sdc " "Synopsys Design Constraints File file not found: 'processadorAOC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1755200294596 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1755200294596 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:comb_3\|clock_out clock_divider:comb_3\|clock_out " "create_clock -period 1.000 -name clock_divider:comb_3\|clock_out clock_divider:comb_3\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755200294613 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pc\[0\] pc\[0\] " "create_clock -period 1.000 -name pc\[0\] pc\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755200294613 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeDeControle:uco\|ulaOP\[1\] UnidadeDeControle:uco\|ulaOP\[1\] " "create_clock -period 1.000 -name UnidadeDeControle:uco\|ulaOP\[1\] UnidadeDeControle:uco\|ulaOP\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755200294613 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755200294613 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeDeControle:uco\|entradaSaidaControl\[0\] UnidadeDeControle:uco\|entradaSaidaControl\[0\] " "create_clock -period 1.000 -name UnidadeDeControle:uco\|entradaSaidaControl\[0\] UnidadeDeControle:uco\|entradaSaidaControl\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755200294613 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755200294613 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: dataa  to: combout " "Cell: uco\|WideOr13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: datab  to: combout " "Cell: uco\|WideOr13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: dataa  to: combout " "Cell: uco\|WideOr13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: datad  to: combout " "Cell: uco\|WideOr13~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datab  to: combout " "Cell: uco\|WideOr17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datac  to: combout " "Cell: uco\|WideOr17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datad  to: combout " "Cell: uco\|WideOr17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datab  to: combout " "Cell: uco\|WideOr17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datac  to: combout " "Cell: uco\|WideOr17~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datad  to: combout " "Cell: uco\|WideOr17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: dataa  to: combout " "Cell: uco\|WideOr30~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datab  to: combout " "Cell: uco\|WideOr30~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datac  to: combout " "Cell: uco\|WideOr30~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: dataa  to: combout " "Cell: uco\|WideOr33~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datab  to: combout " "Cell: uco\|WideOr33~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datac  to: combout " "Cell: uco\|WideOr33~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datad  to: combout " "Cell: uco\|WideOr33~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datab  to: combout " "Cell: uco\|WideOr34~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datac  to: combout " "Cell: uco\|WideOr34~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datad  to: combout " "Cell: uco\|WideOr34~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: datab  to: combout " "Cell: uco\|WideOr36~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: datac  to: combout " "Cell: uco\|WideOr36~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: dataa  to: combout " "Cell: uco\|WideOr36~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datab  to: combout " "Cell: uco\|WideOr36~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datac  to: combout " "Cell: uco\|WideOr36~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datad  to: combout " "Cell: uco\|WideOr36~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~0  from: dataa  to: combout " "Cell: uco\|WideOr43~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~0  from: datac  to: combout " "Cell: uco\|WideOr43~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~0  from: datad  to: combout " "Cell: uco\|WideOr43~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200294630 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1755200294630 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1755200294643 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755200294644 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1755200294647 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1755200294667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755200295271 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755200295271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -127.943 " "Worst-case setup slack is -127.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -127.943           -5457.016 UnidadeDeControle:uco\|ulaOP\[1\]  " " -127.943           -5457.016 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.418            -310.987 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -26.418            -310.987 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.691           -1905.215 clock_divider:comb_3\|clock_out  " "   -8.691           -1905.215 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.913            -127.941 pc\[0\]  " "   -7.913            -127.941 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.729             -58.749 clock  " "   -5.729             -58.749 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755200295276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.390 " "Worst-case hold slack is -0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.390              -0.924 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -0.390              -0.924 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -0.083 pc\[0\]  " "   -0.083              -0.083 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 clock_divider:comb_3\|clock_out  " "    0.263               0.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.506               0.000 clock  " "    1.506               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.936               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    2.936               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755200295378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755200295381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755200295385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.601 clock  " "   -3.000             -36.601 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -385.500 clock_divider:comb_3\|clock_out  " "   -1.285            -385.500 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.003            -121.086 pc\[0\]  " "   -1.003            -121.086 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.402               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.453               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200295388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755200295388 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755200297569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1755200297607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1755200298968 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: dataa  to: combout " "Cell: uco\|WideOr13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: datab  to: combout " "Cell: uco\|WideOr13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: dataa  to: combout " "Cell: uco\|WideOr13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: datad  to: combout " "Cell: uco\|WideOr13~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datab  to: combout " "Cell: uco\|WideOr17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datac  to: combout " "Cell: uco\|WideOr17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datad  to: combout " "Cell: uco\|WideOr17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datab  to: combout " "Cell: uco\|WideOr17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datac  to: combout " "Cell: uco\|WideOr17~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datad  to: combout " "Cell: uco\|WideOr17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: dataa  to: combout " "Cell: uco\|WideOr30~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datab  to: combout " "Cell: uco\|WideOr30~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datac  to: combout " "Cell: uco\|WideOr30~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: dataa  to: combout " "Cell: uco\|WideOr33~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datab  to: combout " "Cell: uco\|WideOr33~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datac  to: combout " "Cell: uco\|WideOr33~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datad  to: combout " "Cell: uco\|WideOr33~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datab  to: combout " "Cell: uco\|WideOr34~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datac  to: combout " "Cell: uco\|WideOr34~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datad  to: combout " "Cell: uco\|WideOr34~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: datab  to: combout " "Cell: uco\|WideOr36~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: datac  to: combout " "Cell: uco\|WideOr36~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: dataa  to: combout " "Cell: uco\|WideOr36~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datab  to: combout " "Cell: uco\|WideOr36~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datac  to: combout " "Cell: uco\|WideOr36~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datad  to: combout " "Cell: uco\|WideOr36~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~0  from: dataa  to: combout " "Cell: uco\|WideOr43~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~0  from: datac  to: combout " "Cell: uco\|WideOr43~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~0  from: datad  to: combout " "Cell: uco\|WideOr43~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200299263 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1755200299263 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755200299265 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755200299433 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755200299433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -115.680 " "Worst-case setup slack is -115.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -115.680           -4959.438 UnidadeDeControle:uco\|ulaOP\[1\]  " " -115.680           -4959.438 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.902            -281.533 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -23.902            -281.533 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.008           -1744.642 clock_divider:comb_3\|clock_out  " "   -8.008           -1744.642 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.308            -119.938 pc\[0\]  " "   -7.308            -119.938 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.325             -53.921 clock  " "   -5.325             -53.921 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755200299442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.358 " "Worst-case hold slack is -0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358              -0.884 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -0.358              -0.884 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114              -0.114 pc\[0\]  " "   -0.114              -0.114 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 clock_divider:comb_3\|clock_out  " "    0.293               0.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.408               0.000 clock  " "    1.408               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    2.705               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755200299545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755200299553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755200299560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.073 clock  " "   -3.000             -36.073 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -385.500 clock_divider:comb_3\|clock_out  " "   -1.285            -385.500 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897            -101.368 pc\[0\]  " "   -0.897            -101.368 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.305               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.451               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200299568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755200299568 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755200301843 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: dataa  to: combout " "Cell: uco\|WideOr13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~0  from: datab  to: combout " "Cell: uco\|WideOr13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: dataa  to: combout " "Cell: uco\|WideOr13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr13~1  from: datad  to: combout " "Cell: uco\|WideOr13~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datab  to: combout " "Cell: uco\|WideOr17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datac  to: combout " "Cell: uco\|WideOr17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~0  from: datad  to: combout " "Cell: uco\|WideOr17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datab  to: combout " "Cell: uco\|WideOr17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datac  to: combout " "Cell: uco\|WideOr17~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr17~1  from: datad  to: combout " "Cell: uco\|WideOr17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: dataa  to: combout " "Cell: uco\|WideOr30~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datab  to: combout " "Cell: uco\|WideOr30~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr30~0  from: datac  to: combout " "Cell: uco\|WideOr30~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: dataa  to: combout " "Cell: uco\|WideOr33~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datab  to: combout " "Cell: uco\|WideOr33~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datac  to: combout " "Cell: uco\|WideOr33~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr33~2  from: datad  to: combout " "Cell: uco\|WideOr33~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datab  to: combout " "Cell: uco\|WideOr34~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datac  to: combout " "Cell: uco\|WideOr34~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr34~0  from: datad  to: combout " "Cell: uco\|WideOr34~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: datab  to: combout " "Cell: uco\|WideOr36~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~0  from: datac  to: combout " "Cell: uco\|WideOr36~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: dataa  to: combout " "Cell: uco\|WideOr36~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datab  to: combout " "Cell: uco\|WideOr36~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datac  to: combout " "Cell: uco\|WideOr36~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr36~1  from: datad  to: combout " "Cell: uco\|WideOr36~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~0  from: dataa  to: combout " "Cell: uco\|WideOr43~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~0  from: datac  to: combout " "Cell: uco\|WideOr43~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr43~0  from: datad  to: combout " "Cell: uco\|WideOr43~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1755200302162 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1755200302162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755200302166 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755200302292 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755200302292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -62.919 " "Worst-case setup slack is -62.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -62.919           -2664.471 UnidadeDeControle:uco\|ulaOP\[1\]  " "  -62.919           -2664.471 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.387            -145.107 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -12.387            -145.107 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.092            -856.845 clock_divider:comb_3\|clock_out  " "   -4.092            -856.845 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.766             -58.676 pc\[0\]  " "   -3.766             -58.676 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.838             -26.148 clock  " "   -2.838             -26.148 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755200302305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.374 " "Worst-case hold slack is -0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -2.874 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -0.374              -2.874 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 pc\[0\]  " "    0.011               0.000 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 clock_divider:comb_3\|clock_out  " "    0.087               0.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 clock  " "    0.512               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.643               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    1.643               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755200302440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755200302451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1755200302468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.565 clock  " "   -3.000             -17.565 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -300.000 clock_divider:comb_3\|clock_out  " "   -1.000            -300.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321             -18.600 pc\[0\]  " "   -0.321             -18.600 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.220               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.296               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755200302478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755200302478 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755200306063 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755200306076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755200306381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 14 16:38:26 2025 " "Processing ended: Thu Aug 14 16:38:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755200306381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755200306381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755200306381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1755200306381 ""}
