[2025-09-17 03:21:01] START suite=qualcomm_srv trace=srv361_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv361_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2819773 heartbeat IPC: 3.546 cumulative IPC: 3.546 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5376883 heartbeat IPC: 3.911 cumulative IPC: 3.72 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5376883 cumulative IPC: 3.72 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5376883 cumulative IPC: 3.72 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14950571 heartbeat IPC: 1.045 cumulative IPC: 1.045 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 24504326 heartbeat IPC: 1.047 cumulative IPC: 1.046 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 33899256 heartbeat IPC: 1.064 cumulative IPC: 1.052 (Simulation time: 00 hr 04 min 54 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 43387847 heartbeat IPC: 1.054 cumulative IPC: 1.052 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 52796611 heartbeat IPC: 1.063 cumulative IPC: 1.054 (Simulation time: 00 hr 07 min 18 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 62279683 heartbeat IPC: 1.055 cumulative IPC: 1.054 (Simulation time: 00 hr 08 min 27 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv361_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000024 cycles: 71796240 heartbeat IPC: 1.051 cumulative IPC: 1.054 (Simulation time: 00 hr 09 min 37 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 81089973 heartbeat IPC: 1.076 cumulative IPC: 1.057 (Simulation time: 00 hr 10 min 44 sec)
Heartbeat CPU 0 instructions: 110000026 cycles: 90423784 heartbeat IPC: 1.071 cumulative IPC: 1.058 (Simulation time: 00 hr 11 min 57 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 94416911 cumulative IPC: 1.059 (Simulation time: 00 hr 13 min 04 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 94416911 cumulative IPC: 1.059 (Simulation time: 00 hr 13 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv361_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.059 instructions: 100000000 cycles: 94416911
CPU 0 Branch Prediction Accuracy: 92.38% MPKI: 13.7 Average ROB Occupancy at Mispredict: 29.58
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06643
BRANCH_INDIRECT: 0.3327
BRANCH_CONDITIONAL: 12.05
BRANCH_DIRECT_CALL: 0.3971
BRANCH_INDIRECT_CALL: 0.4791
BRANCH_RETURN: 0.3773


====Backend Stall Breakdown====
ROB_STALL: 234076
LQ_STALL: 0
SQ_STALL: 880234


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 162.46997
REPLAY_LOAD: 78.81138
NON_REPLAY_LOAD: 18.21369

== Total ==
ADDR_TRANS: 45979
REPLAY_LOAD: 26323
NON_REPLAY_LOAD: 161774

== Counts ==
ADDR_TRANS: 283
REPLAY_LOAD: 334
NON_REPLAY_LOAD: 8882

cpu0->cpu0_STLB TOTAL        ACCESS:    2107345 HIT:    2074442 MISS:      32903 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2107345 HIT:    2074442 MISS:      32903 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 141.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9452682 HIT:    8259042 MISS:    1193640 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7650236 HIT:    6639218 MISS:    1011018 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     596440 HIT:     480616 MISS:     115824 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1132792 HIT:    1115817 MISS:      16975 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      73214 HIT:      23391 MISS:      49823 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.35 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15099742 HIT:    7620692 MISS:    7479050 MSHR_MERGE:    1810993
cpu0->cpu0_L1I LOAD         ACCESS:   15099742 HIT:    7620692 MISS:    7479050 MSHR_MERGE:    1810993
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.78 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29899247 HIT:   25521634 MISS:    4377613 MSHR_MERGE:    1725772
cpu0->cpu0_L1D LOAD         ACCESS:   16566490 HIT:   14059563 MISS:    2506927 MSHR_MERGE:     524747
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13251962 HIT:   11454635 MISS:    1797327 MSHR_MERGE:    1200880
cpu0->cpu0_L1D TRANSLATION  ACCESS:      80795 HIT:       7436 MISS:      73359 MSHR_MERGE:        145
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.83 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12428672 HIT:   10328664 MISS:    2100008 MSHR_MERGE:    1058707
cpu0->cpu0_ITLB LOAD         ACCESS:   12428672 HIT:   10328664 MISS:    2100008 MSHR_MERGE:    1058707
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.426 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28410578 HIT:   26967588 MISS:    1442990 MSHR_MERGE:     376946
cpu0->cpu0_DTLB LOAD         ACCESS:   28410578 HIT:   26967588 MISS:    1442990 MSHR_MERGE:     376946
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.888 cycles
cpu0->LLC TOTAL        ACCESS:    1381532 HIT:    1293083 MISS:      88449 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1011018 HIT:     948506 MISS:      62512 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     115824 HIT:     107497 MISS:       8327 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     204867 HIT:     204337 MISS:        530 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      49823 HIT:      32743 MISS:      17080 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1649
  ROW_BUFFER_MISS:      86270
  AVG DBUS CONGESTED CYCLE: 4.637
Channel 0 WQ ROW_BUFFER_HIT:       1148
  ROW_BUFFER_MISS:       8476
  FULL:          0
Channel 0 REFRESHES ISSUED:       7868

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       525145       545045       102216         9633
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8         2764         3104         1933
  STLB miss resolved @ L2C                0         1263         8379         7219         5430
  STLB miss resolved @ LLC                0          132         8441        15034        11419
  STLB miss resolved @ MEM                0            1         2813         8073        13268

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             190313        53093      1382901       154190          597
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5         2108          892           76
  STLB miss resolved @ L2C                0         1865         6395         2048           40
  STLB miss resolved @ LLC                0           31         2864         3182          126
  STLB miss resolved @ MEM                0            2          650          530          287
[2025-09-17 03:34:06] END   suite=qualcomm_srv trace=srv361_ap (rc=0)
