;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-78
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 100
	JMP -1, @-20
	JMP -1, @-20
	MOV -1, <-20
	CMP #0, 0
	CMP #0, 0
	JMN -7, @-20
	DJN -1, @-20
	SUB @121, 106
	SLT 0, 1
	CMP #0, 0
	DJN -1, @-20
	JMN 0, <402
	MOV -1, <-20
	CMP #12, @200
	SLT 3, @2
	CMP -1, <-20
	ADD #0, 0
	CMP @121, 103
	CMP -31, <-20
	MOV -1, <-20
	DJN -1, @-20
	SUB 12, @10
	ADD #9, 50
	ADD -1, <-20
	SUB @127, 106
	SUB @121, 103
	CMP #9, 10
	ADD @121, 106
	ADD #9, 10
	SUB 0, 10
	SLT 0, 1
	CMP #0, 0
	CMP @121, 100
	ADD #9, 50
	SUB @121, 103
	CMP #0, 0
	SUB @121, 106
	SUB @121, 106
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SPL @300, 90
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 100
