{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744236246607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744236246608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 18:04:06 2025 " "Processing started: Wed Apr 09 18:04:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744236246608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744236246608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off l8_filters -c l8_filters " "Command: quartus_map --read_settings_files=on --write_settings_files=off l8_filters -c l8_filters" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744236246608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744236247041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744236247041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "high_pass_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file high_pass_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 high_pass_filter-arch " "Found design unit 1: high_pass_filter-arch" {  } { { "high_pass_filter.vhd" "" { Text "S:/ESD1/Labs/Lab8/high_pass_filter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744236251485 ""} { "Info" "ISGN_ENTITY_NAME" "1 high_pass_filter " "Found entity 1: high_pass_filter" {  } { { "high_pass_filter.vhd" "" { Text "S:/ESD1/Labs/Lab8/high_pass_filter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744236251485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744236251485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier_inst-SYN " "Found design unit 1: multiplier_inst-SYN" {  } { { "multiplier_inst.vhd" "" { Text "S:/ESD1/Labs/Lab8/multiplier_inst.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744236251491 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier_inst " "Found entity 1: multiplier_inst" {  } { { "multiplier_inst.vhd" "" { Text "S:/ESD1/Labs/Lab8/multiplier_inst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744236251491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744236251491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "high_pass_filter " "Elaborating entity \"high_pass_filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744236251516 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift high_pass_filter.vhd(42) " "Verilog HDL or VHDL warning at high_pass_filter.vhd(42): object \"shift\" assigned a value but never read" {  } { { "high_pass_filter.vhd" "" { Text "S:/ESD1/Labs/Lab8/high_pass_filter.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744236251517 "|high_pass_filter"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "coefficents high_pass_filter.vhd(46) " "VHDL Signal Declaration warning at high_pass_filter.vhd(46): used explicit default value for signal \"coefficents\" because signal was never assigned a value" {  } { { "high_pass_filter.vhd" "" { Text "S:/ESD1/Labs/Lab8/high_pass_filter.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1744236251518 "|high_pass_filter"}
{ "Error" "EVRFX_VHDL_NON_SIGNAL_IN_SENSITIVITY_LIST" "i high_pass_filter.vhd(95) " "VHDL error at high_pass_filter.vhd(95): name \"i\" must represent signal" {  } { { "high_pass_filter.vhd" "" { Text "S:/ESD1/Labs/Lab8/high_pass_filter.vhd" 95 0 0 } }  } 0 10477 "VHDL error at %2!s!: name \"%1!s!\" must represent signal" 0 0 "Analysis & Synthesis" 0 -1 1744236251525 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744236251525 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744236251898 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 09 18:04:11 2025 " "Processing ended: Wed Apr 09 18:04:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744236251898 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744236251898 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744236251898 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744236251898 ""}
