OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 20 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   scm
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     437985
Number of terminals:      53
Number of snets:          2
Number of nets:           17528

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
[INFO DRT-0164] Number of unique instances = 171.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1283131.
[INFO DRT-0033] V1 shape region query size = 1015828.
[INFO DRT-0033] M2 shape region query size = 36587.
[INFO DRT-0033] V2 shape region query size = 9585.
[INFO DRT-0033] M3 shape region query size = 19170.
[INFO DRT-0033] V3 shape region query size = 6390.
[INFO DRT-0033] M4 shape region query size = 16015.
[INFO DRT-0033] V4 shape region query size = 6390.
[INFO DRT-0033] M5 shape region query size = 6565.
[INFO DRT-0033] V5 shape region query size = 288.
[INFO DRT-0033] M6 shape region query size = 160.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0078]   Complete 584 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 161 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 17491 groups.
#scanned instances     = 437985
#unique  instances     = 167
#stdCellGenAp          = 5304
#stdCellValidPlanarAp  = 22
#stdCellValidViaAp     = 4705
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 65566
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:27, elapsed time = 00:00:19, memory = 866.86 (MB), peak = 866.86 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     219848

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 185 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 185 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 61405.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 55432.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 46532.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 23941.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 6225.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 2588.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 100.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 114262 vertical wires in 4 frboxes and 81961 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 9646 vertical wires in 4 frboxes and 10158 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:08, memory = 1542.71 (MB), peak = 1542.71 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1542.71 (MB), peak = 1542.71 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:11, memory = 3920.34 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:24, memory = 5780.58 (MB).
    Completing 30% with 2605 violations.
    elapsed time = 00:00:34, memory = 6353.79 (MB).
    Completing 40% with 2605 violations.
    elapsed time = 00:00:51, memory = 6419.91 (MB).
    Completing 50% with 2605 violations.
    elapsed time = 00:01:03, memory = 6566.69 (MB).
    Completing 60% with 5138 violations.
    elapsed time = 00:01:21, memory = 7110.10 (MB).
    Completing 70% with 5138 violations.
    elapsed time = 00:01:38, memory = 7210.43 (MB).
    Completing 80% with 7154 violations.
    elapsed time = 00:01:55, memory = 7581.14 (MB).
    Completing 90% with 7154 violations.
    elapsed time = 00:02:18, memory = 7614.20 (MB).
    Completing 100% with 9307 violations.
    elapsed time = 00:02:35, memory = 7149.73 (MB).
[INFO DRT-0199]   Number of violations = 21507.
[INFO DRT-0267] cpu time = 00:45:02, elapsed time = 00:02:37, memory = 7448.28 (MB), peak = 7864.20 (MB)
Total wire length = 129098 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12399 um.
Total wire length on LAYER M3 = 49004 um.
Total wire length on LAYER M4 = 39868 um.
Total wire length on LAYER M5 = 14995 um.
Total wire length on LAYER M6 = 11781 um.
Total wire length on LAYER M7 = 1049 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 217397.
Up-via summary (total 217397):.

-----------------
 Active         0
     M1     65533
     M2     92495
     M3     43441
     M4     10490
     M5      5023
     M6       415
     M7         0
     M8         0
     M9         0
-----------------
           217397


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 21507 violations.
    elapsed time = 00:00:18, memory = 8478.04 (MB).
    Completing 20% with 21507 violations.
    elapsed time = 00:00:36, memory = 8451.55 (MB).
    Completing 30% with 15139 violations.
    elapsed time = 00:00:51, memory = 8683.02 (MB).
    Completing 40% with 15139 violations.
    elapsed time = 00:01:12, memory = 8739.62 (MB).
    Completing 50% with 15139 violations.
    elapsed time = 00:01:27, memory = 8322.17 (MB).
    Completing 60% with 10057 violations.
    elapsed time = 00:01:48, memory = 8869.29 (MB).
    Completing 70% with 10057 violations.
    elapsed time = 00:02:07, memory = 8889.62 (MB).
    Completing 80% with 5651 violations.
    elapsed time = 00:02:25, memory = 9034.89 (MB).
    Completing 90% with 5651 violations.
    elapsed time = 00:02:46, memory = 9048.82 (MB).
    Completing 100% with 2151 violations.
    elapsed time = 00:03:03, memory = 8349.71 (MB).
[INFO DRT-0199]   Number of violations = 8475.
[INFO DRT-0267] cpu time = 00:53:31, elapsed time = 00:03:05, memory = 8387.87 (MB), peak = 9141.21 (MB)
Total wire length = 128856 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12612 um.
Total wire length on LAYER M3 = 48866 um.
Total wire length on LAYER M4 = 39625 um.
Total wire length on LAYER M5 = 14931 um.
Total wire length on LAYER M6 = 11775 um.
Total wire length on LAYER M7 = 1045 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 215800.
Up-via summary (total 215800):.

-----------------
 Active         0
     M1     65533
     M2     91901
     M3     42637
     M4     10561
     M5      4825
     M6       343
     M7         0
     M8         0
     M9         0
-----------------
           215800


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8475 violations.
    elapsed time = 00:00:17, memory = 9330.10 (MB).
    Completing 20% with 8475 violations.
    elapsed time = 00:00:36, memory = 9273.81 (MB).
    Completing 30% with 6508 violations.
    elapsed time = 00:00:50, memory = 9350.09 (MB).
    Completing 40% with 6508 violations.
    elapsed time = 00:01:12, memory = 9358.89 (MB).
    Completing 50% with 6508 violations.
    elapsed time = 00:01:24, memory = 8556.66 (MB).
    Completing 60% with 4514 violations.
    elapsed time = 00:01:46, memory = 9444.03 (MB).
    Completing 70% with 4514 violations.
    elapsed time = 00:02:03, memory = 9513.05 (MB).
    Completing 80% with 3552 violations.
    elapsed time = 00:02:19, memory = 9632.49 (MB).
    Completing 90% with 3552 violations.
    elapsed time = 00:02:40, memory = 9606.71 (MB).
    Completing 100% with 2448 violations.
    elapsed time = 00:02:54, memory = 8876.61 (MB).
[INFO DRT-0199]   Number of violations = 8023.
[INFO DRT-0267] cpu time = 00:49:21, elapsed time = 00:02:56, memory = 8951.63 (MB), peak = 9721.83 (MB)
Total wire length = 128531 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12554 um.
Total wire length on LAYER M3 = 48744 um.
Total wire length on LAYER M4 = 39582 um.
Total wire length on LAYER M5 = 14859 um.
Total wire length on LAYER M6 = 11747 um.
Total wire length on LAYER M7 = 1043 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 214752.
Up-via summary (total 214752):.

-----------------
 Active         0
     M1     65533
     M2     91217
     M3     42415
     M4     10455
     M5      4778
     M6       354
     M7         0
     M8         0
     M9         0
-----------------
           214752


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 8023 violations.
    elapsed time = 00:00:13, memory = 9941.77 (MB).
    Completing 20% with 8023 violations.
    elapsed time = 00:00:30, memory = 10423.26 (MB).
    Completing 30% with 5933 violations.
    elapsed time = 00:00:46, memory = 10509.45 (MB).
    Completing 40% with 5933 violations.
    elapsed time = 00:01:03, memory = 10633.62 (MB).
    Completing 50% with 5933 violations.
    elapsed time = 00:01:13, memory = 10625.18 (MB).
    Completing 60% with 4306 violations.
    elapsed time = 00:01:37, memory = 11028.03 (MB).
    Completing 70% with 4306 violations.
    elapsed time = 00:01:53, memory = 11068.07 (MB).
    Completing 80% with 1923 violations.
    elapsed time = 00:02:07, memory = 11174.59 (MB).
    Completing 90% with 1923 violations.
    elapsed time = 00:02:24, memory = 11252.45 (MB).
    Completing 100% with 317 violations.
    elapsed time = 00:02:42, memory = 10708.53 (MB).
[INFO DRT-0199]   Number of violations = 335.
[INFO DRT-0267] cpu time = 00:40:39, elapsed time = 00:02:44, memory = 10751.07 (MB), peak = 11561.19 (MB)
Total wire length = 128606 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12789 um.
Total wire length on LAYER M3 = 48711 um.
Total wire length on LAYER M4 = 39424 um.
Total wire length on LAYER M5 = 14882 um.
Total wire length on LAYER M6 = 11757 um.
Total wire length on LAYER M7 = 1040 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 214271.
Up-via summary (total 214271):.

-----------------
 Active         0
     M1     65533
     M2     91414
     M3     41738
     M4     10439
     M5      4797
     M6       350
     M7         0
     M8         0
     M9         0
-----------------
           214271


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 335 violations.
    elapsed time = 00:00:00, memory = 10751.07 (MB).
    Completing 20% with 335 violations.
    elapsed time = 00:00:03, memory = 11633.75 (MB).
    Completing 30% with 209 violations.
    elapsed time = 00:00:10, memory = 10751.34 (MB).
    Completing 40% with 209 violations.
    elapsed time = 00:00:10, memory = 10751.34 (MB).
    Completing 50% with 209 violations.
    elapsed time = 00:00:14, memory = 11339.36 (MB).
    Completing 60% with 141 violations.
    elapsed time = 00:00:19, memory = 10751.57 (MB).
    Completing 70% with 141 violations.
    elapsed time = 00:00:23, memory = 11653.58 (MB).
    Completing 80% with 87 violations.
    elapsed time = 00:00:30, memory = 10751.57 (MB).
    Completing 90% with 87 violations.
    elapsed time = 00:00:30, memory = 10751.57 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:44, memory = 10751.57 (MB).
[INFO DRT-0199]   Number of violations = 19.
[INFO DRT-0267] cpu time = 00:07:13, elapsed time = 00:00:44, memory = 10757.50 (MB), peak = 11728.36 (MB)
Total wire length = 128605 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12812 um.
Total wire length on LAYER M3 = 48704 um.
Total wire length on LAYER M4 = 39403 um.
Total wire length on LAYER M5 = 14883 um.
Total wire length on LAYER M6 = 11761 um.
Total wire length on LAYER M7 = 1040 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 214207.
Up-via summary (total 214207):.

-----------------
 Active         0
     M1     65533
     M2     91411
     M3     41657
     M4     10452
     M5      4804
     M6       350
     M7         0
     M8         0
     M9         0
-----------------
           214207


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:02, memory = 10757.50 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:02, memory = 10757.50 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:02, memory = 10757.50 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:08, memory = 10757.50 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:08, memory = 10757.50 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:14, memory = 10757.50 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:14, memory = 10757.50 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:16, memory = 10757.50 (MB).
[INFO DRT-0199]   Number of violations = 6.
[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:17, memory = 10757.50 (MB), peak = 11728.36 (MB)
Total wire length = 128606 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12811 um.
Total wire length on LAYER M3 = 48704 um.
Total wire length on LAYER M4 = 39402 um.
Total wire length on LAYER M5 = 14882 um.
Total wire length on LAYER M6 = 11764 um.
Total wire length on LAYER M7 = 1040 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 214204.
Up-via summary (total 214204):.

-----------------
 Active         0
     M1     65533
     M2     91407
     M3     41656
     M4     10451
     M5      4807
     M6       350
     M7         0
     M8         0
     M9         0
-----------------
           214204


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:02, memory = 10757.50 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:02, memory = 10757.50 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:02, memory = 10757.50 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:06, memory = 10757.50 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:06, memory = 10757.50 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:06, memory = 10757.50 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:06, memory = 10757.50 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:06, memory = 10757.50 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 10757.50 (MB), peak = 11728.36 (MB)
Total wire length = 128604 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12813 um.
Total wire length on LAYER M3 = 48704 um.
Total wire length on LAYER M4 = 39399 um.
Total wire length on LAYER M5 = 14880 um.
Total wire length on LAYER M6 = 11764 um.
Total wire length on LAYER M7 = 1040 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 214200.
Up-via summary (total 214200):.

-----------------
 Active         0
     M1     65533
     M2     91411
     M3     41654
     M4     10445
     M5      4807
     M6       350
     M7         0
     M8         0
     M9         0
-----------------
           214200


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:03, memory = 10757.50 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:03, memory = 10757.50 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:03, memory = 10757.50 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:03, memory = 10757.50 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:03, memory = 10757.50 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 10757.50 (MB), peak = 11728.36 (MB)
Total wire length = 128604 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12813 um.
Total wire length on LAYER M3 = 48704 um.
Total wire length on LAYER M4 = 39399 um.
Total wire length on LAYER M5 = 14880 um.
Total wire length on LAYER M6 = 11764 um.
Total wire length on LAYER M7 = 1040 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 214200.
Up-via summary (total 214200):.

-----------------
 Active         0
     M1     65533
     M2     91411
     M3     41654
     M4     10445
     M5      4807
     M6       350
     M7         0
     M8         0
     M9         0
-----------------
           214200


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:04, memory = 10757.50 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:04, memory = 10757.50 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:04, memory = 10757.50 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:04, memory = 10757.50 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:04, memory = 10757.50 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:05, memory = 10757.50 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 10757.50 (MB), peak = 11728.36 (MB)
Total wire length = 128604 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12813 um.
Total wire length on LAYER M3 = 48704 um.
Total wire length on LAYER M4 = 39399 um.
Total wire length on LAYER M5 = 14880 um.
Total wire length on LAYER M6 = 11764 um.
Total wire length on LAYER M7 = 1040 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 214200.
Up-via summary (total 214200):.

-----------------
 Active         0
     M1     65533
     M2     91411
     M3     41654
     M4     10445
     M5      4807
     M6       350
     M7         0
     M8         0
     M9         0
-----------------
           214200


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 10757.50 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 10757.50 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 10757.50 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 10757.50 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 10757.50 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:04, memory = 10757.50 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 10757.50 (MB), peak = 11728.36 (MB)
Total wire length = 128604 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12813 um.
Total wire length on LAYER M3 = 48704 um.
Total wire length on LAYER M4 = 39399 um.
Total wire length on LAYER M5 = 14880 um.
Total wire length on LAYER M6 = 11764 um.
Total wire length on LAYER M7 = 1040 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 214200.
Up-via summary (total 214200):.

-----------------
 Active         0
     M1     65533
     M2     91411
     M3     41654
     M4     10445
     M5      4807
     M6       350
     M7         0
     M8         0
     M9         0
-----------------
           214200


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 10757.50 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 10757.50 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 10757.50 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:01, memory = 10757.50 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 10757.50 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 10757.50 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 10757.50 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 10757.50 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 10757.50 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 10757.50 (MB), peak = 11728.36 (MB)
Total wire length = 128604 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12812 um.
Total wire length on LAYER M3 = 48703 um.
Total wire length on LAYER M4 = 39400 um.
Total wire length on LAYER M5 = 14881 um.
Total wire length on LAYER M6 = 11765 um.
Total wire length on LAYER M7 = 1040 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 214204.
Up-via summary (total 214204):.

-----------------
 Active         0
     M1     65533
     M2     91411
     M3     41656
     M4     10446
     M5      4808
     M6       350
     M7         0
     M8         0
     M9         0
-----------------
           214204


[INFO DRT-0198] Complete detail routing.
Total wire length = 128604 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12812 um.
Total wire length on LAYER M3 = 48703 um.
Total wire length on LAYER M4 = 39400 um.
Total wire length on LAYER M5 = 14881 um.
Total wire length on LAYER M6 = 11765 um.
Total wire length on LAYER M7 = 1040 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 214204.
Up-via summary (total 214204):.

-----------------
 Active         0
     M1     65533
     M2     91411
     M3     41656
     M4     10446
     M5      4808
     M6       350
     M7         0
     M8         0
     M9         0
-----------------
           214204


[INFO DRT-0267] cpu time = 03:16:56, elapsed time = 00:12:49, memory = 10757.50 (MB), peak = 11728.36 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 13:27.35[h:]min:sec. CPU time: user 11999.75 sys 58.17 (1493%). Peak memory: 12009840KB.
