/*******************************************************************************
* DISCLAIMER
* This software is supplied by Renesas Electronics Corporation and is only
* intended for use with Renesas products. No other uses are authorized. This
* software is owned by Renesas Electronics Corporation and is protected under
* all applicable laws, including copyright laws.
* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
* Renesas reserves the right, without notice, to make changes to this software
* and to discontinue the availability of this software. By using this software,
* you agree to the additional terms and conditions found by accessing the
* following link:
* http://www.renesas.com/disclaimer
* Copyright (C) 2018 Renesas Electronics Corporation. All rights reserved.
*******************************************************************************/ 
#ifndef DMAC0_IOBITMASK_H
#define DMAC0_IOBITMASK_H


/* ==== Mask values for IO registers ==== */

#define DMAC0_N0SA_0S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N0SA_0S_SA_SHIFT                                                 (0u)
#define DMAC0_N0DA_0S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N0DA_0S_DA_SHIFT                                                 (0u)
#define DMAC0_N0TB_0S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N0TB_0S_TB_SHIFT                                                 (0u)
#define DMAC0_N1SA_0S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N1SA_0S_SA_SHIFT                                                 (0u)
#define DMAC0_N1DA_0S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N1DA_0S_DA_SHIFT                                                 (0u)
#define DMAC0_N1TB_0S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N1TB_0S_TB_SHIFT                                                 (0u)
#define DMAC0_CRSA_0S_CRSA                                                     (0xFFFFFFFFu)
#define DMAC0_CRSA_0S_CRSA_SHIFT                                               (0u)
#define DMAC0_CRDA_0S_CRDA                                                     (0xFFFFFFFFu)
#define DMAC0_CRDA_0S_CRDA_SHIFT                                               (0u)
#define DMAC0_CRTB_0S_CRTB                                                     (0xFFFFFFFFu)
#define DMAC0_CRTB_0S_CRTB_SHIFT                                               (0u)
#define DMAC0_CHSTAT_0S_EN                                                     (0x00000001u)
#define DMAC0_CHSTAT_0S_EN_SHIFT                                               (0u)
#define DMAC0_CHSTAT_0S_RQST                                                   (0x00000002u)
#define DMAC0_CHSTAT_0S_RQST_SHIFT                                             (1u)
#define DMAC0_CHSTAT_0S_TACT                                                   (0x00000004u)
#define DMAC0_CHSTAT_0S_TACT_SHIFT                                             (2u)
#define DMAC0_CHSTAT_0S_SUS                                                    (0x00000008u)
#define DMAC0_CHSTAT_0S_SUS_SHIFT                                              (3u)
#define DMAC0_CHSTAT_0S_ER                                                     (0x00000010u)
#define DMAC0_CHSTAT_0S_ER_SHIFT                                               (4u)
#define DMAC0_CHSTAT_0S_END                                                    (0x00000020u)
#define DMAC0_CHSTAT_0S_END_SHIFT                                              (5u)
#define DMAC0_CHSTAT_0S_TC                                                     (0x00000040u)
#define DMAC0_CHSTAT_0S_TC_SHIFT                                               (6u)
#define DMAC0_CHSTAT_0S_SR                                                     (0x00000080u)
#define DMAC0_CHSTAT_0S_SR_SHIFT                                               (7u)
#define DMAC0_CHSTAT_0S_DL                                                     (0x00000100u)
#define DMAC0_CHSTAT_0S_DL_SHIFT                                               (8u)
#define DMAC0_CHSTAT_0S_DW                                                     (0x00000200u)
#define DMAC0_CHSTAT_0S_DW_SHIFT                                               (9u)
#define DMAC0_CHSTAT_0S_DER                                                    (0x00000400u)
#define DMAC0_CHSTAT_0S_DER_SHIFT                                              (10u)
#define DMAC0_CHSTAT_0S_MODE                                                   (0x00000800u)
#define DMAC0_CHSTAT_0S_MODE_SHIFT                                             (11u)
#define DMAC0_CHSTAT_0S_INTMSK                                                 (0x00010000u)
#define DMAC0_CHSTAT_0S_INTMSK_SHIFT                                           (16u)
#define DMAC0_CHCTRL_0S_SETEN                                                  (0x00000001u)
#define DMAC0_CHCTRL_0S_SETEN_SHIFT                                            (0u)
#define DMAC0_CHCTRL_0S_CLREN                                                  (0x00000002u)
#define DMAC0_CHCTRL_0S_CLREN_SHIFT                                            (1u)
#define DMAC0_CHCTRL_0S_STG                                                    (0x00000004u)
#define DMAC0_CHCTRL_0S_STG_SHIFT                                              (2u)
#define DMAC0_CHCTRL_0S_SWRST                                                  (0x00000008u)
#define DMAC0_CHCTRL_0S_SWRST_SHIFT                                            (3u)
#define DMAC0_CHCTRL_0S_CLRQ                                                   (0x00000010u)
#define DMAC0_CHCTRL_0S_CLRQ_SHIFT                                             (4u)
#define DMAC0_CHCTRL_0S_CLREND                                                 (0x00000020u)
#define DMAC0_CHCTRL_0S_CLREND_SHIFT                                           (5u)
#define DMAC0_CHCTRL_0S_CLRTC                                                  (0x00000040u)
#define DMAC0_CHCTRL_0S_CLRTC_SHIFT                                            (6u)
#define DMAC0_CHCTRL_0S_SETSUS                                                 (0x00000100u)
#define DMAC0_CHCTRL_0S_SETSUS_SHIFT                                           (8u)
#define DMAC0_CHCTRL_0S_CLRSUS                                                 (0x00000200u)
#define DMAC0_CHCTRL_0S_CLRSUS_SHIFT                                           (9u)
#define DMAC0_CHCTRL_0S_SETINTMSK                                              (0x00010000u)
#define DMAC0_CHCTRL_0S_SETINTMSK_SHIFT                                        (16u)
#define DMAC0_CHCTRL_0S_CLRINTMSK                                              (0x00020000u)
#define DMAC0_CHCTRL_0S_CLRINTMSK_SHIFT                                        (17u)
#define DMAC0_CHCFG_0S_SEL                                                     (0x00000007u)
#define DMAC0_CHCFG_0S_SEL_SHIFT                                               (0u)
#define DMAC0_CHCFG_0S_REQD                                                    (0x00000008u)
#define DMAC0_CHCFG_0S_REQD_SHIFT                                              (3u)
#define DMAC0_CHCFG_0S_LOEN                                                    (0x00000010u)
#define DMAC0_CHCFG_0S_LOEN_SHIFT                                              (4u)
#define DMAC0_CHCFG_0S_HIEN                                                    (0x00000020u)
#define DMAC0_CHCFG_0S_HIEN_SHIFT                                              (5u)
#define DMAC0_CHCFG_0S_LVL                                                     (0x00000040u)
#define DMAC0_CHCFG_0S_LVL_SHIFT                                               (6u)
#define DMAC0_CHCFG_0S_AM                                                      (0x00000700u)
#define DMAC0_CHCFG_0S_AM_SHIFT                                                (8u)
#define DMAC0_CHCFG_0S_SDS                                                     (0x0000F000u)
#define DMAC0_CHCFG_0S_SDS_SHIFT                                               (12u)
#define DMAC0_CHCFG_0S_DDS                                                     (0x000F0000u)
#define DMAC0_CHCFG_0S_DDS_SHIFT                                               (16u)
#define DMAC0_CHCFG_0S_SAD                                                     (0x00100000u)
#define DMAC0_CHCFG_0S_SAD_SHIFT                                               (20u)
#define DMAC0_CHCFG_0S_DAD                                                     (0x00200000u)
#define DMAC0_CHCFG_0S_DAD_SHIFT                                               (21u)
#define DMAC0_CHCFG_0S_TM                                                      (0x00400000u)
#define DMAC0_CHCFG_0S_TM_SHIFT                                                (22u)
#define DMAC0_CHCFG_0S_DEM                                                     (0x01000000u)
#define DMAC0_CHCFG_0S_DEM_SHIFT                                               (24u)
#define DMAC0_CHCFG_0S_TCM                                                     (0x02000000u)
#define DMAC0_CHCFG_0S_TCM_SHIFT                                               (25u)
#define DMAC0_CHCFG_0S_SBE                                                     (0x08000000u)
#define DMAC0_CHCFG_0S_SBE_SHIFT                                               (27u)
#define DMAC0_CHCFG_0S_RSEL                                                    (0x10000000u)
#define DMAC0_CHCFG_0S_RSEL_SHIFT                                              (28u)
#define DMAC0_CHCFG_0S_RSW                                                     (0x20000000u)
#define DMAC0_CHCFG_0S_RSW_SHIFT                                               (29u)
#define DMAC0_CHCFG_0S_REN                                                     (0x40000000u)
#define DMAC0_CHCFG_0S_REN_SHIFT                                               (30u)
#define DMAC0_CHCFG_0S_DMS                                                     (0x80000000u)
#define DMAC0_CHCFG_0S_DMS_SHIFT                                               (31u)
#define DMAC0_CHITVL_0S_ITVL                                                   (0x0000FFFFu)
#define DMAC0_CHITVL_0S_ITVL_SHIFT                                             (0u)
#define DMAC0_CHEXT_0S_SPR                                                     (0x00000007u)
#define DMAC0_CHEXT_0S_SPR_SHIFT                                               (0u)
#define DMAC0_CHEXT_0S_SCA                                                     (0x000000F0u)
#define DMAC0_CHEXT_0S_SCA_SHIFT                                               (4u)
#define DMAC0_CHEXT_0S_DPR                                                     (0x00000700u)
#define DMAC0_CHEXT_0S_DPR_SHIFT                                               (8u)
#define DMAC0_CHEXT_0S_DCA                                                     (0x0000F000u)
#define DMAC0_CHEXT_0S_DCA_SHIFT                                               (12u)
#define DMAC0_NXLA_0S_NXLA                                                     (0xFFFFFFFFu)
#define DMAC0_NXLA_0S_NXLA_SHIFT                                               (0u)
#define DMAC0_CRLA_0S_CRLA                                                     (0xFFFFFFFFu)
#define DMAC0_CRLA_0S_CRLA_SHIFT                                               (0u)
#define DMAC0_N0SA_1S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N0SA_1S_SA_SHIFT                                                 (0u)
#define DMAC0_N0DA_1S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N0DA_1S_DA_SHIFT                                                 (0u)
#define DMAC0_N0TB_1S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N0TB_1S_TB_SHIFT                                                 (0u)
#define DMAC0_N1SA_1S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N1SA_1S_SA_SHIFT                                                 (0u)
#define DMAC0_N1DA_1S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N1DA_1S_DA_SHIFT                                                 (0u)
#define DMAC0_N1TB_1S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N1TB_1S_TB_SHIFT                                                 (0u)
#define DMAC0_CRSA_1S_CRSA                                                     (0xFFFFFFFFu)
#define DMAC0_CRSA_1S_CRSA_SHIFT                                               (0u)
#define DMAC0_CRDA_1S_CRDA                                                     (0xFFFFFFFFu)
#define DMAC0_CRDA_1S_CRDA_SHIFT                                               (0u)
#define DMAC0_CRTB_1S_CRTB                                                     (0xFFFFFFFFu)
#define DMAC0_CRTB_1S_CRTB_SHIFT                                               (0u)
#define DMAC0_CHSTAT_1S_EN                                                     (0x00000001u)
#define DMAC0_CHSTAT_1S_EN_SHIFT                                               (0u)
#define DMAC0_CHSTAT_1S_RQST                                                   (0x00000002u)
#define DMAC0_CHSTAT_1S_RQST_SHIFT                                             (1u)
#define DMAC0_CHSTAT_1S_TACT                                                   (0x00000004u)
#define DMAC0_CHSTAT_1S_TACT_SHIFT                                             (2u)
#define DMAC0_CHSTAT_1S_SUS                                                    (0x00000008u)
#define DMAC0_CHSTAT_1S_SUS_SHIFT                                              (3u)
#define DMAC0_CHSTAT_1S_ER                                                     (0x00000010u)
#define DMAC0_CHSTAT_1S_ER_SHIFT                                               (4u)
#define DMAC0_CHSTAT_1S_END                                                    (0x00000020u)
#define DMAC0_CHSTAT_1S_END_SHIFT                                              (5u)
#define DMAC0_CHSTAT_1S_TC                                                     (0x00000040u)
#define DMAC0_CHSTAT_1S_TC_SHIFT                                               (6u)
#define DMAC0_CHSTAT_1S_SR                                                     (0x00000080u)
#define DMAC0_CHSTAT_1S_SR_SHIFT                                               (7u)
#define DMAC0_CHSTAT_1S_DL                                                     (0x00000100u)
#define DMAC0_CHSTAT_1S_DL_SHIFT                                               (8u)
#define DMAC0_CHSTAT_1S_DW                                                     (0x00000200u)
#define DMAC0_CHSTAT_1S_DW_SHIFT                                               (9u)
#define DMAC0_CHSTAT_1S_DER                                                    (0x00000400u)
#define DMAC0_CHSTAT_1S_DER_SHIFT                                              (10u)
#define DMAC0_CHSTAT_1S_MODE                                                   (0x00000800u)
#define DMAC0_CHSTAT_1S_MODE_SHIFT                                             (11u)
#define DMAC0_CHSTAT_1S_INTMSK                                                 (0x00010000u)
#define DMAC0_CHSTAT_1S_INTMSK_SHIFT                                           (16u)
#define DMAC0_CHCTRL_1S_SETEN                                                  (0x00000001u)
#define DMAC0_CHCTRL_1S_SETEN_SHIFT                                            (0u)
#define DMAC0_CHCTRL_1S_CLREN                                                  (0x00000002u)
#define DMAC0_CHCTRL_1S_CLREN_SHIFT                                            (1u)
#define DMAC0_CHCTRL_1S_STG                                                    (0x00000004u)
#define DMAC0_CHCTRL_1S_STG_SHIFT                                              (2u)
#define DMAC0_CHCTRL_1S_SWRST                                                  (0x00000008u)
#define DMAC0_CHCTRL_1S_SWRST_SHIFT                                            (3u)
#define DMAC0_CHCTRL_1S_CLRQ                                                   (0x00000010u)
#define DMAC0_CHCTRL_1S_CLRQ_SHIFT                                             (4u)
#define DMAC0_CHCTRL_1S_CLREND                                                 (0x00000020u)
#define DMAC0_CHCTRL_1S_CLREND_SHIFT                                           (5u)
#define DMAC0_CHCTRL_1S_CLRTC                                                  (0x00000040u)
#define DMAC0_CHCTRL_1S_CLRTC_SHIFT                                            (6u)
#define DMAC0_CHCTRL_1S_SETSUS                                                 (0x00000100u)
#define DMAC0_CHCTRL_1S_SETSUS_SHIFT                                           (8u)
#define DMAC0_CHCTRL_1S_CLRSUS                                                 (0x00000200u)
#define DMAC0_CHCTRL_1S_CLRSUS_SHIFT                                           (9u)
#define DMAC0_CHCTRL_1S_SETINTMSK                                              (0x00010000u)
#define DMAC0_CHCTRL_1S_SETINTMSK_SHIFT                                        (16u)
#define DMAC0_CHCTRL_1S_CLRINTMSK                                              (0x00020000u)
#define DMAC0_CHCTRL_1S_CLRINTMSK_SHIFT                                        (17u)
#define DMAC0_CHCFG_1S_SEL                                                     (0x00000007u)
#define DMAC0_CHCFG_1S_SEL_SHIFT                                               (0u)
#define DMAC0_CHCFG_1S_REQD                                                    (0x00000008u)
#define DMAC0_CHCFG_1S_REQD_SHIFT                                              (3u)
#define DMAC0_CHCFG_1S_LOEN                                                    (0x00000010u)
#define DMAC0_CHCFG_1S_LOEN_SHIFT                                              (4u)
#define DMAC0_CHCFG_1S_HIEN                                                    (0x00000020u)
#define DMAC0_CHCFG_1S_HIEN_SHIFT                                              (5u)
#define DMAC0_CHCFG_1S_LVL                                                     (0x00000040u)
#define DMAC0_CHCFG_1S_LVL_SHIFT                                               (6u)
#define DMAC0_CHCFG_1S_AM                                                      (0x00000700u)
#define DMAC0_CHCFG_1S_AM_SHIFT                                                (8u)
#define DMAC0_CHCFG_1S_SDS                                                     (0x0000F000u)
#define DMAC0_CHCFG_1S_SDS_SHIFT                                               (12u)
#define DMAC0_CHCFG_1S_DDS                                                     (0x000F0000u)
#define DMAC0_CHCFG_1S_DDS_SHIFT                                               (16u)
#define DMAC0_CHCFG_1S_SAD                                                     (0x00100000u)
#define DMAC0_CHCFG_1S_SAD_SHIFT                                               (20u)
#define DMAC0_CHCFG_1S_DAD                                                     (0x00200000u)
#define DMAC0_CHCFG_1S_DAD_SHIFT                                               (21u)
#define DMAC0_CHCFG_1S_TM                                                      (0x00400000u)
#define DMAC0_CHCFG_1S_TM_SHIFT                                                (22u)
#define DMAC0_CHCFG_1S_DEM                                                     (0x01000000u)
#define DMAC0_CHCFG_1S_DEM_SHIFT                                               (24u)
#define DMAC0_CHCFG_1S_TCM                                                     (0x02000000u)
#define DMAC0_CHCFG_1S_TCM_SHIFT                                               (25u)
#define DMAC0_CHCFG_1S_SBE                                                     (0x08000000u)
#define DMAC0_CHCFG_1S_SBE_SHIFT                                               (27u)
#define DMAC0_CHCFG_1S_RSEL                                                    (0x10000000u)
#define DMAC0_CHCFG_1S_RSEL_SHIFT                                              (28u)
#define DMAC0_CHCFG_1S_RSW                                                     (0x20000000u)
#define DMAC0_CHCFG_1S_RSW_SHIFT                                               (29u)
#define DMAC0_CHCFG_1S_REN                                                     (0x40000000u)
#define DMAC0_CHCFG_1S_REN_SHIFT                                               (30u)
#define DMAC0_CHCFG_1S_DMS                                                     (0x80000000u)
#define DMAC0_CHCFG_1S_DMS_SHIFT                                               (31u)
#define DMAC0_CHITVL_1S_ITVL                                                   (0x0000FFFFu)
#define DMAC0_CHITVL_1S_ITVL_SHIFT                                             (0u)
#define DMAC0_CHEXT_1S_SPR                                                     (0x00000007u)
#define DMAC0_CHEXT_1S_SPR_SHIFT                                               (0u)
#define DMAC0_CHEXT_1S_SCA                                                     (0x000000F0u)
#define DMAC0_CHEXT_1S_SCA_SHIFT                                               (4u)
#define DMAC0_CHEXT_1S_DPR                                                     (0x00000700u)
#define DMAC0_CHEXT_1S_DPR_SHIFT                                               (8u)
#define DMAC0_CHEXT_1S_DCA                                                     (0x0000F000u)
#define DMAC0_CHEXT_1S_DCA_SHIFT                                               (12u)
#define DMAC0_NXLA_1S_NXLA                                                     (0xFFFFFFFFu)
#define DMAC0_NXLA_1S_NXLA_SHIFT                                               (0u)
#define DMAC0_CRLA_1S_CRLA                                                     (0xFFFFFFFFu)
#define DMAC0_CRLA_1S_CRLA_SHIFT                                               (0u)
#define DMAC0_N0SA_2S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N0SA_2S_SA_SHIFT                                                 (0u)
#define DMAC0_N0DA_2S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N0DA_2S_DA_SHIFT                                                 (0u)
#define DMAC0_N0TB_2S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N0TB_2S_TB_SHIFT                                                 (0u)
#define DMAC0_N1SA_2S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N1SA_2S_SA_SHIFT                                                 (0u)
#define DMAC0_N1DA_2S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N1DA_2S_DA_SHIFT                                                 (0u)
#define DMAC0_N1TB_2S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N1TB_2S_TB_SHIFT                                                 (0u)
#define DMAC0_CRSA_2S_CRSA                                                     (0xFFFFFFFFu)
#define DMAC0_CRSA_2S_CRSA_SHIFT                                               (0u)
#define DMAC0_CRDA_2S_CRDA                                                     (0xFFFFFFFFu)
#define DMAC0_CRDA_2S_CRDA_SHIFT                                               (0u)
#define DMAC0_CRTB_2S_CRTB                                                     (0xFFFFFFFFu)
#define DMAC0_CRTB_2S_CRTB_SHIFT                                               (0u)
#define DMAC0_CHSTAT_2S_EN                                                     (0x00000001u)
#define DMAC0_CHSTAT_2S_EN_SHIFT                                               (0u)
#define DMAC0_CHSTAT_2S_RQST                                                   (0x00000002u)
#define DMAC0_CHSTAT_2S_RQST_SHIFT                                             (1u)
#define DMAC0_CHSTAT_2S_TACT                                                   (0x00000004u)
#define DMAC0_CHSTAT_2S_TACT_SHIFT                                             (2u)
#define DMAC0_CHSTAT_2S_SUS                                                    (0x00000008u)
#define DMAC0_CHSTAT_2S_SUS_SHIFT                                              (3u)
#define DMAC0_CHSTAT_2S_ER                                                     (0x00000010u)
#define DMAC0_CHSTAT_2S_ER_SHIFT                                               (4u)
#define DMAC0_CHSTAT_2S_END                                                    (0x00000020u)
#define DMAC0_CHSTAT_2S_END_SHIFT                                              (5u)
#define DMAC0_CHSTAT_2S_TC                                                     (0x00000040u)
#define DMAC0_CHSTAT_2S_TC_SHIFT                                               (6u)
#define DMAC0_CHSTAT_2S_SR                                                     (0x00000080u)
#define DMAC0_CHSTAT_2S_SR_SHIFT                                               (7u)
#define DMAC0_CHSTAT_2S_DL                                                     (0x00000100u)
#define DMAC0_CHSTAT_2S_DL_SHIFT                                               (8u)
#define DMAC0_CHSTAT_2S_DW                                                     (0x00000200u)
#define DMAC0_CHSTAT_2S_DW_SHIFT                                               (9u)
#define DMAC0_CHSTAT_2S_DER                                                    (0x00000400u)
#define DMAC0_CHSTAT_2S_DER_SHIFT                                              (10u)
#define DMAC0_CHSTAT_2S_MODE                                                   (0x00000800u)
#define DMAC0_CHSTAT_2S_MODE_SHIFT                                             (11u)
#define DMAC0_CHSTAT_2S_INTMSK                                                 (0x00010000u)
#define DMAC0_CHSTAT_2S_INTMSK_SHIFT                                           (16u)
#define DMAC0_CHCTRL_2S_SETEN                                                  (0x00000001u)
#define DMAC0_CHCTRL_2S_SETEN_SHIFT                                            (0u)
#define DMAC0_CHCTRL_2S_CLREN                                                  (0x00000002u)
#define DMAC0_CHCTRL_2S_CLREN_SHIFT                                            (1u)
#define DMAC0_CHCTRL_2S_STG                                                    (0x00000004u)
#define DMAC0_CHCTRL_2S_STG_SHIFT                                              (2u)
#define DMAC0_CHCTRL_2S_SWRST                                                  (0x00000008u)
#define DMAC0_CHCTRL_2S_SWRST_SHIFT                                            (3u)
#define DMAC0_CHCTRL_2S_CLRQ                                                   (0x00000010u)
#define DMAC0_CHCTRL_2S_CLRQ_SHIFT                                             (4u)
#define DMAC0_CHCTRL_2S_CLREND                                                 (0x00000020u)
#define DMAC0_CHCTRL_2S_CLREND_SHIFT                                           (5u)
#define DMAC0_CHCTRL_2S_CLRTC                                                  (0x00000040u)
#define DMAC0_CHCTRL_2S_CLRTC_SHIFT                                            (6u)
#define DMAC0_CHCTRL_2S_SETSUS                                                 (0x00000100u)
#define DMAC0_CHCTRL_2S_SETSUS_SHIFT                                           (8u)
#define DMAC0_CHCTRL_2S_CLRSUS                                                 (0x00000200u)
#define DMAC0_CHCTRL_2S_CLRSUS_SHIFT                                           (9u)
#define DMAC0_CHCTRL_2S_SETINTMSK                                              (0x00010000u)
#define DMAC0_CHCTRL_2S_SETINTMSK_SHIFT                                        (16u)
#define DMAC0_CHCTRL_2S_CLRINTMSK                                              (0x00020000u)
#define DMAC0_CHCTRL_2S_CLRINTMSK_SHIFT                                        (17u)
#define DMAC0_CHCFG_2S_SEL                                                     (0x00000007u)
#define DMAC0_CHCFG_2S_SEL_SHIFT                                               (0u)
#define DMAC0_CHCFG_2S_REQD                                                    (0x00000008u)
#define DMAC0_CHCFG_2S_REQD_SHIFT                                              (3u)
#define DMAC0_CHCFG_2S_LOEN                                                    (0x00000010u)
#define DMAC0_CHCFG_2S_LOEN_SHIFT                                              (4u)
#define DMAC0_CHCFG_2S_HIEN                                                    (0x00000020u)
#define DMAC0_CHCFG_2S_HIEN_SHIFT                                              (5u)
#define DMAC0_CHCFG_2S_LVL                                                     (0x00000040u)
#define DMAC0_CHCFG_2S_LVL_SHIFT                                               (6u)
#define DMAC0_CHCFG_2S_AM                                                      (0x00000700u)
#define DMAC0_CHCFG_2S_AM_SHIFT                                                (8u)
#define DMAC0_CHCFG_2S_SDS                                                     (0x0000F000u)
#define DMAC0_CHCFG_2S_SDS_SHIFT                                               (12u)
#define DMAC0_CHCFG_2S_DDS                                                     (0x000F0000u)
#define DMAC0_CHCFG_2S_DDS_SHIFT                                               (16u)
#define DMAC0_CHCFG_2S_SAD                                                     (0x00100000u)
#define DMAC0_CHCFG_2S_SAD_SHIFT                                               (20u)
#define DMAC0_CHCFG_2S_DAD                                                     (0x00200000u)
#define DMAC0_CHCFG_2S_DAD_SHIFT                                               (21u)
#define DMAC0_CHCFG_2S_TM                                                      (0x00400000u)
#define DMAC0_CHCFG_2S_TM_SHIFT                                                (22u)
#define DMAC0_CHCFG_2S_DEM                                                     (0x01000000u)
#define DMAC0_CHCFG_2S_DEM_SHIFT                                               (24u)
#define DMAC0_CHCFG_2S_TCM                                                     (0x02000000u)
#define DMAC0_CHCFG_2S_TCM_SHIFT                                               (25u)
#define DMAC0_CHCFG_2S_SBE                                                     (0x08000000u)
#define DMAC0_CHCFG_2S_SBE_SHIFT                                               (27u)
#define DMAC0_CHCFG_2S_RSEL                                                    (0x10000000u)
#define DMAC0_CHCFG_2S_RSEL_SHIFT                                              (28u)
#define DMAC0_CHCFG_2S_RSW                                                     (0x20000000u)
#define DMAC0_CHCFG_2S_RSW_SHIFT                                               (29u)
#define DMAC0_CHCFG_2S_REN                                                     (0x40000000u)
#define DMAC0_CHCFG_2S_REN_SHIFT                                               (30u)
#define DMAC0_CHCFG_2S_DMS                                                     (0x80000000u)
#define DMAC0_CHCFG_2S_DMS_SHIFT                                               (31u)
#define DMAC0_CHITVL_2S_ITVL                                                   (0x0000FFFFu)
#define DMAC0_CHITVL_2S_ITVL_SHIFT                                             (0u)
#define DMAC0_CHEXT_2S_SPR                                                     (0x00000007u)
#define DMAC0_CHEXT_2S_SPR_SHIFT                                               (0u)
#define DMAC0_CHEXT_2S_SCA                                                     (0x000000F0u)
#define DMAC0_CHEXT_2S_SCA_SHIFT                                               (4u)
#define DMAC0_CHEXT_2S_DPR                                                     (0x00000700u)
#define DMAC0_CHEXT_2S_DPR_SHIFT                                               (8u)
#define DMAC0_CHEXT_2S_DCA                                                     (0x0000F000u)
#define DMAC0_CHEXT_2S_DCA_SHIFT                                               (12u)
#define DMAC0_NXLA_2S_NXLA                                                     (0xFFFFFFFFu)
#define DMAC0_NXLA_2S_NXLA_SHIFT                                               (0u)
#define DMAC0_CRLA_2S_CRLA                                                     (0xFFFFFFFFu)
#define DMAC0_CRLA_2S_CRLA_SHIFT                                               (0u)
#define DMAC0_N0SA_3S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N0SA_3S_SA_SHIFT                                                 (0u)
#define DMAC0_N0DA_3S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N0DA_3S_DA_SHIFT                                                 (0u)
#define DMAC0_N0TB_3S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N0TB_3S_TB_SHIFT                                                 (0u)
#define DMAC0_N1SA_3S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N1SA_3S_SA_SHIFT                                                 (0u)
#define DMAC0_N1DA_3S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N1DA_3S_DA_SHIFT                                                 (0u)
#define DMAC0_N1TB_3S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N1TB_3S_TB_SHIFT                                                 (0u)
#define DMAC0_CRSA_3S_CRSA                                                     (0xFFFFFFFFu)
#define DMAC0_CRSA_3S_CRSA_SHIFT                                               (0u)
#define DMAC0_CRDA_3S_CRDA                                                     (0xFFFFFFFFu)
#define DMAC0_CRDA_3S_CRDA_SHIFT                                               (0u)
#define DMAC0_CRTB_3S_CRTB                                                     (0xFFFFFFFFu)
#define DMAC0_CRTB_3S_CRTB_SHIFT                                               (0u)
#define DMAC0_CHSTAT_3S_EN                                                     (0x00000001u)
#define DMAC0_CHSTAT_3S_EN_SHIFT                                               (0u)
#define DMAC0_CHSTAT_3S_RQST                                                   (0x00000002u)
#define DMAC0_CHSTAT_3S_RQST_SHIFT                                             (1u)
#define DMAC0_CHSTAT_3S_TACT                                                   (0x00000004u)
#define DMAC0_CHSTAT_3S_TACT_SHIFT                                             (2u)
#define DMAC0_CHSTAT_3S_SUS                                                    (0x00000008u)
#define DMAC0_CHSTAT_3S_SUS_SHIFT                                              (3u)
#define DMAC0_CHSTAT_3S_ER                                                     (0x00000010u)
#define DMAC0_CHSTAT_3S_ER_SHIFT                                               (4u)
#define DMAC0_CHSTAT_3S_END                                                    (0x00000020u)
#define DMAC0_CHSTAT_3S_END_SHIFT                                              (5u)
#define DMAC0_CHSTAT_3S_TC                                                     (0x00000040u)
#define DMAC0_CHSTAT_3S_TC_SHIFT                                               (6u)
#define DMAC0_CHSTAT_3S_SR                                                     (0x00000080u)
#define DMAC0_CHSTAT_3S_SR_SHIFT                                               (7u)
#define DMAC0_CHSTAT_3S_DL                                                     (0x00000100u)
#define DMAC0_CHSTAT_3S_DL_SHIFT                                               (8u)
#define DMAC0_CHSTAT_3S_DW                                                     (0x00000200u)
#define DMAC0_CHSTAT_3S_DW_SHIFT                                               (9u)
#define DMAC0_CHSTAT_3S_DER                                                    (0x00000400u)
#define DMAC0_CHSTAT_3S_DER_SHIFT                                              (10u)
#define DMAC0_CHSTAT_3S_MODE                                                   (0x00000800u)
#define DMAC0_CHSTAT_3S_MODE_SHIFT                                             (11u)
#define DMAC0_CHSTAT_3S_INTMSK                                                 (0x00010000u)
#define DMAC0_CHSTAT_3S_INTMSK_SHIFT                                           (16u)
#define DMAC0_CHCTRL_3S_SETEN                                                  (0x00000001u)
#define DMAC0_CHCTRL_3S_SETEN_SHIFT                                            (0u)
#define DMAC0_CHCTRL_3S_CLREN                                                  (0x00000002u)
#define DMAC0_CHCTRL_3S_CLREN_SHIFT                                            (1u)
#define DMAC0_CHCTRL_3S_STG                                                    (0x00000004u)
#define DMAC0_CHCTRL_3S_STG_SHIFT                                              (2u)
#define DMAC0_CHCTRL_3S_SWRST                                                  (0x00000008u)
#define DMAC0_CHCTRL_3S_SWRST_SHIFT                                            (3u)
#define DMAC0_CHCTRL_3S_CLRQ                                                   (0x00000010u)
#define DMAC0_CHCTRL_3S_CLRQ_SHIFT                                             (4u)
#define DMAC0_CHCTRL_3S_CLREND                                                 (0x00000020u)
#define DMAC0_CHCTRL_3S_CLREND_SHIFT                                           (5u)
#define DMAC0_CHCTRL_3S_CLRTC                                                  (0x00000040u)
#define DMAC0_CHCTRL_3S_CLRTC_SHIFT                                            (6u)
#define DMAC0_CHCTRL_3S_SETSUS                                                 (0x00000100u)
#define DMAC0_CHCTRL_3S_SETSUS_SHIFT                                           (8u)
#define DMAC0_CHCTRL_3S_CLRSUS                                                 (0x00000200u)
#define DMAC0_CHCTRL_3S_CLRSUS_SHIFT                                           (9u)
#define DMAC0_CHCTRL_3S_SETINTMSK                                              (0x00010000u)
#define DMAC0_CHCTRL_3S_SETINTMSK_SHIFT                                        (16u)
#define DMAC0_CHCTRL_3S_CLRINTMSK                                              (0x00020000u)
#define DMAC0_CHCTRL_3S_CLRINTMSK_SHIFT                                        (17u)
#define DMAC0_CHCFG_3S_SEL                                                     (0x00000007u)
#define DMAC0_CHCFG_3S_SEL_SHIFT                                               (0u)
#define DMAC0_CHCFG_3S_REQD                                                    (0x00000008u)
#define DMAC0_CHCFG_3S_REQD_SHIFT                                              (3u)
#define DMAC0_CHCFG_3S_LOEN                                                    (0x00000010u)
#define DMAC0_CHCFG_3S_LOEN_SHIFT                                              (4u)
#define DMAC0_CHCFG_3S_HIEN                                                    (0x00000020u)
#define DMAC0_CHCFG_3S_HIEN_SHIFT                                              (5u)
#define DMAC0_CHCFG_3S_LVL                                                     (0x00000040u)
#define DMAC0_CHCFG_3S_LVL_SHIFT                                               (6u)
#define DMAC0_CHCFG_3S_AM                                                      (0x00000700u)
#define DMAC0_CHCFG_3S_AM_SHIFT                                                (8u)
#define DMAC0_CHCFG_3S_SDS                                                     (0x0000F000u)
#define DMAC0_CHCFG_3S_SDS_SHIFT                                               (12u)
#define DMAC0_CHCFG_3S_DDS                                                     (0x000F0000u)
#define DMAC0_CHCFG_3S_DDS_SHIFT                                               (16u)
#define DMAC0_CHCFG_3S_SAD                                                     (0x00100000u)
#define DMAC0_CHCFG_3S_SAD_SHIFT                                               (20u)
#define DMAC0_CHCFG_3S_DAD                                                     (0x00200000u)
#define DMAC0_CHCFG_3S_DAD_SHIFT                                               (21u)
#define DMAC0_CHCFG_3S_TM                                                      (0x00400000u)
#define DMAC0_CHCFG_3S_TM_SHIFT                                                (22u)
#define DMAC0_CHCFG_3S_DEM                                                     (0x01000000u)
#define DMAC0_CHCFG_3S_DEM_SHIFT                                               (24u)
#define DMAC0_CHCFG_3S_TCM                                                     (0x02000000u)
#define DMAC0_CHCFG_3S_TCM_SHIFT                                               (25u)
#define DMAC0_CHCFG_3S_SBE                                                     (0x08000000u)
#define DMAC0_CHCFG_3S_SBE_SHIFT                                               (27u)
#define DMAC0_CHCFG_3S_RSEL                                                    (0x10000000u)
#define DMAC0_CHCFG_3S_RSEL_SHIFT                                              (28u)
#define DMAC0_CHCFG_3S_RSW                                                     (0x20000000u)
#define DMAC0_CHCFG_3S_RSW_SHIFT                                               (29u)
#define DMAC0_CHCFG_3S_REN                                                     (0x40000000u)
#define DMAC0_CHCFG_3S_REN_SHIFT                                               (30u)
#define DMAC0_CHCFG_3S_DMS                                                     (0x80000000u)
#define DMAC0_CHCFG_3S_DMS_SHIFT                                               (31u)
#define DMAC0_CHITVL_3S_ITVL                                                   (0x0000FFFFu)
#define DMAC0_CHITVL_3S_ITVL_SHIFT                                             (0u)
#define DMAC0_CHEXT_3S_SPR                                                     (0x00000007u)
#define DMAC0_CHEXT_3S_SPR_SHIFT                                               (0u)
#define DMAC0_CHEXT_3S_SCA                                                     (0x000000F0u)
#define DMAC0_CHEXT_3S_SCA_SHIFT                                               (4u)
#define DMAC0_CHEXT_3S_DPR                                                     (0x00000700u)
#define DMAC0_CHEXT_3S_DPR_SHIFT                                               (8u)
#define DMAC0_CHEXT_3S_DCA                                                     (0x0000F000u)
#define DMAC0_CHEXT_3S_DCA_SHIFT                                               (12u)
#define DMAC0_NXLA_3S_NXLA                                                     (0xFFFFFFFFu)
#define DMAC0_NXLA_3S_NXLA_SHIFT                                               (0u)
#define DMAC0_CRLA_3S_CRLA                                                     (0xFFFFFFFFu)
#define DMAC0_CRLA_3S_CRLA_SHIFT                                               (0u)
#define DMAC0_N0SA_4S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N0SA_4S_SA_SHIFT                                                 (0u)
#define DMAC0_N0DA_4S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N0DA_4S_DA_SHIFT                                                 (0u)
#define DMAC0_N0TB_4S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N0TB_4S_TB_SHIFT                                                 (0u)
#define DMAC0_N1SA_4S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N1SA_4S_SA_SHIFT                                                 (0u)
#define DMAC0_N1DA_4S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N1DA_4S_DA_SHIFT                                                 (0u)
#define DMAC0_N1TB_4S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N1TB_4S_TB_SHIFT                                                 (0u)
#define DMAC0_CRSA_4S_CRSA                                                     (0xFFFFFFFFu)
#define DMAC0_CRSA_4S_CRSA_SHIFT                                               (0u)
#define DMAC0_CRDA_4S_CRDA                                                     (0xFFFFFFFFu)
#define DMAC0_CRDA_4S_CRDA_SHIFT                                               (0u)
#define DMAC0_CRTB_4S_CRTB                                                     (0xFFFFFFFFu)
#define DMAC0_CRTB_4S_CRTB_SHIFT                                               (0u)
#define DMAC0_CHSTAT_4S_EN                                                     (0x00000001u)
#define DMAC0_CHSTAT_4S_EN_SHIFT                                               (0u)
#define DMAC0_CHSTAT_4S_RQST                                                   (0x00000002u)
#define DMAC0_CHSTAT_4S_RQST_SHIFT                                             (1u)
#define DMAC0_CHSTAT_4S_TACT                                                   (0x00000004u)
#define DMAC0_CHSTAT_4S_TACT_SHIFT                                             (2u)
#define DMAC0_CHSTAT_4S_SUS                                                    (0x00000008u)
#define DMAC0_CHSTAT_4S_SUS_SHIFT                                              (3u)
#define DMAC0_CHSTAT_4S_ER                                                     (0x00000010u)
#define DMAC0_CHSTAT_4S_ER_SHIFT                                               (4u)
#define DMAC0_CHSTAT_4S_END                                                    (0x00000020u)
#define DMAC0_CHSTAT_4S_END_SHIFT                                              (5u)
#define DMAC0_CHSTAT_4S_TC                                                     (0x00000040u)
#define DMAC0_CHSTAT_4S_TC_SHIFT                                               (6u)
#define DMAC0_CHSTAT_4S_SR                                                     (0x00000080u)
#define DMAC0_CHSTAT_4S_SR_SHIFT                                               (7u)
#define DMAC0_CHSTAT_4S_DL                                                     (0x00000100u)
#define DMAC0_CHSTAT_4S_DL_SHIFT                                               (8u)
#define DMAC0_CHSTAT_4S_DW                                                     (0x00000200u)
#define DMAC0_CHSTAT_4S_DW_SHIFT                                               (9u)
#define DMAC0_CHSTAT_4S_DER                                                    (0x00000400u)
#define DMAC0_CHSTAT_4S_DER_SHIFT                                              (10u)
#define DMAC0_CHSTAT_4S_MODE                                                   (0x00000800u)
#define DMAC0_CHSTAT_4S_MODE_SHIFT                                             (11u)
#define DMAC0_CHSTAT_4S_INTMSK                                                 (0x00010000u)
#define DMAC0_CHSTAT_4S_INTMSK_SHIFT                                           (16u)
#define DMAC0_CHCTRL_4S_SETEN                                                  (0x00000001u)
#define DMAC0_CHCTRL_4S_SETEN_SHIFT                                            (0u)
#define DMAC0_CHCTRL_4S_CLREN                                                  (0x00000002u)
#define DMAC0_CHCTRL_4S_CLREN_SHIFT                                            (1u)
#define DMAC0_CHCTRL_4S_STG                                                    (0x00000004u)
#define DMAC0_CHCTRL_4S_STG_SHIFT                                              (2u)
#define DMAC0_CHCTRL_4S_SWRST                                                  (0x00000008u)
#define DMAC0_CHCTRL_4S_SWRST_SHIFT                                            (3u)
#define DMAC0_CHCTRL_4S_CLRQ                                                   (0x00000010u)
#define DMAC0_CHCTRL_4S_CLRQ_SHIFT                                             (4u)
#define DMAC0_CHCTRL_4S_CLREND                                                 (0x00000020u)
#define DMAC0_CHCTRL_4S_CLREND_SHIFT                                           (5u)
#define DMAC0_CHCTRL_4S_CLRTC                                                  (0x00000040u)
#define DMAC0_CHCTRL_4S_CLRTC_SHIFT                                            (6u)
#define DMAC0_CHCTRL_4S_SETSUS                                                 (0x00000100u)
#define DMAC0_CHCTRL_4S_SETSUS_SHIFT                                           (8u)
#define DMAC0_CHCTRL_4S_CLRSUS                                                 (0x00000200u)
#define DMAC0_CHCTRL_4S_CLRSUS_SHIFT                                           (9u)
#define DMAC0_CHCTRL_4S_SETINTMSK                                              (0x00010000u)
#define DMAC0_CHCTRL_4S_SETINTMSK_SHIFT                                        (16u)
#define DMAC0_CHCTRL_4S_CLRINTMSK                                              (0x00020000u)
#define DMAC0_CHCTRL_4S_CLRINTMSK_SHIFT                                        (17u)
#define DMAC0_CHCFG_4S_SEL                                                     (0x00000007u)
#define DMAC0_CHCFG_4S_SEL_SHIFT                                               (0u)
#define DMAC0_CHCFG_4S_REQD                                                    (0x00000008u)
#define DMAC0_CHCFG_4S_REQD_SHIFT                                              (3u)
#define DMAC0_CHCFG_4S_LOEN                                                    (0x00000010u)
#define DMAC0_CHCFG_4S_LOEN_SHIFT                                              (4u)
#define DMAC0_CHCFG_4S_HIEN                                                    (0x00000020u)
#define DMAC0_CHCFG_4S_HIEN_SHIFT                                              (5u)
#define DMAC0_CHCFG_4S_LVL                                                     (0x00000040u)
#define DMAC0_CHCFG_4S_LVL_SHIFT                                               (6u)
#define DMAC0_CHCFG_4S_AM                                                      (0x00000700u)
#define DMAC0_CHCFG_4S_AM_SHIFT                                                (8u)
#define DMAC0_CHCFG_4S_SDS                                                     (0x0000F000u)
#define DMAC0_CHCFG_4S_SDS_SHIFT                                               (12u)
#define DMAC0_CHCFG_4S_DDS                                                     (0x000F0000u)
#define DMAC0_CHCFG_4S_DDS_SHIFT                                               (16u)
#define DMAC0_CHCFG_4S_SAD                                                     (0x00100000u)
#define DMAC0_CHCFG_4S_SAD_SHIFT                                               (20u)
#define DMAC0_CHCFG_4S_DAD                                                     (0x00200000u)
#define DMAC0_CHCFG_4S_DAD_SHIFT                                               (21u)
#define DMAC0_CHCFG_4S_TM                                                      (0x00400000u)
#define DMAC0_CHCFG_4S_TM_SHIFT                                                (22u)
#define DMAC0_CHCFG_4S_DEM                                                     (0x01000000u)
#define DMAC0_CHCFG_4S_DEM_SHIFT                                               (24u)
#define DMAC0_CHCFG_4S_TCM                                                     (0x02000000u)
#define DMAC0_CHCFG_4S_TCM_SHIFT                                               (25u)
#define DMAC0_CHCFG_4S_SBE                                                     (0x08000000u)
#define DMAC0_CHCFG_4S_SBE_SHIFT                                               (27u)
#define DMAC0_CHCFG_4S_RSEL                                                    (0x10000000u)
#define DMAC0_CHCFG_4S_RSEL_SHIFT                                              (28u)
#define DMAC0_CHCFG_4S_RSW                                                     (0x20000000u)
#define DMAC0_CHCFG_4S_RSW_SHIFT                                               (29u)
#define DMAC0_CHCFG_4S_REN                                                     (0x40000000u)
#define DMAC0_CHCFG_4S_REN_SHIFT                                               (30u)
#define DMAC0_CHCFG_4S_DMS                                                     (0x80000000u)
#define DMAC0_CHCFG_4S_DMS_SHIFT                                               (31u)
#define DMAC0_CHITVL_4S_ITVL                                                   (0x0000FFFFu)
#define DMAC0_CHITVL_4S_ITVL_SHIFT                                             (0u)
#define DMAC0_CHEXT_4S_SPR                                                     (0x00000007u)
#define DMAC0_CHEXT_4S_SPR_SHIFT                                               (0u)
#define DMAC0_CHEXT_4S_SCA                                                     (0x000000F0u)
#define DMAC0_CHEXT_4S_SCA_SHIFT                                               (4u)
#define DMAC0_CHEXT_4S_DPR                                                     (0x00000700u)
#define DMAC0_CHEXT_4S_DPR_SHIFT                                               (8u)
#define DMAC0_CHEXT_4S_DCA                                                     (0x0000F000u)
#define DMAC0_CHEXT_4S_DCA_SHIFT                                               (12u)
#define DMAC0_NXLA_4S_NXLA                                                     (0xFFFFFFFFu)
#define DMAC0_NXLA_4S_NXLA_SHIFT                                               (0u)
#define DMAC0_CRLA_4S_CRLA                                                     (0xFFFFFFFFu)
#define DMAC0_CRLA_4S_CRLA_SHIFT                                               (0u)
#define DMAC0_N0SA_5S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N0SA_5S_SA_SHIFT                                                 (0u)
#define DMAC0_N0DA_5S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N0DA_5S_DA_SHIFT                                                 (0u)
#define DMAC0_N0TB_5S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N0TB_5S_TB_SHIFT                                                 (0u)
#define DMAC0_N1SA_5S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N1SA_5S_SA_SHIFT                                                 (0u)
#define DMAC0_N1DA_5S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N1DA_5S_DA_SHIFT                                                 (0u)
#define DMAC0_N1TB_5S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N1TB_5S_TB_SHIFT                                                 (0u)
#define DMAC0_CRSA_5S_CRSA                                                     (0xFFFFFFFFu)
#define DMAC0_CRSA_5S_CRSA_SHIFT                                               (0u)
#define DMAC0_CRDA_5S_CRDA                                                     (0xFFFFFFFFu)
#define DMAC0_CRDA_5S_CRDA_SHIFT                                               (0u)
#define DMAC0_CRTB_5S_CRTB                                                     (0xFFFFFFFFu)
#define DMAC0_CRTB_5S_CRTB_SHIFT                                               (0u)
#define DMAC0_CHSTAT_5S_EN                                                     (0x00000001u)
#define DMAC0_CHSTAT_5S_EN_SHIFT                                               (0u)
#define DMAC0_CHSTAT_5S_RQST                                                   (0x00000002u)
#define DMAC0_CHSTAT_5S_RQST_SHIFT                                             (1u)
#define DMAC0_CHSTAT_5S_TACT                                                   (0x00000004u)
#define DMAC0_CHSTAT_5S_TACT_SHIFT                                             (2u)
#define DMAC0_CHSTAT_5S_SUS                                                    (0x00000008u)
#define DMAC0_CHSTAT_5S_SUS_SHIFT                                              (3u)
#define DMAC0_CHSTAT_5S_ER                                                     (0x00000010u)
#define DMAC0_CHSTAT_5S_ER_SHIFT                                               (4u)
#define DMAC0_CHSTAT_5S_END                                                    (0x00000020u)
#define DMAC0_CHSTAT_5S_END_SHIFT                                              (5u)
#define DMAC0_CHSTAT_5S_TC                                                     (0x00000040u)
#define DMAC0_CHSTAT_5S_TC_SHIFT                                               (6u)
#define DMAC0_CHSTAT_5S_SR                                                     (0x00000080u)
#define DMAC0_CHSTAT_5S_SR_SHIFT                                               (7u)
#define DMAC0_CHSTAT_5S_DL                                                     (0x00000100u)
#define DMAC0_CHSTAT_5S_DL_SHIFT                                               (8u)
#define DMAC0_CHSTAT_5S_DW                                                     (0x00000200u)
#define DMAC0_CHSTAT_5S_DW_SHIFT                                               (9u)
#define DMAC0_CHSTAT_5S_DER                                                    (0x00000400u)
#define DMAC0_CHSTAT_5S_DER_SHIFT                                              (10u)
#define DMAC0_CHSTAT_5S_MODE                                                   (0x00000800u)
#define DMAC0_CHSTAT_5S_MODE_SHIFT                                             (11u)
#define DMAC0_CHSTAT_5S_INTMSK                                                 (0x00010000u)
#define DMAC0_CHSTAT_5S_INTMSK_SHIFT                                           (16u)
#define DMAC0_CHCTRL_5S_SETEN                                                  (0x00000001u)
#define DMAC0_CHCTRL_5S_SETEN_SHIFT                                            (0u)
#define DMAC0_CHCTRL_5S_CLREN                                                  (0x00000002u)
#define DMAC0_CHCTRL_5S_CLREN_SHIFT                                            (1u)
#define DMAC0_CHCTRL_5S_STG                                                    (0x00000004u)
#define DMAC0_CHCTRL_5S_STG_SHIFT                                              (2u)
#define DMAC0_CHCTRL_5S_SWRST                                                  (0x00000008u)
#define DMAC0_CHCTRL_5S_SWRST_SHIFT                                            (3u)
#define DMAC0_CHCTRL_5S_CLRQ                                                   (0x00000010u)
#define DMAC0_CHCTRL_5S_CLRQ_SHIFT                                             (4u)
#define DMAC0_CHCTRL_5S_CLREND                                                 (0x00000020u)
#define DMAC0_CHCTRL_5S_CLREND_SHIFT                                           (5u)
#define DMAC0_CHCTRL_5S_CLRTC                                                  (0x00000040u)
#define DMAC0_CHCTRL_5S_CLRTC_SHIFT                                            (6u)
#define DMAC0_CHCTRL_5S_SETSUS                                                 (0x00000100u)
#define DMAC0_CHCTRL_5S_SETSUS_SHIFT                                           (8u)
#define DMAC0_CHCTRL_5S_CLRSUS                                                 (0x00000200u)
#define DMAC0_CHCTRL_5S_CLRSUS_SHIFT                                           (9u)
#define DMAC0_CHCTRL_5S_SETINTMSK                                              (0x00010000u)
#define DMAC0_CHCTRL_5S_SETINTMSK_SHIFT                                        (16u)
#define DMAC0_CHCTRL_5S_CLRINTMSK                                              (0x00020000u)
#define DMAC0_CHCTRL_5S_CLRINTMSK_SHIFT                                        (17u)
#define DMAC0_CHCFG_5S_SEL                                                     (0x00000007u)
#define DMAC0_CHCFG_5S_SEL_SHIFT                                               (0u)
#define DMAC0_CHCFG_5S_REQD                                                    (0x00000008u)
#define DMAC0_CHCFG_5S_REQD_SHIFT                                              (3u)
#define DMAC0_CHCFG_5S_LOEN                                                    (0x00000010u)
#define DMAC0_CHCFG_5S_LOEN_SHIFT                                              (4u)
#define DMAC0_CHCFG_5S_HIEN                                                    (0x00000020u)
#define DMAC0_CHCFG_5S_HIEN_SHIFT                                              (5u)
#define DMAC0_CHCFG_5S_LVL                                                     (0x00000040u)
#define DMAC0_CHCFG_5S_LVL_SHIFT                                               (6u)
#define DMAC0_CHCFG_5S_AM                                                      (0x00000700u)
#define DMAC0_CHCFG_5S_AM_SHIFT                                                (8u)
#define DMAC0_CHCFG_5S_SDS                                                     (0x0000F000u)
#define DMAC0_CHCFG_5S_SDS_SHIFT                                               (12u)
#define DMAC0_CHCFG_5S_DDS                                                     (0x000F0000u)
#define DMAC0_CHCFG_5S_DDS_SHIFT                                               (16u)
#define DMAC0_CHCFG_5S_SAD                                                     (0x00100000u)
#define DMAC0_CHCFG_5S_SAD_SHIFT                                               (20u)
#define DMAC0_CHCFG_5S_DAD                                                     (0x00200000u)
#define DMAC0_CHCFG_5S_DAD_SHIFT                                               (21u)
#define DMAC0_CHCFG_5S_TM                                                      (0x00400000u)
#define DMAC0_CHCFG_5S_TM_SHIFT                                                (22u)
#define DMAC0_CHCFG_5S_DEM                                                     (0x01000000u)
#define DMAC0_CHCFG_5S_DEM_SHIFT                                               (24u)
#define DMAC0_CHCFG_5S_TCM                                                     (0x02000000u)
#define DMAC0_CHCFG_5S_TCM_SHIFT                                               (25u)
#define DMAC0_CHCFG_5S_SBE                                                     (0x08000000u)
#define DMAC0_CHCFG_5S_SBE_SHIFT                                               (27u)
#define DMAC0_CHCFG_5S_RSEL                                                    (0x10000000u)
#define DMAC0_CHCFG_5S_RSEL_SHIFT                                              (28u)
#define DMAC0_CHCFG_5S_RSW                                                     (0x20000000u)
#define DMAC0_CHCFG_5S_RSW_SHIFT                                               (29u)
#define DMAC0_CHCFG_5S_REN                                                     (0x40000000u)
#define DMAC0_CHCFG_5S_REN_SHIFT                                               (30u)
#define DMAC0_CHCFG_5S_DMS                                                     (0x80000000u)
#define DMAC0_CHCFG_5S_DMS_SHIFT                                               (31u)
#define DMAC0_CHITVL_5S_ITVL                                                   (0x0000FFFFu)
#define DMAC0_CHITVL_5S_ITVL_SHIFT                                             (0u)
#define DMAC0_CHEXT_5S_SPR                                                     (0x00000007u)
#define DMAC0_CHEXT_5S_SPR_SHIFT                                               (0u)
#define DMAC0_CHEXT_5S_SCA                                                     (0x000000F0u)
#define DMAC0_CHEXT_5S_SCA_SHIFT                                               (4u)
#define DMAC0_CHEXT_5S_DPR                                                     (0x00000700u)
#define DMAC0_CHEXT_5S_DPR_SHIFT                                               (8u)
#define DMAC0_CHEXT_5S_DCA                                                     (0x0000F000u)
#define DMAC0_CHEXT_5S_DCA_SHIFT                                               (12u)
#define DMAC0_NXLA_5S_NXLA                                                     (0xFFFFFFFFu)
#define DMAC0_NXLA_5S_NXLA_SHIFT                                               (0u)
#define DMAC0_CRLA_5S_CRLA                                                     (0xFFFFFFFFu)
#define DMAC0_CRLA_5S_CRLA_SHIFT                                               (0u)
#define DMAC0_N0SA_6S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N0SA_6S_SA_SHIFT                                                 (0u)
#define DMAC0_N0DA_6S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N0DA_6S_DA_SHIFT                                                 (0u)
#define DMAC0_N0TB_6S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N0TB_6S_TB_SHIFT                                                 (0u)
#define DMAC0_N1SA_6S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N1SA_6S_SA_SHIFT                                                 (0u)
#define DMAC0_N1DA_6S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N1DA_6S_DA_SHIFT                                                 (0u)
#define DMAC0_N1TB_6S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N1TB_6S_TB_SHIFT                                                 (0u)
#define DMAC0_CRSA_6S_CRSA                                                     (0xFFFFFFFFu)
#define DMAC0_CRSA_6S_CRSA_SHIFT                                               (0u)
#define DMAC0_CRDA_6S_CRDA                                                     (0xFFFFFFFFu)
#define DMAC0_CRDA_6S_CRDA_SHIFT                                               (0u)
#define DMAC0_CRTB_6S_CRTB                                                     (0xFFFFFFFFu)
#define DMAC0_CRTB_6S_CRTB_SHIFT                                               (0u)
#define DMAC0_CHSTAT_6S_EN                                                     (0x00000001u)
#define DMAC0_CHSTAT_6S_EN_SHIFT                                               (0u)
#define DMAC0_CHSTAT_6S_RQST                                                   (0x00000002u)
#define DMAC0_CHSTAT_6S_RQST_SHIFT                                             (1u)
#define DMAC0_CHSTAT_6S_TACT                                                   (0x00000004u)
#define DMAC0_CHSTAT_6S_TACT_SHIFT                                             (2u)
#define DMAC0_CHSTAT_6S_SUS                                                    (0x00000008u)
#define DMAC0_CHSTAT_6S_SUS_SHIFT                                              (3u)
#define DMAC0_CHSTAT_6S_ER                                                     (0x00000010u)
#define DMAC0_CHSTAT_6S_ER_SHIFT                                               (4u)
#define DMAC0_CHSTAT_6S_END                                                    (0x00000020u)
#define DMAC0_CHSTAT_6S_END_SHIFT                                              (5u)
#define DMAC0_CHSTAT_6S_TC                                                     (0x00000040u)
#define DMAC0_CHSTAT_6S_TC_SHIFT                                               (6u)
#define DMAC0_CHSTAT_6S_SR                                                     (0x00000080u)
#define DMAC0_CHSTAT_6S_SR_SHIFT                                               (7u)
#define DMAC0_CHSTAT_6S_DL                                                     (0x00000100u)
#define DMAC0_CHSTAT_6S_DL_SHIFT                                               (8u)
#define DMAC0_CHSTAT_6S_DW                                                     (0x00000200u)
#define DMAC0_CHSTAT_6S_DW_SHIFT                                               (9u)
#define DMAC0_CHSTAT_6S_DER                                                    (0x00000400u)
#define DMAC0_CHSTAT_6S_DER_SHIFT                                              (10u)
#define DMAC0_CHSTAT_6S_MODE                                                   (0x00000800u)
#define DMAC0_CHSTAT_6S_MODE_SHIFT                                             (11u)
#define DMAC0_CHSTAT_6S_INTMSK                                                 (0x00010000u)
#define DMAC0_CHSTAT_6S_INTMSK_SHIFT                                           (16u)
#define DMAC0_CHCTRL_6S_SETEN                                                  (0x00000001u)
#define DMAC0_CHCTRL_6S_SETEN_SHIFT                                            (0u)
#define DMAC0_CHCTRL_6S_CLREN                                                  (0x00000002u)
#define DMAC0_CHCTRL_6S_CLREN_SHIFT                                            (1u)
#define DMAC0_CHCTRL_6S_STG                                                    (0x00000004u)
#define DMAC0_CHCTRL_6S_STG_SHIFT                                              (2u)
#define DMAC0_CHCTRL_6S_SWRST                                                  (0x00000008u)
#define DMAC0_CHCTRL_6S_SWRST_SHIFT                                            (3u)
#define DMAC0_CHCTRL_6S_CLRQ                                                   (0x00000010u)
#define DMAC0_CHCTRL_6S_CLRQ_SHIFT                                             (4u)
#define DMAC0_CHCTRL_6S_CLREND                                                 (0x00000020u)
#define DMAC0_CHCTRL_6S_CLREND_SHIFT                                           (5u)
#define DMAC0_CHCTRL_6S_CLRTC                                                  (0x00000040u)
#define DMAC0_CHCTRL_6S_CLRTC_SHIFT                                            (6u)
#define DMAC0_CHCTRL_6S_SETSUS                                                 (0x00000100u)
#define DMAC0_CHCTRL_6S_SETSUS_SHIFT                                           (8u)
#define DMAC0_CHCTRL_6S_CLRSUS                                                 (0x00000200u)
#define DMAC0_CHCTRL_6S_CLRSUS_SHIFT                                           (9u)
#define DMAC0_CHCTRL_6S_SETINTMSK                                              (0x00010000u)
#define DMAC0_CHCTRL_6S_SETINTMSK_SHIFT                                        (16u)
#define DMAC0_CHCTRL_6S_CLRINTMSK                                              (0x00020000u)
#define DMAC0_CHCTRL_6S_CLRINTMSK_SHIFT                                        (17u)
#define DMAC0_CHCFG_6S_SEL                                                     (0x00000007u)
#define DMAC0_CHCFG_6S_SEL_SHIFT                                               (0u)
#define DMAC0_CHCFG_6S_REQD                                                    (0x00000008u)
#define DMAC0_CHCFG_6S_REQD_SHIFT                                              (3u)
#define DMAC0_CHCFG_6S_LOEN                                                    (0x00000010u)
#define DMAC0_CHCFG_6S_LOEN_SHIFT                                              (4u)
#define DMAC0_CHCFG_6S_HIEN                                                    (0x00000020u)
#define DMAC0_CHCFG_6S_HIEN_SHIFT                                              (5u)
#define DMAC0_CHCFG_6S_LVL                                                     (0x00000040u)
#define DMAC0_CHCFG_6S_LVL_SHIFT                                               (6u)
#define DMAC0_CHCFG_6S_AM                                                      (0x00000700u)
#define DMAC0_CHCFG_6S_AM_SHIFT                                                (8u)
#define DMAC0_CHCFG_6S_SDS                                                     (0x0000F000u)
#define DMAC0_CHCFG_6S_SDS_SHIFT                                               (12u)
#define DMAC0_CHCFG_6S_DDS                                                     (0x000F0000u)
#define DMAC0_CHCFG_6S_DDS_SHIFT                                               (16u)
#define DMAC0_CHCFG_6S_SAD                                                     (0x00100000u)
#define DMAC0_CHCFG_6S_SAD_SHIFT                                               (20u)
#define DMAC0_CHCFG_6S_DAD                                                     (0x00200000u)
#define DMAC0_CHCFG_6S_DAD_SHIFT                                               (21u)
#define DMAC0_CHCFG_6S_TM                                                      (0x00400000u)
#define DMAC0_CHCFG_6S_TM_SHIFT                                                (22u)
#define DMAC0_CHCFG_6S_DEM                                                     (0x01000000u)
#define DMAC0_CHCFG_6S_DEM_SHIFT                                               (24u)
#define DMAC0_CHCFG_6S_TCM                                                     (0x02000000u)
#define DMAC0_CHCFG_6S_TCM_SHIFT                                               (25u)
#define DMAC0_CHCFG_6S_SBE                                                     (0x08000000u)
#define DMAC0_CHCFG_6S_SBE_SHIFT                                               (27u)
#define DMAC0_CHCFG_6S_RSEL                                                    (0x10000000u)
#define DMAC0_CHCFG_6S_RSEL_SHIFT                                              (28u)
#define DMAC0_CHCFG_6S_RSW                                                     (0x20000000u)
#define DMAC0_CHCFG_6S_RSW_SHIFT                                               (29u)
#define DMAC0_CHCFG_6S_REN                                                     (0x40000000u)
#define DMAC0_CHCFG_6S_REN_SHIFT                                               (30u)
#define DMAC0_CHCFG_6S_DMS                                                     (0x80000000u)
#define DMAC0_CHCFG_6S_DMS_SHIFT                                               (31u)
#define DMAC0_CHITVL_6S_ITVL                                                   (0x0000FFFFu)
#define DMAC0_CHITVL_6S_ITVL_SHIFT                                             (0u)
#define DMAC0_CHEXT_6S_SPR                                                     (0x00000007u)
#define DMAC0_CHEXT_6S_SPR_SHIFT                                               (0u)
#define DMAC0_CHEXT_6S_SCA                                                     (0x000000F0u)
#define DMAC0_CHEXT_6S_SCA_SHIFT                                               (4u)
#define DMAC0_CHEXT_6S_DPR                                                     (0x00000700u)
#define DMAC0_CHEXT_6S_DPR_SHIFT                                               (8u)
#define DMAC0_CHEXT_6S_DCA                                                     (0x0000F000u)
#define DMAC0_CHEXT_6S_DCA_SHIFT                                               (12u)
#define DMAC0_NXLA_6S_NXLA                                                     (0xFFFFFFFFu)
#define DMAC0_NXLA_6S_NXLA_SHIFT                                               (0u)
#define DMAC0_CRLA_6S_CRLA                                                     (0xFFFFFFFFu)
#define DMAC0_CRLA_6S_CRLA_SHIFT                                               (0u)
#define DMAC0_N0SA_7S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N0SA_7S_SA_SHIFT                                                 (0u)
#define DMAC0_N0DA_7S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N0DA_7S_DA_SHIFT                                                 (0u)
#define DMAC0_N0TB_7S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N0TB_7S_TB_SHIFT                                                 (0u)
#define DMAC0_N1SA_7S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N1SA_7S_SA_SHIFT                                                 (0u)
#define DMAC0_N1DA_7S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N1DA_7S_DA_SHIFT                                                 (0u)
#define DMAC0_N1TB_7S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N1TB_7S_TB_SHIFT                                                 (0u)
#define DMAC0_CRSA_7S_CRSA                                                     (0xFFFFFFFFu)
#define DMAC0_CRSA_7S_CRSA_SHIFT                                               (0u)
#define DMAC0_CRDA_7S_CRDA                                                     (0xFFFFFFFFu)
#define DMAC0_CRDA_7S_CRDA_SHIFT                                               (0u)
#define DMAC0_CRTB_7S_CRTB                                                     (0xFFFFFFFFu)
#define DMAC0_CRTB_7S_CRTB_SHIFT                                               (0u)
#define DMAC0_CHSTAT_7S_EN                                                     (0x00000001u)
#define DMAC0_CHSTAT_7S_EN_SHIFT                                               (0u)
#define DMAC0_CHSTAT_7S_RQST                                                   (0x00000002u)
#define DMAC0_CHSTAT_7S_RQST_SHIFT                                             (1u)
#define DMAC0_CHSTAT_7S_TACT                                                   (0x00000004u)
#define DMAC0_CHSTAT_7S_TACT_SHIFT                                             (2u)
#define DMAC0_CHSTAT_7S_SUS                                                    (0x00000008u)
#define DMAC0_CHSTAT_7S_SUS_SHIFT                                              (3u)
#define DMAC0_CHSTAT_7S_ER                                                     (0x00000010u)
#define DMAC0_CHSTAT_7S_ER_SHIFT                                               (4u)
#define DMAC0_CHSTAT_7S_END                                                    (0x00000020u)
#define DMAC0_CHSTAT_7S_END_SHIFT                                              (5u)
#define DMAC0_CHSTAT_7S_TC                                                     (0x00000040u)
#define DMAC0_CHSTAT_7S_TC_SHIFT                                               (6u)
#define DMAC0_CHSTAT_7S_SR                                                     (0x00000080u)
#define DMAC0_CHSTAT_7S_SR_SHIFT                                               (7u)
#define DMAC0_CHSTAT_7S_DL                                                     (0x00000100u)
#define DMAC0_CHSTAT_7S_DL_SHIFT                                               (8u)
#define DMAC0_CHSTAT_7S_DW                                                     (0x00000200u)
#define DMAC0_CHSTAT_7S_DW_SHIFT                                               (9u)
#define DMAC0_CHSTAT_7S_DER                                                    (0x00000400u)
#define DMAC0_CHSTAT_7S_DER_SHIFT                                              (10u)
#define DMAC0_CHSTAT_7S_MODE                                                   (0x00000800u)
#define DMAC0_CHSTAT_7S_MODE_SHIFT                                             (11u)
#define DMAC0_CHSTAT_7S_INTMSK                                                 (0x00010000u)
#define DMAC0_CHSTAT_7S_INTMSK_SHIFT                                           (16u)
#define DMAC0_CHCTRL_7S_SETEN                                                  (0x00000001u)
#define DMAC0_CHCTRL_7S_SETEN_SHIFT                                            (0u)
#define DMAC0_CHCTRL_7S_CLREN                                                  (0x00000002u)
#define DMAC0_CHCTRL_7S_CLREN_SHIFT                                            (1u)
#define DMAC0_CHCTRL_7S_STG                                                    (0x00000004u)
#define DMAC0_CHCTRL_7S_STG_SHIFT                                              (2u)
#define DMAC0_CHCTRL_7S_SWRST                                                  (0x00000008u)
#define DMAC0_CHCTRL_7S_SWRST_SHIFT                                            (3u)
#define DMAC0_CHCTRL_7S_CLRQ                                                   (0x00000010u)
#define DMAC0_CHCTRL_7S_CLRQ_SHIFT                                             (4u)
#define DMAC0_CHCTRL_7S_CLREND                                                 (0x00000020u)
#define DMAC0_CHCTRL_7S_CLREND_SHIFT                                           (5u)
#define DMAC0_CHCTRL_7S_CLRTC                                                  (0x00000040u)
#define DMAC0_CHCTRL_7S_CLRTC_SHIFT                                            (6u)
#define DMAC0_CHCTRL_7S_SETSUS                                                 (0x00000100u)
#define DMAC0_CHCTRL_7S_SETSUS_SHIFT                                           (8u)
#define DMAC0_CHCTRL_7S_CLRSUS                                                 (0x00000200u)
#define DMAC0_CHCTRL_7S_CLRSUS_SHIFT                                           (9u)
#define DMAC0_CHCTRL_7S_SETINTMSK                                              (0x00010000u)
#define DMAC0_CHCTRL_7S_SETINTMSK_SHIFT                                        (16u)
#define DMAC0_CHCTRL_7S_CLRINTMSK                                              (0x00020000u)
#define DMAC0_CHCTRL_7S_CLRINTMSK_SHIFT                                        (17u)
#define DMAC0_CHCFG_7S_SEL                                                     (0x00000007u)
#define DMAC0_CHCFG_7S_SEL_SHIFT                                               (0u)
#define DMAC0_CHCFG_7S_REQD                                                    (0x00000008u)
#define DMAC0_CHCFG_7S_REQD_SHIFT                                              (3u)
#define DMAC0_CHCFG_7S_LOEN                                                    (0x00000010u)
#define DMAC0_CHCFG_7S_LOEN_SHIFT                                              (4u)
#define DMAC0_CHCFG_7S_HIEN                                                    (0x00000020u)
#define DMAC0_CHCFG_7S_HIEN_SHIFT                                              (5u)
#define DMAC0_CHCFG_7S_LVL                                                     (0x00000040u)
#define DMAC0_CHCFG_7S_LVL_SHIFT                                               (6u)
#define DMAC0_CHCFG_7S_AM                                                      (0x00000700u)
#define DMAC0_CHCFG_7S_AM_SHIFT                                                (8u)
#define DMAC0_CHCFG_7S_SDS                                                     (0x0000F000u)
#define DMAC0_CHCFG_7S_SDS_SHIFT                                               (12u)
#define DMAC0_CHCFG_7S_DDS                                                     (0x000F0000u)
#define DMAC0_CHCFG_7S_DDS_SHIFT                                               (16u)
#define DMAC0_CHCFG_7S_SAD                                                     (0x00100000u)
#define DMAC0_CHCFG_7S_SAD_SHIFT                                               (20u)
#define DMAC0_CHCFG_7S_DAD                                                     (0x00200000u)
#define DMAC0_CHCFG_7S_DAD_SHIFT                                               (21u)
#define DMAC0_CHCFG_7S_TM                                                      (0x00400000u)
#define DMAC0_CHCFG_7S_TM_SHIFT                                                (22u)
#define DMAC0_CHCFG_7S_DEM                                                     (0x01000000u)
#define DMAC0_CHCFG_7S_DEM_SHIFT                                               (24u)
#define DMAC0_CHCFG_7S_TCM                                                     (0x02000000u)
#define DMAC0_CHCFG_7S_TCM_SHIFT                                               (25u)
#define DMAC0_CHCFG_7S_SBE                                                     (0x08000000u)
#define DMAC0_CHCFG_7S_SBE_SHIFT                                               (27u)
#define DMAC0_CHCFG_7S_RSEL                                                    (0x10000000u)
#define DMAC0_CHCFG_7S_RSEL_SHIFT                                              (28u)
#define DMAC0_CHCFG_7S_RSW                                                     (0x20000000u)
#define DMAC0_CHCFG_7S_RSW_SHIFT                                               (29u)
#define DMAC0_CHCFG_7S_REN                                                     (0x40000000u)
#define DMAC0_CHCFG_7S_REN_SHIFT                                               (30u)
#define DMAC0_CHCFG_7S_DMS                                                     (0x80000000u)
#define DMAC0_CHCFG_7S_DMS_SHIFT                                               (31u)
#define DMAC0_CHITVL_7S_ITVL                                                   (0x0000FFFFu)
#define DMAC0_CHITVL_7S_ITVL_SHIFT                                             (0u)
#define DMAC0_CHEXT_7S_SPR                                                     (0x00000007u)
#define DMAC0_CHEXT_7S_SPR_SHIFT                                               (0u)
#define DMAC0_CHEXT_7S_SCA                                                     (0x000000F0u)
#define DMAC0_CHEXT_7S_SCA_SHIFT                                               (4u)
#define DMAC0_CHEXT_7S_DPR                                                     (0x00000700u)
#define DMAC0_CHEXT_7S_DPR_SHIFT                                               (8u)
#define DMAC0_CHEXT_7S_DCA                                                     (0x0000F000u)
#define DMAC0_CHEXT_7S_DCA_SHIFT                                               (12u)
#define DMAC0_NXLA_7S_NXLA                                                     (0xFFFFFFFFu)
#define DMAC0_NXLA_7S_NXLA_SHIFT                                               (0u)
#define DMAC0_CRLA_7S_CRLA                                                     (0xFFFFFFFFu)
#define DMAC0_CRLA_7S_CRLA_SHIFT                                               (0u)
#define DMAC0_DCTRL_0_7S_PR                                                    (0x00000001u)
#define DMAC0_DCTRL_0_7S_PR_SHIFT                                              (0u)
#define DMAC0_DCTRL_0_7S_LVINT                                                 (0x00000002u)
#define DMAC0_DCTRL_0_7S_LVINT_SHIFT                                           (1u)
#define DMAC0_DCTRL_0_7S_LDPR                                                  (0x00070000u)
#define DMAC0_DCTRL_0_7S_LDPR_SHIFT                                            (16u)
#define DMAC0_DCTRL_0_7S_LDCA                                                  (0x00F00000u)
#define DMAC0_DCTRL_0_7S_LDCA_SHIFT                                            (20u)
#define DMAC0_DCTRL_0_7S_LWPR                                                  (0x07000000u)
#define DMAC0_DCTRL_0_7S_LWPR_SHIFT                                            (24u)
#define DMAC0_DCTRL_0_7S_LWCA                                                  (0xF0000000u)
#define DMAC0_DCTRL_0_7S_LWCA_SHIFT                                            (28u)
#define DMAC0_DSTAT_EN_0_7S_EN0                                                (0x00000001u)
#define DMAC0_DSTAT_EN_0_7S_EN0_SHIFT                                          (0u)
#define DMAC0_DSTAT_EN_0_7S_EN1                                                (0x00000002u)
#define DMAC0_DSTAT_EN_0_7S_EN1_SHIFT                                          (1u)
#define DMAC0_DSTAT_EN_0_7S_EN2                                                (0x00000004u)
#define DMAC0_DSTAT_EN_0_7S_EN2_SHIFT                                          (2u)
#define DMAC0_DSTAT_EN_0_7S_EN3                                                (0x00000008u)
#define DMAC0_DSTAT_EN_0_7S_EN3_SHIFT                                          (3u)
#define DMAC0_DSTAT_EN_0_7S_EN4                                                (0x00000010u)
#define DMAC0_DSTAT_EN_0_7S_EN4_SHIFT                                          (4u)
#define DMAC0_DSTAT_EN_0_7S_EN5                                                (0x00000020u)
#define DMAC0_DSTAT_EN_0_7S_EN5_SHIFT                                          (5u)
#define DMAC0_DSTAT_EN_0_7S_EN6                                                (0x00000040u)
#define DMAC0_DSTAT_EN_0_7S_EN6_SHIFT                                          (6u)
#define DMAC0_DSTAT_EN_0_7S_EN7                                                (0x00000080u)
#define DMAC0_DSTAT_EN_0_7S_EN7_SHIFT                                          (7u)
#define DMAC0_DSTAT_ER_0_7S_ER0                                                (0x00000001u)
#define DMAC0_DSTAT_ER_0_7S_ER0_SHIFT                                          (0u)
#define DMAC0_DSTAT_ER_0_7S_ER1                                                (0x00000002u)
#define DMAC0_DSTAT_ER_0_7S_ER1_SHIFT                                          (1u)
#define DMAC0_DSTAT_ER_0_7S_ER2                                                (0x00000004u)
#define DMAC0_DSTAT_ER_0_7S_ER2_SHIFT                                          (2u)
#define DMAC0_DSTAT_ER_0_7S_ER3                                                (0x00000008u)
#define DMAC0_DSTAT_ER_0_7S_ER3_SHIFT                                          (3u)
#define DMAC0_DSTAT_ER_0_7S_ER4                                                (0x00000010u)
#define DMAC0_DSTAT_ER_0_7S_ER4_SHIFT                                          (4u)
#define DMAC0_DSTAT_ER_0_7S_ER5                                                (0x00000020u)
#define DMAC0_DSTAT_ER_0_7S_ER5_SHIFT                                          (5u)
#define DMAC0_DSTAT_ER_0_7S_ER6                                                (0x00000040u)
#define DMAC0_DSTAT_ER_0_7S_ER6_SHIFT                                          (6u)
#define DMAC0_DSTAT_ER_0_7S_ER7                                                (0x00000080u)
#define DMAC0_DSTAT_ER_0_7S_ER7_SHIFT                                          (7u)
#define DMAC0_DSTAT_END_0_7S_END0                                              (0x00000001u)
#define DMAC0_DSTAT_END_0_7S_END0_SHIFT                                        (0u)
#define DMAC0_DSTAT_END_0_7S_END1                                              (0x00000002u)
#define DMAC0_DSTAT_END_0_7S_END1_SHIFT                                        (1u)
#define DMAC0_DSTAT_END_0_7S_END2                                              (0x00000004u)
#define DMAC0_DSTAT_END_0_7S_END2_SHIFT                                        (2u)
#define DMAC0_DSTAT_END_0_7S_END3                                              (0x00000008u)
#define DMAC0_DSTAT_END_0_7S_END3_SHIFT                                        (3u)
#define DMAC0_DSTAT_END_0_7S_END4                                              (0x00000010u)
#define DMAC0_DSTAT_END_0_7S_END4_SHIFT                                        (4u)
#define DMAC0_DSTAT_END_0_7S_END5                                              (0x00000020u)
#define DMAC0_DSTAT_END_0_7S_END5_SHIFT                                        (5u)
#define DMAC0_DSTAT_END_0_7S_END6                                              (0x00000040u)
#define DMAC0_DSTAT_END_0_7S_END6_SHIFT                                        (6u)
#define DMAC0_DSTAT_END_0_7S_END7                                              (0x00000080u)
#define DMAC0_DSTAT_END_0_7S_END7_SHIFT                                        (7u)
#define DMAC0_DSTAT_TC_0_7S_TC0                                                (0x00000001u)
#define DMAC0_DSTAT_TC_0_7S_TC0_SHIFT                                          (0u)
#define DMAC0_DSTAT_TC_0_7S_TC1                                                (0x00000002u)
#define DMAC0_DSTAT_TC_0_7S_TC1_SHIFT                                          (1u)
#define DMAC0_DSTAT_TC_0_7S_TC2                                                (0x00000004u)
#define DMAC0_DSTAT_TC_0_7S_TC2_SHIFT                                          (2u)
#define DMAC0_DSTAT_TC_0_7S_TC3                                                (0x00000008u)
#define DMAC0_DSTAT_TC_0_7S_TC3_SHIFT                                          (3u)
#define DMAC0_DSTAT_TC_0_7S_TC4                                                (0x00000010u)
#define DMAC0_DSTAT_TC_0_7S_TC4_SHIFT                                          (4u)
#define DMAC0_DSTAT_TC_0_7S_TC5                                                (0x00000020u)
#define DMAC0_DSTAT_TC_0_7S_TC5_SHIFT                                          (5u)
#define DMAC0_DSTAT_TC_0_7S_TC6                                                (0x00000040u)
#define DMAC0_DSTAT_TC_0_7S_TC6_SHIFT                                          (6u)
#define DMAC0_DSTAT_TC_0_7S_TC7                                                (0x00000080u)
#define DMAC0_DSTAT_TC_0_7S_TC7_SHIFT                                          (7u)
#define DMAC0_DSTAT_SUS_0_7S_SUS0                                              (0x00000001u)
#define DMAC0_DSTAT_SUS_0_7S_SUS0_SHIFT                                        (0u)
#define DMAC0_DSTAT_SUS_0_7S_SUS1                                              (0x00000002u)
#define DMAC0_DSTAT_SUS_0_7S_SUS1_SHIFT                                        (1u)
#define DMAC0_DSTAT_SUS_0_7S_SUS2                                              (0x00000004u)
#define DMAC0_DSTAT_SUS_0_7S_SUS2_SHIFT                                        (2u)
#define DMAC0_DSTAT_SUS_0_7S_SUS3                                              (0x00000008u)
#define DMAC0_DSTAT_SUS_0_7S_SUS3_SHIFT                                        (3u)
#define DMAC0_DSTAT_SUS_0_7S_SUS4                                              (0x00000010u)
#define DMAC0_DSTAT_SUS_0_7S_SUS4_SHIFT                                        (4u)
#define DMAC0_DSTAT_SUS_0_7S_SUS5                                              (0x00000020u)
#define DMAC0_DSTAT_SUS_0_7S_SUS5_SHIFT                                        (5u)
#define DMAC0_DSTAT_SUS_0_7S_SUS6                                              (0x00000040u)
#define DMAC0_DSTAT_SUS_0_7S_SUS6_SHIFT                                        (6u)
#define DMAC0_DSTAT_SUS_0_7S_SUS7                                              (0x00000080u)
#define DMAC0_DSTAT_SUS_0_7S_SUS7_SHIFT                                        (7u)
#define DMAC0_N0SA_8S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N0SA_8S_SA_SHIFT                                                 (0u)
#define DMAC0_N0DA_8S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N0DA_8S_DA_SHIFT                                                 (0u)
#define DMAC0_N0TB_8S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N0TB_8S_TB_SHIFT                                                 (0u)
#define DMAC0_N1SA_8S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N1SA_8S_SA_SHIFT                                                 (0u)
#define DMAC0_N1DA_8S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N1DA_8S_DA_SHIFT                                                 (0u)
#define DMAC0_N1TB_8S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N1TB_8S_TB_SHIFT                                                 (0u)
#define DMAC0_CRSA_8S_CRSA                                                     (0xFFFFFFFFu)
#define DMAC0_CRSA_8S_CRSA_SHIFT                                               (0u)
#define DMAC0_CRDA_8S_CRDA                                                     (0xFFFFFFFFu)
#define DMAC0_CRDA_8S_CRDA_SHIFT                                               (0u)
#define DMAC0_CRTB_8S_CRTB                                                     (0xFFFFFFFFu)
#define DMAC0_CRTB_8S_CRTB_SHIFT                                               (0u)
#define DMAC0_CHSTAT_8S_EN                                                     (0x00000001u)
#define DMAC0_CHSTAT_8S_EN_SHIFT                                               (0u)
#define DMAC0_CHSTAT_8S_RQST                                                   (0x00000002u)
#define DMAC0_CHSTAT_8S_RQST_SHIFT                                             (1u)
#define DMAC0_CHSTAT_8S_TACT                                                   (0x00000004u)
#define DMAC0_CHSTAT_8S_TACT_SHIFT                                             (2u)
#define DMAC0_CHSTAT_8S_SUS                                                    (0x00000008u)
#define DMAC0_CHSTAT_8S_SUS_SHIFT                                              (3u)
#define DMAC0_CHSTAT_8S_ER                                                     (0x00000010u)
#define DMAC0_CHSTAT_8S_ER_SHIFT                                               (4u)
#define DMAC0_CHSTAT_8S_END                                                    (0x00000020u)
#define DMAC0_CHSTAT_8S_END_SHIFT                                              (5u)
#define DMAC0_CHSTAT_8S_TC                                                     (0x00000040u)
#define DMAC0_CHSTAT_8S_TC_SHIFT                                               (6u)
#define DMAC0_CHSTAT_8S_SR                                                     (0x00000080u)
#define DMAC0_CHSTAT_8S_SR_SHIFT                                               (7u)
#define DMAC0_CHSTAT_8S_DL                                                     (0x00000100u)
#define DMAC0_CHSTAT_8S_DL_SHIFT                                               (8u)
#define DMAC0_CHSTAT_8S_DW                                                     (0x00000200u)
#define DMAC0_CHSTAT_8S_DW_SHIFT                                               (9u)
#define DMAC0_CHSTAT_8S_DER                                                    (0x00000400u)
#define DMAC0_CHSTAT_8S_DER_SHIFT                                              (10u)
#define DMAC0_CHSTAT_8S_MODE                                                   (0x00000800u)
#define DMAC0_CHSTAT_8S_MODE_SHIFT                                             (11u)
#define DMAC0_CHSTAT_8S_INTMSK                                                 (0x00010000u)
#define DMAC0_CHSTAT_8S_INTMSK_SHIFT                                           (16u)
#define DMAC0_CHCTRL_8S_SETEN                                                  (0x00000001u)
#define DMAC0_CHCTRL_8S_SETEN_SHIFT                                            (0u)
#define DMAC0_CHCTRL_8S_CLREN                                                  (0x00000002u)
#define DMAC0_CHCTRL_8S_CLREN_SHIFT                                            (1u)
#define DMAC0_CHCTRL_8S_STG                                                    (0x00000004u)
#define DMAC0_CHCTRL_8S_STG_SHIFT                                              (2u)
#define DMAC0_CHCTRL_8S_SWRST                                                  (0x00000008u)
#define DMAC0_CHCTRL_8S_SWRST_SHIFT                                            (3u)
#define DMAC0_CHCTRL_8S_CLRQ                                                   (0x00000010u)
#define DMAC0_CHCTRL_8S_CLRQ_SHIFT                                             (4u)
#define DMAC0_CHCTRL_8S_CLREND                                                 (0x00000020u)
#define DMAC0_CHCTRL_8S_CLREND_SHIFT                                           (5u)
#define DMAC0_CHCTRL_8S_CLRTC                                                  (0x00000040u)
#define DMAC0_CHCTRL_8S_CLRTC_SHIFT                                            (6u)
#define DMAC0_CHCTRL_8S_SETSUS                                                 (0x00000100u)
#define DMAC0_CHCTRL_8S_SETSUS_SHIFT                                           (8u)
#define DMAC0_CHCTRL_8S_CLRSUS                                                 (0x00000200u)
#define DMAC0_CHCTRL_8S_CLRSUS_SHIFT                                           (9u)
#define DMAC0_CHCTRL_8S_SETINTMSK                                              (0x00010000u)
#define DMAC0_CHCTRL_8S_SETINTMSK_SHIFT                                        (16u)
#define DMAC0_CHCTRL_8S_CLRINTMSK                                              (0x00020000u)
#define DMAC0_CHCTRL_8S_CLRINTMSK_SHIFT                                        (17u)
#define DMAC0_CHCFG_8S_SEL                                                     (0x00000007u)
#define DMAC0_CHCFG_8S_SEL_SHIFT                                               (0u)
#define DMAC0_CHCFG_8S_REQD                                                    (0x00000008u)
#define DMAC0_CHCFG_8S_REQD_SHIFT                                              (3u)
#define DMAC0_CHCFG_8S_LOEN                                                    (0x00000010u)
#define DMAC0_CHCFG_8S_LOEN_SHIFT                                              (4u)
#define DMAC0_CHCFG_8S_HIEN                                                    (0x00000020u)
#define DMAC0_CHCFG_8S_HIEN_SHIFT                                              (5u)
#define DMAC0_CHCFG_8S_LVL                                                     (0x00000040u)
#define DMAC0_CHCFG_8S_LVL_SHIFT                                               (6u)
#define DMAC0_CHCFG_8S_AM                                                      (0x00000700u)
#define DMAC0_CHCFG_8S_AM_SHIFT                                                (8u)
#define DMAC0_CHCFG_8S_SDS                                                     (0x0000F000u)
#define DMAC0_CHCFG_8S_SDS_SHIFT                                               (12u)
#define DMAC0_CHCFG_8S_DDS                                                     (0x000F0000u)
#define DMAC0_CHCFG_8S_DDS_SHIFT                                               (16u)
#define DMAC0_CHCFG_8S_SAD                                                     (0x00100000u)
#define DMAC0_CHCFG_8S_SAD_SHIFT                                               (20u)
#define DMAC0_CHCFG_8S_DAD                                                     (0x00200000u)
#define DMAC0_CHCFG_8S_DAD_SHIFT                                               (21u)
#define DMAC0_CHCFG_8S_TM                                                      (0x00400000u)
#define DMAC0_CHCFG_8S_TM_SHIFT                                                (22u)
#define DMAC0_CHCFG_8S_DEM                                                     (0x01000000u)
#define DMAC0_CHCFG_8S_DEM_SHIFT                                               (24u)
#define DMAC0_CHCFG_8S_TCM                                                     (0x02000000u)
#define DMAC0_CHCFG_8S_TCM_SHIFT                                               (25u)
#define DMAC0_CHCFG_8S_SBE                                                     (0x08000000u)
#define DMAC0_CHCFG_8S_SBE_SHIFT                                               (27u)
#define DMAC0_CHCFG_8S_RSEL                                                    (0x10000000u)
#define DMAC0_CHCFG_8S_RSEL_SHIFT                                              (28u)
#define DMAC0_CHCFG_8S_RSW                                                     (0x20000000u)
#define DMAC0_CHCFG_8S_RSW_SHIFT                                               (29u)
#define DMAC0_CHCFG_8S_REN                                                     (0x40000000u)
#define DMAC0_CHCFG_8S_REN_SHIFT                                               (30u)
#define DMAC0_CHCFG_8S_DMS                                                     (0x80000000u)
#define DMAC0_CHCFG_8S_DMS_SHIFT                                               (31u)
#define DMAC0_CHITVL_8S_ITVL                                                   (0x0000FFFFu)
#define DMAC0_CHITVL_8S_ITVL_SHIFT                                             (0u)
#define DMAC0_CHEXT_8S_SPR                                                     (0x00000007u)
#define DMAC0_CHEXT_8S_SPR_SHIFT                                               (0u)
#define DMAC0_CHEXT_8S_SCA                                                     (0x000000F0u)
#define DMAC0_CHEXT_8S_SCA_SHIFT                                               (4u)
#define DMAC0_CHEXT_8S_DPR                                                     (0x00000700u)
#define DMAC0_CHEXT_8S_DPR_SHIFT                                               (8u)
#define DMAC0_CHEXT_8S_DCA                                                     (0x0000F000u)
#define DMAC0_CHEXT_8S_DCA_SHIFT                                               (12u)
#define DMAC0_NXLA_8S_NXLA                                                     (0xFFFFFFFFu)
#define DMAC0_NXLA_8S_NXLA_SHIFT                                               (0u)
#define DMAC0_CRLA_8S_CRLA                                                     (0xFFFFFFFFu)
#define DMAC0_CRLA_8S_CRLA_SHIFT                                               (0u)
#define DMAC0_N0SA_9S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N0SA_9S_SA_SHIFT                                                 (0u)
#define DMAC0_N0DA_9S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N0DA_9S_DA_SHIFT                                                 (0u)
#define DMAC0_N0TB_9S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N0TB_9S_TB_SHIFT                                                 (0u)
#define DMAC0_N1SA_9S_SA                                                       (0xFFFFFFFFu)
#define DMAC0_N1SA_9S_SA_SHIFT                                                 (0u)
#define DMAC0_N1DA_9S_DA                                                       (0xFFFFFFFFu)
#define DMAC0_N1DA_9S_DA_SHIFT                                                 (0u)
#define DMAC0_N1TB_9S_TB                                                       (0xFFFFFFFFu)
#define DMAC0_N1TB_9S_TB_SHIFT                                                 (0u)
#define DMAC0_CRSA_9S_CRSA                                                     (0xFFFFFFFFu)
#define DMAC0_CRSA_9S_CRSA_SHIFT                                               (0u)
#define DMAC0_CRDA_9S_CRDA                                                     (0xFFFFFFFFu)
#define DMAC0_CRDA_9S_CRDA_SHIFT                                               (0u)
#define DMAC0_CRTB_9S_CRTB                                                     (0xFFFFFFFFu)
#define DMAC0_CRTB_9S_CRTB_SHIFT                                               (0u)
#define DMAC0_CHSTAT_9S_EN                                                     (0x00000001u)
#define DMAC0_CHSTAT_9S_EN_SHIFT                                               (0u)
#define DMAC0_CHSTAT_9S_RQST                                                   (0x00000002u)
#define DMAC0_CHSTAT_9S_RQST_SHIFT                                             (1u)
#define DMAC0_CHSTAT_9S_TACT                                                   (0x00000004u)
#define DMAC0_CHSTAT_9S_TACT_SHIFT                                             (2u)
#define DMAC0_CHSTAT_9S_SUS                                                    (0x00000008u)
#define DMAC0_CHSTAT_9S_SUS_SHIFT                                              (3u)
#define DMAC0_CHSTAT_9S_ER                                                     (0x00000010u)
#define DMAC0_CHSTAT_9S_ER_SHIFT                                               (4u)
#define DMAC0_CHSTAT_9S_END                                                    (0x00000020u)
#define DMAC0_CHSTAT_9S_END_SHIFT                                              (5u)
#define DMAC0_CHSTAT_9S_TC                                                     (0x00000040u)
#define DMAC0_CHSTAT_9S_TC_SHIFT                                               (6u)
#define DMAC0_CHSTAT_9S_SR                                                     (0x00000080u)
#define DMAC0_CHSTAT_9S_SR_SHIFT                                               (7u)
#define DMAC0_CHSTAT_9S_DL                                                     (0x00000100u)
#define DMAC0_CHSTAT_9S_DL_SHIFT                                               (8u)
#define DMAC0_CHSTAT_9S_DW                                                     (0x00000200u)
#define DMAC0_CHSTAT_9S_DW_SHIFT                                               (9u)
#define DMAC0_CHSTAT_9S_DER                                                    (0x00000400u)
#define DMAC0_CHSTAT_9S_DER_SHIFT                                              (10u)
#define DMAC0_CHSTAT_9S_MODE                                                   (0x00000800u)
#define DMAC0_CHSTAT_9S_MODE_SHIFT                                             (11u)
#define DMAC0_CHSTAT_9S_INTMSK                                                 (0x00010000u)
#define DMAC0_CHSTAT_9S_INTMSK_SHIFT                                           (16u)
#define DMAC0_CHCTRL_9S_SETEN                                                  (0x00000001u)
#define DMAC0_CHCTRL_9S_SETEN_SHIFT                                            (0u)
#define DMAC0_CHCTRL_9S_CLREN                                                  (0x00000002u)
#define DMAC0_CHCTRL_9S_CLREN_SHIFT                                            (1u)
#define DMAC0_CHCTRL_9S_STG                                                    (0x00000004u)
#define DMAC0_CHCTRL_9S_STG_SHIFT                                              (2u)
#define DMAC0_CHCTRL_9S_SWRST                                                  (0x00000008u)
#define DMAC0_CHCTRL_9S_SWRST_SHIFT                                            (3u)
#define DMAC0_CHCTRL_9S_CLRQ                                                   (0x00000010u)
#define DMAC0_CHCTRL_9S_CLRQ_SHIFT                                             (4u)
#define DMAC0_CHCTRL_9S_CLREND                                                 (0x00000020u)
#define DMAC0_CHCTRL_9S_CLREND_SHIFT                                           (5u)
#define DMAC0_CHCTRL_9S_CLRTC                                                  (0x00000040u)
#define DMAC0_CHCTRL_9S_CLRTC_SHIFT                                            (6u)
#define DMAC0_CHCTRL_9S_SETSUS                                                 (0x00000100u)
#define DMAC0_CHCTRL_9S_SETSUS_SHIFT                                           (8u)
#define DMAC0_CHCTRL_9S_CLRSUS                                                 (0x00000200u)
#define DMAC0_CHCTRL_9S_CLRSUS_SHIFT                                           (9u)
#define DMAC0_CHCTRL_9S_SETINTMSK                                              (0x00010000u)
#define DMAC0_CHCTRL_9S_SETINTMSK_SHIFT                                        (16u)
#define DMAC0_CHCTRL_9S_CLRINTMSK                                              (0x00020000u)
#define DMAC0_CHCTRL_9S_CLRINTMSK_SHIFT                                        (17u)
#define DMAC0_CHCFG_9S_SEL                                                     (0x00000007u)
#define DMAC0_CHCFG_9S_SEL_SHIFT                                               (0u)
#define DMAC0_CHCFG_9S_REQD                                                    (0x00000008u)
#define DMAC0_CHCFG_9S_REQD_SHIFT                                              (3u)
#define DMAC0_CHCFG_9S_LOEN                                                    (0x00000010u)
#define DMAC0_CHCFG_9S_LOEN_SHIFT                                              (4u)
#define DMAC0_CHCFG_9S_HIEN                                                    (0x00000020u)
#define DMAC0_CHCFG_9S_HIEN_SHIFT                                              (5u)
#define DMAC0_CHCFG_9S_LVL                                                     (0x00000040u)
#define DMAC0_CHCFG_9S_LVL_SHIFT                                               (6u)
#define DMAC0_CHCFG_9S_AM                                                      (0x00000700u)
#define DMAC0_CHCFG_9S_AM_SHIFT                                                (8u)
#define DMAC0_CHCFG_9S_SDS                                                     (0x0000F000u)
#define DMAC0_CHCFG_9S_SDS_SHIFT                                               (12u)
#define DMAC0_CHCFG_9S_DDS                                                     (0x000F0000u)
#define DMAC0_CHCFG_9S_DDS_SHIFT                                               (16u)
#define DMAC0_CHCFG_9S_SAD                                                     (0x00100000u)
#define DMAC0_CHCFG_9S_SAD_SHIFT                                               (20u)
#define DMAC0_CHCFG_9S_DAD                                                     (0x00200000u)
#define DMAC0_CHCFG_9S_DAD_SHIFT                                               (21u)
#define DMAC0_CHCFG_9S_TM                                                      (0x00400000u)
#define DMAC0_CHCFG_9S_TM_SHIFT                                                (22u)
#define DMAC0_CHCFG_9S_DEM                                                     (0x01000000u)
#define DMAC0_CHCFG_9S_DEM_SHIFT                                               (24u)
#define DMAC0_CHCFG_9S_TCM                                                     (0x02000000u)
#define DMAC0_CHCFG_9S_TCM_SHIFT                                               (25u)
#define DMAC0_CHCFG_9S_SBE                                                     (0x08000000u)
#define DMAC0_CHCFG_9S_SBE_SHIFT                                               (27u)
#define DMAC0_CHCFG_9S_RSEL                                                    (0x10000000u)
#define DMAC0_CHCFG_9S_RSEL_SHIFT                                              (28u)
#define DMAC0_CHCFG_9S_RSW                                                     (0x20000000u)
#define DMAC0_CHCFG_9S_RSW_SHIFT                                               (29u)
#define DMAC0_CHCFG_9S_REN                                                     (0x40000000u)
#define DMAC0_CHCFG_9S_REN_SHIFT                                               (30u)
#define DMAC0_CHCFG_9S_DMS                                                     (0x80000000u)
#define DMAC0_CHCFG_9S_DMS_SHIFT                                               (31u)
#define DMAC0_CHITVL_9S_ITVL                                                   (0x0000FFFFu)
#define DMAC0_CHITVL_9S_ITVL_SHIFT                                             (0u)
#define DMAC0_CHEXT_9S_SPR                                                     (0x00000007u)
#define DMAC0_CHEXT_9S_SPR_SHIFT                                               (0u)
#define DMAC0_CHEXT_9S_SCA                                                     (0x000000F0u)
#define DMAC0_CHEXT_9S_SCA_SHIFT                                               (4u)
#define DMAC0_CHEXT_9S_DPR                                                     (0x00000700u)
#define DMAC0_CHEXT_9S_DPR_SHIFT                                               (8u)
#define DMAC0_CHEXT_9S_DCA                                                     (0x0000F000u)
#define DMAC0_CHEXT_9S_DCA_SHIFT                                               (12u)
#define DMAC0_NXLA_9S_NXLA                                                     (0xFFFFFFFFu)
#define DMAC0_NXLA_9S_NXLA_SHIFT                                               (0u)
#define DMAC0_CRLA_9S_CRLA                                                     (0xFFFFFFFFu)
#define DMAC0_CRLA_9S_CRLA_SHIFT                                               (0u)
#define DMAC0_N0SA_10S_SA                                                      (0xFFFFFFFFu)
#define DMAC0_N0SA_10S_SA_SHIFT                                                (0u)
#define DMAC0_N0DA_10S_DA                                                      (0xFFFFFFFFu)
#define DMAC0_N0DA_10S_DA_SHIFT                                                (0u)
#define DMAC0_N0TB_10S_TB                                                      (0xFFFFFFFFu)
#define DMAC0_N0TB_10S_TB_SHIFT                                                (0u)
#define DMAC0_N1SA_10S_SA                                                      (0xFFFFFFFFu)
#define DMAC0_N1SA_10S_SA_SHIFT                                                (0u)
#define DMAC0_N1DA_10S_DA                                                      (0xFFFFFFFFu)
#define DMAC0_N1DA_10S_DA_SHIFT                                                (0u)
#define DMAC0_N1TB_10S_TB                                                      (0xFFFFFFFFu)
#define DMAC0_N1TB_10S_TB_SHIFT                                                (0u)
#define DMAC0_CRSA_10S_CRSA                                                    (0xFFFFFFFFu)
#define DMAC0_CRSA_10S_CRSA_SHIFT                                              (0u)
#define DMAC0_CRDA_10S_CRDA                                                    (0xFFFFFFFFu)
#define DMAC0_CRDA_10S_CRDA_SHIFT                                              (0u)
#define DMAC0_CRTB_10S_CRTB                                                    (0xFFFFFFFFu)
#define DMAC0_CRTB_10S_CRTB_SHIFT                                              (0u)
#define DMAC0_CHSTAT_10S_EN                                                    (0x00000001u)
#define DMAC0_CHSTAT_10S_EN_SHIFT                                              (0u)
#define DMAC0_CHSTAT_10S_RQST                                                  (0x00000002u)
#define DMAC0_CHSTAT_10S_RQST_SHIFT                                            (1u)
#define DMAC0_CHSTAT_10S_TACT                                                  (0x00000004u)
#define DMAC0_CHSTAT_10S_TACT_SHIFT                                            (2u)
#define DMAC0_CHSTAT_10S_SUS                                                   (0x00000008u)
#define DMAC0_CHSTAT_10S_SUS_SHIFT                                             (3u)
#define DMAC0_CHSTAT_10S_ER                                                    (0x00000010u)
#define DMAC0_CHSTAT_10S_ER_SHIFT                                              (4u)
#define DMAC0_CHSTAT_10S_END                                                   (0x00000020u)
#define DMAC0_CHSTAT_10S_END_SHIFT                                             (5u)
#define DMAC0_CHSTAT_10S_TC                                                    (0x00000040u)
#define DMAC0_CHSTAT_10S_TC_SHIFT                                              (6u)
#define DMAC0_CHSTAT_10S_SR                                                    (0x00000080u)
#define DMAC0_CHSTAT_10S_SR_SHIFT                                              (7u)
#define DMAC0_CHSTAT_10S_DL                                                    (0x00000100u)
#define DMAC0_CHSTAT_10S_DL_SHIFT                                              (8u)
#define DMAC0_CHSTAT_10S_DW                                                    (0x00000200u)
#define DMAC0_CHSTAT_10S_DW_SHIFT                                              (9u)
#define DMAC0_CHSTAT_10S_DER                                                   (0x00000400u)
#define DMAC0_CHSTAT_10S_DER_SHIFT                                             (10u)
#define DMAC0_CHSTAT_10S_MODE                                                  (0x00000800u)
#define DMAC0_CHSTAT_10S_MODE_SHIFT                                            (11u)
#define DMAC0_CHSTAT_10S_INTMSK                                                (0x00010000u)
#define DMAC0_CHSTAT_10S_INTMSK_SHIFT                                          (16u)
#define DMAC0_CHCTRL_10S_SETEN                                                 (0x00000001u)
#define DMAC0_CHCTRL_10S_SETEN_SHIFT                                           (0u)
#define DMAC0_CHCTRL_10S_CLREN                                                 (0x00000002u)
#define DMAC0_CHCTRL_10S_CLREN_SHIFT                                           (1u)
#define DMAC0_CHCTRL_10S_STG                                                   (0x00000004u)
#define DMAC0_CHCTRL_10S_STG_SHIFT                                             (2u)
#define DMAC0_CHCTRL_10S_SWRST                                                 (0x00000008u)
#define DMAC0_CHCTRL_10S_SWRST_SHIFT                                           (3u)
#define DMAC0_CHCTRL_10S_CLRQ                                                  (0x00000010u)
#define DMAC0_CHCTRL_10S_CLRQ_SHIFT                                            (4u)
#define DMAC0_CHCTRL_10S_CLREND                                                (0x00000020u)
#define DMAC0_CHCTRL_10S_CLREND_SHIFT                                          (5u)
#define DMAC0_CHCTRL_10S_CLRTC                                                 (0x00000040u)
#define DMAC0_CHCTRL_10S_CLRTC_SHIFT                                           (6u)
#define DMAC0_CHCTRL_10S_SETSUS                                                (0x00000100u)
#define DMAC0_CHCTRL_10S_SETSUS_SHIFT                                          (8u)
#define DMAC0_CHCTRL_10S_CLRSUS                                                (0x00000200u)
#define DMAC0_CHCTRL_10S_CLRSUS_SHIFT                                          (9u)
#define DMAC0_CHCTRL_10S_SETINTMSK                                             (0x00010000u)
#define DMAC0_CHCTRL_10S_SETINTMSK_SHIFT                                       (16u)
#define DMAC0_CHCTRL_10S_CLRINTMSK                                             (0x00020000u)
#define DMAC0_CHCTRL_10S_CLRINTMSK_SHIFT                                       (17u)
#define DMAC0_CHCFG_10S_SEL                                                    (0x00000007u)
#define DMAC0_CHCFG_10S_SEL_SHIFT                                              (0u)
#define DMAC0_CHCFG_10S_REQD                                                   (0x00000008u)
#define DMAC0_CHCFG_10S_REQD_SHIFT                                             (3u)
#define DMAC0_CHCFG_10S_LOEN                                                   (0x00000010u)
#define DMAC0_CHCFG_10S_LOEN_SHIFT                                             (4u)
#define DMAC0_CHCFG_10S_HIEN                                                   (0x00000020u)
#define DMAC0_CHCFG_10S_HIEN_SHIFT                                             (5u)
#define DMAC0_CHCFG_10S_LVL                                                    (0x00000040u)
#define DMAC0_CHCFG_10S_LVL_SHIFT                                              (6u)
#define DMAC0_CHCFG_10S_AM                                                     (0x00000700u)
#define DMAC0_CHCFG_10S_AM_SHIFT                                               (8u)
#define DMAC0_CHCFG_10S_SDS                                                    (0x0000F000u)
#define DMAC0_CHCFG_10S_SDS_SHIFT                                              (12u)
#define DMAC0_CHCFG_10S_DDS                                                    (0x000F0000u)
#define DMAC0_CHCFG_10S_DDS_SHIFT                                              (16u)
#define DMAC0_CHCFG_10S_SAD                                                    (0x00100000u)
#define DMAC0_CHCFG_10S_SAD_SHIFT                                              (20u)
#define DMAC0_CHCFG_10S_DAD                                                    (0x00200000u)
#define DMAC0_CHCFG_10S_DAD_SHIFT                                              (21u)
#define DMAC0_CHCFG_10S_TM                                                     (0x00400000u)
#define DMAC0_CHCFG_10S_TM_SHIFT                                               (22u)
#define DMAC0_CHCFG_10S_DEM                                                    (0x01000000u)
#define DMAC0_CHCFG_10S_DEM_SHIFT                                              (24u)
#define DMAC0_CHCFG_10S_TCM                                                    (0x02000000u)
#define DMAC0_CHCFG_10S_TCM_SHIFT                                              (25u)
#define DMAC0_CHCFG_10S_SBE                                                    (0x08000000u)
#define DMAC0_CHCFG_10S_SBE_SHIFT                                              (27u)
#define DMAC0_CHCFG_10S_RSEL                                                   (0x10000000u)
#define DMAC0_CHCFG_10S_RSEL_SHIFT                                             (28u)
#define DMAC0_CHCFG_10S_RSW                                                    (0x20000000u)
#define DMAC0_CHCFG_10S_RSW_SHIFT                                              (29u)
#define DMAC0_CHCFG_10S_REN                                                    (0x40000000u)
#define DMAC0_CHCFG_10S_REN_SHIFT                                              (30u)
#define DMAC0_CHCFG_10S_DMS                                                    (0x80000000u)
#define DMAC0_CHCFG_10S_DMS_SHIFT                                              (31u)
#define DMAC0_CHITVL_10S_ITVL                                                  (0x0000FFFFu)
#define DMAC0_CHITVL_10S_ITVL_SHIFT                                            (0u)
#define DMAC0_CHEXT_10S_SPR                                                    (0x00000007u)
#define DMAC0_CHEXT_10S_SPR_SHIFT                                              (0u)
#define DMAC0_CHEXT_10S_SCA                                                    (0x000000F0u)
#define DMAC0_CHEXT_10S_SCA_SHIFT                                              (4u)
#define DMAC0_CHEXT_10S_DPR                                                    (0x00000700u)
#define DMAC0_CHEXT_10S_DPR_SHIFT                                              (8u)
#define DMAC0_CHEXT_10S_DCA                                                    (0x0000F000u)
#define DMAC0_CHEXT_10S_DCA_SHIFT                                              (12u)
#define DMAC0_NXLA_10S_NXLA                                                    (0xFFFFFFFFu)
#define DMAC0_NXLA_10S_NXLA_SHIFT                                              (0u)
#define DMAC0_CRLA_10S_CRLA                                                    (0xFFFFFFFFu)
#define DMAC0_CRLA_10S_CRLA_SHIFT                                              (0u)
#define DMAC0_N0SA_11S_SA                                                      (0xFFFFFFFFu)
#define DMAC0_N0SA_11S_SA_SHIFT                                                (0u)
#define DMAC0_N0DA_11S_DA                                                      (0xFFFFFFFFu)
#define DMAC0_N0DA_11S_DA_SHIFT                                                (0u)
#define DMAC0_N0TB_11S_TB                                                      (0xFFFFFFFFu)
#define DMAC0_N0TB_11S_TB_SHIFT                                                (0u)
#define DMAC0_N1SA_11S_SA                                                      (0xFFFFFFFFu)
#define DMAC0_N1SA_11S_SA_SHIFT                                                (0u)
#define DMAC0_N1DA_11S_DA                                                      (0xFFFFFFFFu)
#define DMAC0_N1DA_11S_DA_SHIFT                                                (0u)
#define DMAC0_N1TB_11S_TB                                                      (0xFFFFFFFFu)
#define DMAC0_N1TB_11S_TB_SHIFT                                                (0u)
#define DMAC0_CRSA_11S_CRSA                                                    (0xFFFFFFFFu)
#define DMAC0_CRSA_11S_CRSA_SHIFT                                              (0u)
#define DMAC0_CRDA_11S_CRDA                                                    (0xFFFFFFFFu)
#define DMAC0_CRDA_11S_CRDA_SHIFT                                              (0u)
#define DMAC0_CRTB_11S_CRTB                                                    (0xFFFFFFFFu)
#define DMAC0_CRTB_11S_CRTB_SHIFT                                              (0u)
#define DMAC0_CHSTAT_11S_EN                                                    (0x00000001u)
#define DMAC0_CHSTAT_11S_EN_SHIFT                                              (0u)
#define DMAC0_CHSTAT_11S_RQST                                                  (0x00000002u)
#define DMAC0_CHSTAT_11S_RQST_SHIFT                                            (1u)
#define DMAC0_CHSTAT_11S_TACT                                                  (0x00000004u)
#define DMAC0_CHSTAT_11S_TACT_SHIFT                                            (2u)
#define DMAC0_CHSTAT_11S_SUS                                                   (0x00000008u)
#define DMAC0_CHSTAT_11S_SUS_SHIFT                                             (3u)
#define DMAC0_CHSTAT_11S_ER                                                    (0x00000010u)
#define DMAC0_CHSTAT_11S_ER_SHIFT                                              (4u)
#define DMAC0_CHSTAT_11S_END                                                   (0x00000020u)
#define DMAC0_CHSTAT_11S_END_SHIFT                                             (5u)
#define DMAC0_CHSTAT_11S_TC                                                    (0x00000040u)
#define DMAC0_CHSTAT_11S_TC_SHIFT                                              (6u)
#define DMAC0_CHSTAT_11S_SR                                                    (0x00000080u)
#define DMAC0_CHSTAT_11S_SR_SHIFT                                              (7u)
#define DMAC0_CHSTAT_11S_DL                                                    (0x00000100u)
#define DMAC0_CHSTAT_11S_DL_SHIFT                                              (8u)
#define DMAC0_CHSTAT_11S_DW                                                    (0x00000200u)
#define DMAC0_CHSTAT_11S_DW_SHIFT                                              (9u)
#define DMAC0_CHSTAT_11S_DER                                                   (0x00000400u)
#define DMAC0_CHSTAT_11S_DER_SHIFT                                             (10u)
#define DMAC0_CHSTAT_11S_MODE                                                  (0x00000800u)
#define DMAC0_CHSTAT_11S_MODE_SHIFT                                            (11u)
#define DMAC0_CHSTAT_11S_INTMSK                                                (0x00010000u)
#define DMAC0_CHSTAT_11S_INTMSK_SHIFT                                          (16u)
#define DMAC0_CHCTRL_11S_SETEN                                                 (0x00000001u)
#define DMAC0_CHCTRL_11S_SETEN_SHIFT                                           (0u)
#define DMAC0_CHCTRL_11S_CLREN                                                 (0x00000002u)
#define DMAC0_CHCTRL_11S_CLREN_SHIFT                                           (1u)
#define DMAC0_CHCTRL_11S_STG                                                   (0x00000004u)
#define DMAC0_CHCTRL_11S_STG_SHIFT                                             (2u)
#define DMAC0_CHCTRL_11S_SWRST                                                 (0x00000008u)
#define DMAC0_CHCTRL_11S_SWRST_SHIFT                                           (3u)
#define DMAC0_CHCTRL_11S_CLRQ                                                  (0x00000010u)
#define DMAC0_CHCTRL_11S_CLRQ_SHIFT                                            (4u)
#define DMAC0_CHCTRL_11S_CLREND                                                (0x00000020u)
#define DMAC0_CHCTRL_11S_CLREND_SHIFT                                          (5u)
#define DMAC0_CHCTRL_11S_CLRTC                                                 (0x00000040u)
#define DMAC0_CHCTRL_11S_CLRTC_SHIFT                                           (6u)
#define DMAC0_CHCTRL_11S_SETSUS                                                (0x00000100u)
#define DMAC0_CHCTRL_11S_SETSUS_SHIFT                                          (8u)
#define DMAC0_CHCTRL_11S_CLRSUS                                                (0x00000200u)
#define DMAC0_CHCTRL_11S_CLRSUS_SHIFT                                          (9u)
#define DMAC0_CHCTRL_11S_SETINTMSK                                             (0x00010000u)
#define DMAC0_CHCTRL_11S_SETINTMSK_SHIFT                                       (16u)
#define DMAC0_CHCTRL_11S_CLRINTMSK                                             (0x00020000u)
#define DMAC0_CHCTRL_11S_CLRINTMSK_SHIFT                                       (17u)
#define DMAC0_CHCFG_11S_SEL                                                    (0x00000007u)
#define DMAC0_CHCFG_11S_SEL_SHIFT                                              (0u)
#define DMAC0_CHCFG_11S_REQD                                                   (0x00000008u)
#define DMAC0_CHCFG_11S_REQD_SHIFT                                             (3u)
#define DMAC0_CHCFG_11S_LOEN                                                   (0x00000010u)
#define DMAC0_CHCFG_11S_LOEN_SHIFT                                             (4u)
#define DMAC0_CHCFG_11S_HIEN                                                   (0x00000020u)
#define DMAC0_CHCFG_11S_HIEN_SHIFT                                             (5u)
#define DMAC0_CHCFG_11S_LVL                                                    (0x00000040u)
#define DMAC0_CHCFG_11S_LVL_SHIFT                                              (6u)
#define DMAC0_CHCFG_11S_AM                                                     (0x00000700u)
#define DMAC0_CHCFG_11S_AM_SHIFT                                               (8u)
#define DMAC0_CHCFG_11S_SDS                                                    (0x0000F000u)
#define DMAC0_CHCFG_11S_SDS_SHIFT                                              (12u)
#define DMAC0_CHCFG_11S_DDS                                                    (0x000F0000u)
#define DMAC0_CHCFG_11S_DDS_SHIFT                                              (16u)
#define DMAC0_CHCFG_11S_SAD                                                    (0x00100000u)
#define DMAC0_CHCFG_11S_SAD_SHIFT                                              (20u)
#define DMAC0_CHCFG_11S_DAD                                                    (0x00200000u)
#define DMAC0_CHCFG_11S_DAD_SHIFT                                              (21u)
#define DMAC0_CHCFG_11S_TM                                                     (0x00400000u)
#define DMAC0_CHCFG_11S_TM_SHIFT                                               (22u)
#define DMAC0_CHCFG_11S_DEM                                                    (0x01000000u)
#define DMAC0_CHCFG_11S_DEM_SHIFT                                              (24u)
#define DMAC0_CHCFG_11S_TCM                                                    (0x02000000u)
#define DMAC0_CHCFG_11S_TCM_SHIFT                                              (25u)
#define DMAC0_CHCFG_11S_SBE                                                    (0x08000000u)
#define DMAC0_CHCFG_11S_SBE_SHIFT                                              (27u)
#define DMAC0_CHCFG_11S_RSEL                                                   (0x10000000u)
#define DMAC0_CHCFG_11S_RSEL_SHIFT                                             (28u)
#define DMAC0_CHCFG_11S_RSW                                                    (0x20000000u)
#define DMAC0_CHCFG_11S_RSW_SHIFT                                              (29u)
#define DMAC0_CHCFG_11S_REN                                                    (0x40000000u)
#define DMAC0_CHCFG_11S_REN_SHIFT                                              (30u)
#define DMAC0_CHCFG_11S_DMS                                                    (0x80000000u)
#define DMAC0_CHCFG_11S_DMS_SHIFT                                              (31u)
#define DMAC0_CHITVL_11S_ITVL                                                  (0x0000FFFFu)
#define DMAC0_CHITVL_11S_ITVL_SHIFT                                            (0u)
#define DMAC0_CHEXT_11S_SPR                                                    (0x00000007u)
#define DMAC0_CHEXT_11S_SPR_SHIFT                                              (0u)
#define DMAC0_CHEXT_11S_SCA                                                    (0x000000F0u)
#define DMAC0_CHEXT_11S_SCA_SHIFT                                              (4u)
#define DMAC0_CHEXT_11S_DPR                                                    (0x00000700u)
#define DMAC0_CHEXT_11S_DPR_SHIFT                                              (8u)
#define DMAC0_CHEXT_11S_DCA                                                    (0x0000F000u)
#define DMAC0_CHEXT_11S_DCA_SHIFT                                              (12u)
#define DMAC0_NXLA_11S_NXLA                                                    (0xFFFFFFFFu)
#define DMAC0_NXLA_11S_NXLA_SHIFT                                              (0u)
#define DMAC0_CRLA_11S_CRLA                                                    (0xFFFFFFFFu)
#define DMAC0_CRLA_11S_CRLA_SHIFT                                              (0u)
#define DMAC0_N0SA_12S_SA                                                      (0xFFFFFFFFu)
#define DMAC0_N0SA_12S_SA_SHIFT                                                (0u)
#define DMAC0_N0DA_12S_DA                                                      (0xFFFFFFFFu)
#define DMAC0_N0DA_12S_DA_SHIFT                                                (0u)
#define DMAC0_N0TB_12S_TB                                                      (0xFFFFFFFFu)
#define DMAC0_N0TB_12S_TB_SHIFT                                                (0u)
#define DMAC0_N1SA_12S_SA                                                      (0xFFFFFFFFu)
#define DMAC0_N1SA_12S_SA_SHIFT                                                (0u)
#define DMAC0_N1DA_12S_DA                                                      (0xFFFFFFFFu)
#define DMAC0_N1DA_12S_DA_SHIFT                                                (0u)
#define DMAC0_N1TB_12S_TB                                                      (0xFFFFFFFFu)
#define DMAC0_N1TB_12S_TB_SHIFT                                                (0u)
#define DMAC0_CRSA_12S_CRSA                                                    (0xFFFFFFFFu)
#define DMAC0_CRSA_12S_CRSA_SHIFT                                              (0u)
#define DMAC0_CRDA_12S_CRDA                                                    (0xFFFFFFFFu)
#define DMAC0_CRDA_12S_CRDA_SHIFT                                              (0u)
#define DMAC0_CRTB_12S_CRTB                                                    (0xFFFFFFFFu)
#define DMAC0_CRTB_12S_CRTB_SHIFT                                              (0u)
#define DMAC0_CHSTAT_12S_EN                                                    (0x00000001u)
#define DMAC0_CHSTAT_12S_EN_SHIFT                                              (0u)
#define DMAC0_CHSTAT_12S_RQST                                                  (0x00000002u)
#define DMAC0_CHSTAT_12S_RQST_SHIFT                                            (1u)
#define DMAC0_CHSTAT_12S_TACT                                                  (0x00000004u)
#define DMAC0_CHSTAT_12S_TACT_SHIFT                                            (2u)
#define DMAC0_CHSTAT_12S_SUS                                                   (0x00000008u)
#define DMAC0_CHSTAT_12S_SUS_SHIFT                                             (3u)
#define DMAC0_CHSTAT_12S_ER                                                    (0x00000010u)
#define DMAC0_CHSTAT_12S_ER_SHIFT                                              (4u)
#define DMAC0_CHSTAT_12S_END                                                   (0x00000020u)
#define DMAC0_CHSTAT_12S_END_SHIFT                                             (5u)
#define DMAC0_CHSTAT_12S_TC                                                    (0x00000040u)
#define DMAC0_CHSTAT_12S_TC_SHIFT                                              (6u)
#define DMAC0_CHSTAT_12S_SR                                                    (0x00000080u)
#define DMAC0_CHSTAT_12S_SR_SHIFT                                              (7u)
#define DMAC0_CHSTAT_12S_DL                                                    (0x00000100u)
#define DMAC0_CHSTAT_12S_DL_SHIFT                                              (8u)
#define DMAC0_CHSTAT_12S_DW                                                    (0x00000200u)
#define DMAC0_CHSTAT_12S_DW_SHIFT                                              (9u)
#define DMAC0_CHSTAT_12S_DER                                                   (0x00000400u)
#define DMAC0_CHSTAT_12S_DER_SHIFT                                             (10u)
#define DMAC0_CHSTAT_12S_MODE                                                  (0x00000800u)
#define DMAC0_CHSTAT_12S_MODE_SHIFT                                            (11u)
#define DMAC0_CHSTAT_12S_INTMSK                                                (0x00010000u)
#define DMAC0_CHSTAT_12S_INTMSK_SHIFT                                          (16u)
#define DMAC0_CHCTRL_12S_SETEN                                                 (0x00000001u)
#define DMAC0_CHCTRL_12S_SETEN_SHIFT                                           (0u)
#define DMAC0_CHCTRL_12S_CLREN                                                 (0x00000002u)
#define DMAC0_CHCTRL_12S_CLREN_SHIFT                                           (1u)
#define DMAC0_CHCTRL_12S_STG                                                   (0x00000004u)
#define DMAC0_CHCTRL_12S_STG_SHIFT                                             (2u)
#define DMAC0_CHCTRL_12S_SWRST                                                 (0x00000008u)
#define DMAC0_CHCTRL_12S_SWRST_SHIFT                                           (3u)
#define DMAC0_CHCTRL_12S_CLRQ                                                  (0x00000010u)
#define DMAC0_CHCTRL_12S_CLRQ_SHIFT                                            (4u)
#define DMAC0_CHCTRL_12S_CLREND                                                (0x00000020u)
#define DMAC0_CHCTRL_12S_CLREND_SHIFT                                          (5u)
#define DMAC0_CHCTRL_12S_CLRTC                                                 (0x00000040u)
#define DMAC0_CHCTRL_12S_CLRTC_SHIFT                                           (6u)
#define DMAC0_CHCTRL_12S_SETSUS                                                (0x00000100u)
#define DMAC0_CHCTRL_12S_SETSUS_SHIFT                                          (8u)
#define DMAC0_CHCTRL_12S_CLRSUS                                                (0x00000200u)
#define DMAC0_CHCTRL_12S_CLRSUS_SHIFT                                          (9u)
#define DMAC0_CHCTRL_12S_SETINTMSK                                             (0x00010000u)
#define DMAC0_CHCTRL_12S_SETINTMSK_SHIFT                                       (16u)
#define DMAC0_CHCTRL_12S_CLRINTMSK                                             (0x00020000u)
#define DMAC0_CHCTRL_12S_CLRINTMSK_SHIFT                                       (17u)
#define DMAC0_CHCFG_12S_SEL                                                    (0x00000007u)
#define DMAC0_CHCFG_12S_SEL_SHIFT                                              (0u)
#define DMAC0_CHCFG_12S_REQD                                                   (0x00000008u)
#define DMAC0_CHCFG_12S_REQD_SHIFT                                             (3u)
#define DMAC0_CHCFG_12S_LOEN                                                   (0x00000010u)
#define DMAC0_CHCFG_12S_LOEN_SHIFT                                             (4u)
#define DMAC0_CHCFG_12S_HIEN                                                   (0x00000020u)
#define DMAC0_CHCFG_12S_HIEN_SHIFT                                             (5u)
#define DMAC0_CHCFG_12S_LVL                                                    (0x00000040u)
#define DMAC0_CHCFG_12S_LVL_SHIFT                                              (6u)
#define DMAC0_CHCFG_12S_AM                                                     (0x00000700u)
#define DMAC0_CHCFG_12S_AM_SHIFT                                               (8u)
#define DMAC0_CHCFG_12S_SDS                                                    (0x0000F000u)
#define DMAC0_CHCFG_12S_SDS_SHIFT                                              (12u)
#define DMAC0_CHCFG_12S_DDS                                                    (0x000F0000u)
#define DMAC0_CHCFG_12S_DDS_SHIFT                                              (16u)
#define DMAC0_CHCFG_12S_SAD                                                    (0x00100000u)
#define DMAC0_CHCFG_12S_SAD_SHIFT                                              (20u)
#define DMAC0_CHCFG_12S_DAD                                                    (0x00200000u)
#define DMAC0_CHCFG_12S_DAD_SHIFT                                              (21u)
#define DMAC0_CHCFG_12S_TM                                                     (0x00400000u)
#define DMAC0_CHCFG_12S_TM_SHIFT                                               (22u)
#define DMAC0_CHCFG_12S_DEM                                                    (0x01000000u)
#define DMAC0_CHCFG_12S_DEM_SHIFT                                              (24u)
#define DMAC0_CHCFG_12S_TCM                                                    (0x02000000u)
#define DMAC0_CHCFG_12S_TCM_SHIFT                                              (25u)
#define DMAC0_CHCFG_12S_SBE                                                    (0x08000000u)
#define DMAC0_CHCFG_12S_SBE_SHIFT                                              (27u)
#define DMAC0_CHCFG_12S_RSEL                                                   (0x10000000u)
#define DMAC0_CHCFG_12S_RSEL_SHIFT                                             (28u)
#define DMAC0_CHCFG_12S_RSW                                                    (0x20000000u)
#define DMAC0_CHCFG_12S_RSW_SHIFT                                              (29u)
#define DMAC0_CHCFG_12S_REN                                                    (0x40000000u)
#define DMAC0_CHCFG_12S_REN_SHIFT                                              (30u)
#define DMAC0_CHCFG_12S_DMS                                                    (0x80000000u)
#define DMAC0_CHCFG_12S_DMS_SHIFT                                              (31u)
#define DMAC0_CHITVL_12S_ITVL                                                  (0x0000FFFFu)
#define DMAC0_CHITVL_12S_ITVL_SHIFT                                            (0u)
#define DMAC0_CHEXT_12S_SPR                                                    (0x00000007u)
#define DMAC0_CHEXT_12S_SPR_SHIFT                                              (0u)
#define DMAC0_CHEXT_12S_SCA                                                    (0x000000F0u)
#define DMAC0_CHEXT_12S_SCA_SHIFT                                              (4u)
#define DMAC0_CHEXT_12S_DPR                                                    (0x00000700u)
#define DMAC0_CHEXT_12S_DPR_SHIFT                                              (8u)
#define DMAC0_CHEXT_12S_DCA                                                    (0x0000F000u)
#define DMAC0_CHEXT_12S_DCA_SHIFT                                              (12u)
#define DMAC0_NXLA_12S_NXLA                                                    (0xFFFFFFFFu)
#define DMAC0_NXLA_12S_NXLA_SHIFT                                              (0u)
#define DMAC0_CRLA_12S_CRLA                                                    (0xFFFFFFFFu)
#define DMAC0_CRLA_12S_CRLA_SHIFT                                              (0u)
#define DMAC0_N0SA_13S_SA                                                      (0xFFFFFFFFu)
#define DMAC0_N0SA_13S_SA_SHIFT                                                (0u)
#define DMAC0_N0DA_13S_DA                                                      (0xFFFFFFFFu)
#define DMAC0_N0DA_13S_DA_SHIFT                                                (0u)
#define DMAC0_N0TB_13S_TB                                                      (0xFFFFFFFFu)
#define DMAC0_N0TB_13S_TB_SHIFT                                                (0u)
#define DMAC0_N1SA_13S_SA                                                      (0xFFFFFFFFu)
#define DMAC0_N1SA_13S_SA_SHIFT                                                (0u)
#define DMAC0_N1DA_13S_DA                                                      (0xFFFFFFFFu)
#define DMAC0_N1DA_13S_DA_SHIFT                                                (0u)
#define DMAC0_N1TB_13S_TB                                                      (0xFFFFFFFFu)
#define DMAC0_N1TB_13S_TB_SHIFT                                                (0u)
#define DMAC0_CRSA_13S_CRSA                                                    (0xFFFFFFFFu)
#define DMAC0_CRSA_13S_CRSA_SHIFT                                              (0u)
#define DMAC0_CRDA_13S_CRDA                                                    (0xFFFFFFFFu)
#define DMAC0_CRDA_13S_CRDA_SHIFT                                              (0u)
#define DMAC0_CRTB_13S_CRTB                                                    (0xFFFFFFFFu)
#define DMAC0_CRTB_13S_CRTB_SHIFT                                              (0u)
#define DMAC0_CHSTAT_13S_EN                                                    (0x00000001u)
#define DMAC0_CHSTAT_13S_EN_SHIFT                                              (0u)
#define DMAC0_CHSTAT_13S_RQST                                                  (0x00000002u)
#define DMAC0_CHSTAT_13S_RQST_SHIFT                                            (1u)
#define DMAC0_CHSTAT_13S_TACT                                                  (0x00000004u)
#define DMAC0_CHSTAT_13S_TACT_SHIFT                                            (2u)
#define DMAC0_CHSTAT_13S_SUS                                                   (0x00000008u)
#define DMAC0_CHSTAT_13S_SUS_SHIFT                                             (3u)
#define DMAC0_CHSTAT_13S_ER                                                    (0x00000010u)
#define DMAC0_CHSTAT_13S_ER_SHIFT                                              (4u)
#define DMAC0_CHSTAT_13S_END                                                   (0x00000020u)
#define DMAC0_CHSTAT_13S_END_SHIFT                                             (5u)
#define DMAC0_CHSTAT_13S_TC                                                    (0x00000040u)
#define DMAC0_CHSTAT_13S_TC_SHIFT                                              (6u)
#define DMAC0_CHSTAT_13S_SR                                                    (0x00000080u)
#define DMAC0_CHSTAT_13S_SR_SHIFT                                              (7u)
#define DMAC0_CHSTAT_13S_DL                                                    (0x00000100u)
#define DMAC0_CHSTAT_13S_DL_SHIFT                                              (8u)
#define DMAC0_CHSTAT_13S_DW                                                    (0x00000200u)
#define DMAC0_CHSTAT_13S_DW_SHIFT                                              (9u)
#define DMAC0_CHSTAT_13S_DER                                                   (0x00000400u)
#define DMAC0_CHSTAT_13S_DER_SHIFT                                             (10u)
#define DMAC0_CHSTAT_13S_MODE                                                  (0x00000800u)
#define DMAC0_CHSTAT_13S_MODE_SHIFT                                            (11u)
#define DMAC0_CHSTAT_13S_INTMSK                                                (0x00010000u)
#define DMAC0_CHSTAT_13S_INTMSK_SHIFT                                          (16u)
#define DMAC0_CHCTRL_13S_SETEN                                                 (0x00000001u)
#define DMAC0_CHCTRL_13S_SETEN_SHIFT                                           (0u)
#define DMAC0_CHCTRL_13S_CLREN                                                 (0x00000002u)
#define DMAC0_CHCTRL_13S_CLREN_SHIFT                                           (1u)
#define DMAC0_CHCTRL_13S_STG                                                   (0x00000004u)
#define DMAC0_CHCTRL_13S_STG_SHIFT                                             (2u)
#define DMAC0_CHCTRL_13S_SWRST                                                 (0x00000008u)
#define DMAC0_CHCTRL_13S_SWRST_SHIFT                                           (3u)
#define DMAC0_CHCTRL_13S_CLRQ                                                  (0x00000010u)
#define DMAC0_CHCTRL_13S_CLRQ_SHIFT                                            (4u)
#define DMAC0_CHCTRL_13S_CLREND                                                (0x00000020u)
#define DMAC0_CHCTRL_13S_CLREND_SHIFT                                          (5u)
#define DMAC0_CHCTRL_13S_CLRTC                                                 (0x00000040u)
#define DMAC0_CHCTRL_13S_CLRTC_SHIFT                                           (6u)
#define DMAC0_CHCTRL_13S_SETSUS                                                (0x00000100u)
#define DMAC0_CHCTRL_13S_SETSUS_SHIFT                                          (8u)
#define DMAC0_CHCTRL_13S_CLRSUS                                                (0x00000200u)
#define DMAC0_CHCTRL_13S_CLRSUS_SHIFT                                          (9u)
#define DMAC0_CHCTRL_13S_SETINTMSK                                             (0x00010000u)
#define DMAC0_CHCTRL_13S_SETINTMSK_SHIFT                                       (16u)
#define DMAC0_CHCTRL_13S_CLRINTMSK                                             (0x00020000u)
#define DMAC0_CHCTRL_13S_CLRINTMSK_SHIFT                                       (17u)
#define DMAC0_CHCFG_13S_SEL                                                    (0x00000007u)
#define DMAC0_CHCFG_13S_SEL_SHIFT                                              (0u)
#define DMAC0_CHCFG_13S_REQD                                                   (0x00000008u)
#define DMAC0_CHCFG_13S_REQD_SHIFT                                             (3u)
#define DMAC0_CHCFG_13S_LOEN                                                   (0x00000010u)
#define DMAC0_CHCFG_13S_LOEN_SHIFT                                             (4u)
#define DMAC0_CHCFG_13S_HIEN                                                   (0x00000020u)
#define DMAC0_CHCFG_13S_HIEN_SHIFT                                             (5u)
#define DMAC0_CHCFG_13S_LVL                                                    (0x00000040u)
#define DMAC0_CHCFG_13S_LVL_SHIFT                                              (6u)
#define DMAC0_CHCFG_13S_AM                                                     (0x00000700u)
#define DMAC0_CHCFG_13S_AM_SHIFT                                               (8u)
#define DMAC0_CHCFG_13S_SDS                                                    (0x0000F000u)
#define DMAC0_CHCFG_13S_SDS_SHIFT                                              (12u)
#define DMAC0_CHCFG_13S_DDS                                                    (0x000F0000u)
#define DMAC0_CHCFG_13S_DDS_SHIFT                                              (16u)
#define DMAC0_CHCFG_13S_SAD                                                    (0x00100000u)
#define DMAC0_CHCFG_13S_SAD_SHIFT                                              (20u)
#define DMAC0_CHCFG_13S_DAD                                                    (0x00200000u)
#define DMAC0_CHCFG_13S_DAD_SHIFT                                              (21u)
#define DMAC0_CHCFG_13S_TM                                                     (0x00400000u)
#define DMAC0_CHCFG_13S_TM_SHIFT                                               (22u)
#define DMAC0_CHCFG_13S_DEM                                                    (0x01000000u)
#define DMAC0_CHCFG_13S_DEM_SHIFT                                              (24u)
#define DMAC0_CHCFG_13S_TCM                                                    (0x02000000u)
#define DMAC0_CHCFG_13S_TCM_SHIFT                                              (25u)
#define DMAC0_CHCFG_13S_SBE                                                    (0x08000000u)
#define DMAC0_CHCFG_13S_SBE_SHIFT                                              (27u)
#define DMAC0_CHCFG_13S_RSEL                                                   (0x10000000u)
#define DMAC0_CHCFG_13S_RSEL_SHIFT                                             (28u)
#define DMAC0_CHCFG_13S_RSW                                                    (0x20000000u)
#define DMAC0_CHCFG_13S_RSW_SHIFT                                              (29u)
#define DMAC0_CHCFG_13S_REN                                                    (0x40000000u)
#define DMAC0_CHCFG_13S_REN_SHIFT                                              (30u)
#define DMAC0_CHCFG_13S_DMS                                                    (0x80000000u)
#define DMAC0_CHCFG_13S_DMS_SHIFT                                              (31u)
#define DMAC0_CHITVL_13S_ITVL                                                  (0x0000FFFFu)
#define DMAC0_CHITVL_13S_ITVL_SHIFT                                            (0u)
#define DMAC0_CHEXT_13S_SPR                                                    (0x00000007u)
#define DMAC0_CHEXT_13S_SPR_SHIFT                                              (0u)
#define DMAC0_CHEXT_13S_SCA                                                    (0x000000F0u)
#define DMAC0_CHEXT_13S_SCA_SHIFT                                              (4u)
#define DMAC0_CHEXT_13S_DPR                                                    (0x00000700u)
#define DMAC0_CHEXT_13S_DPR_SHIFT                                              (8u)
#define DMAC0_CHEXT_13S_DCA                                                    (0x0000F000u)
#define DMAC0_CHEXT_13S_DCA_SHIFT                                              (12u)
#define DMAC0_NXLA_13S_NXLA                                                    (0xFFFFFFFFu)
#define DMAC0_NXLA_13S_NXLA_SHIFT                                              (0u)
#define DMAC0_CRLA_13S_CRLA                                                    (0xFFFFFFFFu)
#define DMAC0_CRLA_13S_CRLA_SHIFT                                              (0u)
#define DMAC0_N0SA_14S_SA                                                      (0xFFFFFFFFu)
#define DMAC0_N0SA_14S_SA_SHIFT                                                (0u)
#define DMAC0_N0DA_14S_DA                                                      (0xFFFFFFFFu)
#define DMAC0_N0DA_14S_DA_SHIFT                                                (0u)
#define DMAC0_N0TB_14S_TB                                                      (0xFFFFFFFFu)
#define DMAC0_N0TB_14S_TB_SHIFT                                                (0u)
#define DMAC0_N1SA_14S_SA                                                      (0xFFFFFFFFu)
#define DMAC0_N1SA_14S_SA_SHIFT                                                (0u)
#define DMAC0_N1DA_14S_DA                                                      (0xFFFFFFFFu)
#define DMAC0_N1DA_14S_DA_SHIFT                                                (0u)
#define DMAC0_N1TB_14S_TB                                                      (0xFFFFFFFFu)
#define DMAC0_N1TB_14S_TB_SHIFT                                                (0u)
#define DMAC0_CRSA_14S_CRSA                                                    (0xFFFFFFFFu)
#define DMAC0_CRSA_14S_CRSA_SHIFT                                              (0u)
#define DMAC0_CRDA_14S_CRDA                                                    (0xFFFFFFFFu)
#define DMAC0_CRDA_14S_CRDA_SHIFT                                              (0u)
#define DMAC0_CRTB_14S_CRTB                                                    (0xFFFFFFFFu)
#define DMAC0_CRTB_14S_CRTB_SHIFT                                              (0u)
#define DMAC0_CHSTAT_14S_EN                                                    (0x00000001u)
#define DMAC0_CHSTAT_14S_EN_SHIFT                                              (0u)
#define DMAC0_CHSTAT_14S_RQST                                                  (0x00000002u)
#define DMAC0_CHSTAT_14S_RQST_SHIFT                                            (1u)
#define DMAC0_CHSTAT_14S_TACT                                                  (0x00000004u)
#define DMAC0_CHSTAT_14S_TACT_SHIFT                                            (2u)
#define DMAC0_CHSTAT_14S_SUS                                                   (0x00000008u)
#define DMAC0_CHSTAT_14S_SUS_SHIFT                                             (3u)
#define DMAC0_CHSTAT_14S_ER                                                    (0x00000010u)
#define DMAC0_CHSTAT_14S_ER_SHIFT                                              (4u)
#define DMAC0_CHSTAT_14S_END                                                   (0x00000020u)
#define DMAC0_CHSTAT_14S_END_SHIFT                                             (5u)
#define DMAC0_CHSTAT_14S_TC                                                    (0x00000040u)
#define DMAC0_CHSTAT_14S_TC_SHIFT                                              (6u)
#define DMAC0_CHSTAT_14S_SR                                                    (0x00000080u)
#define DMAC0_CHSTAT_14S_SR_SHIFT                                              (7u)
#define DMAC0_CHSTAT_14S_DL                                                    (0x00000100u)
#define DMAC0_CHSTAT_14S_DL_SHIFT                                              (8u)
#define DMAC0_CHSTAT_14S_DW                                                    (0x00000200u)
#define DMAC0_CHSTAT_14S_DW_SHIFT                                              (9u)
#define DMAC0_CHSTAT_14S_DER                                                   (0x00000400u)
#define DMAC0_CHSTAT_14S_DER_SHIFT                                             (10u)
#define DMAC0_CHSTAT_14S_MODE                                                  (0x00000800u)
#define DMAC0_CHSTAT_14S_MODE_SHIFT                                            (11u)
#define DMAC0_CHSTAT_14S_INTMSK                                                (0x00010000u)
#define DMAC0_CHSTAT_14S_INTMSK_SHIFT                                          (16u)
#define DMAC0_CHCTRL_14S_SETEN                                                 (0x00000001u)
#define DMAC0_CHCTRL_14S_SETEN_SHIFT                                           (0u)
#define DMAC0_CHCTRL_14S_CLREN                                                 (0x00000002u)
#define DMAC0_CHCTRL_14S_CLREN_SHIFT                                           (1u)
#define DMAC0_CHCTRL_14S_STG                                                   (0x00000004u)
#define DMAC0_CHCTRL_14S_STG_SHIFT                                             (2u)
#define DMAC0_CHCTRL_14S_SWRST                                                 (0x00000008u)
#define DMAC0_CHCTRL_14S_SWRST_SHIFT                                           (3u)
#define DMAC0_CHCTRL_14S_CLRQ                                                  (0x00000010u)
#define DMAC0_CHCTRL_14S_CLRQ_SHIFT                                            (4u)
#define DMAC0_CHCTRL_14S_CLREND                                                (0x00000020u)
#define DMAC0_CHCTRL_14S_CLREND_SHIFT                                          (5u)
#define DMAC0_CHCTRL_14S_CLRTC                                                 (0x00000040u)
#define DMAC0_CHCTRL_14S_CLRTC_SHIFT                                           (6u)
#define DMAC0_CHCTRL_14S_SETSUS                                                (0x00000100u)
#define DMAC0_CHCTRL_14S_SETSUS_SHIFT                                          (8u)
#define DMAC0_CHCTRL_14S_CLRSUS                                                (0x00000200u)
#define DMAC0_CHCTRL_14S_CLRSUS_SHIFT                                          (9u)
#define DMAC0_CHCTRL_14S_SETINTMSK                                             (0x00010000u)
#define DMAC0_CHCTRL_14S_SETINTMSK_SHIFT                                       (16u)
#define DMAC0_CHCTRL_14S_CLRINTMSK                                             (0x00020000u)
#define DMAC0_CHCTRL_14S_CLRINTMSK_SHIFT                                       (17u)
#define DMAC0_CHCFG_14S_SEL                                                    (0x00000007u)
#define DMAC0_CHCFG_14S_SEL_SHIFT                                              (0u)
#define DMAC0_CHCFG_14S_REQD                                                   (0x00000008u)
#define DMAC0_CHCFG_14S_REQD_SHIFT                                             (3u)
#define DMAC0_CHCFG_14S_LOEN                                                   (0x00000010u)
#define DMAC0_CHCFG_14S_LOEN_SHIFT                                             (4u)
#define DMAC0_CHCFG_14S_HIEN                                                   (0x00000020u)
#define DMAC0_CHCFG_14S_HIEN_SHIFT                                             (5u)
#define DMAC0_CHCFG_14S_LVL                                                    (0x00000040u)
#define DMAC0_CHCFG_14S_LVL_SHIFT                                              (6u)
#define DMAC0_CHCFG_14S_AM                                                     (0x00000700u)
#define DMAC0_CHCFG_14S_AM_SHIFT                                               (8u)
#define DMAC0_CHCFG_14S_SDS                                                    (0x0000F000u)
#define DMAC0_CHCFG_14S_SDS_SHIFT                                              (12u)
#define DMAC0_CHCFG_14S_DDS                                                    (0x000F0000u)
#define DMAC0_CHCFG_14S_DDS_SHIFT                                              (16u)
#define DMAC0_CHCFG_14S_SAD                                                    (0x00100000u)
#define DMAC0_CHCFG_14S_SAD_SHIFT                                              (20u)
#define DMAC0_CHCFG_14S_DAD                                                    (0x00200000u)
#define DMAC0_CHCFG_14S_DAD_SHIFT                                              (21u)
#define DMAC0_CHCFG_14S_TM                                                     (0x00400000u)
#define DMAC0_CHCFG_14S_TM_SHIFT                                               (22u)
#define DMAC0_CHCFG_14S_DEM                                                    (0x01000000u)
#define DMAC0_CHCFG_14S_DEM_SHIFT                                              (24u)
#define DMAC0_CHCFG_14S_TCM                                                    (0x02000000u)
#define DMAC0_CHCFG_14S_TCM_SHIFT                                              (25u)
#define DMAC0_CHCFG_14S_SBE                                                    (0x08000000u)
#define DMAC0_CHCFG_14S_SBE_SHIFT                                              (27u)
#define DMAC0_CHCFG_14S_RSEL                                                   (0x10000000u)
#define DMAC0_CHCFG_14S_RSEL_SHIFT                                             (28u)
#define DMAC0_CHCFG_14S_RSW                                                    (0x20000000u)
#define DMAC0_CHCFG_14S_RSW_SHIFT                                              (29u)
#define DMAC0_CHCFG_14S_REN                                                    (0x40000000u)
#define DMAC0_CHCFG_14S_REN_SHIFT                                              (30u)
#define DMAC0_CHCFG_14S_DMS                                                    (0x80000000u)
#define DMAC0_CHCFG_14S_DMS_SHIFT                                              (31u)
#define DMAC0_CHITVL_14S_ITVL                                                  (0x0000FFFFu)
#define DMAC0_CHITVL_14S_ITVL_SHIFT                                            (0u)
#define DMAC0_CHEXT_14S_SPR                                                    (0x00000007u)
#define DMAC0_CHEXT_14S_SPR_SHIFT                                              (0u)
#define DMAC0_CHEXT_14S_SCA                                                    (0x000000F0u)
#define DMAC0_CHEXT_14S_SCA_SHIFT                                              (4u)
#define DMAC0_CHEXT_14S_DPR                                                    (0x00000700u)
#define DMAC0_CHEXT_14S_DPR_SHIFT                                              (8u)
#define DMAC0_CHEXT_14S_DCA                                                    (0x0000F000u)
#define DMAC0_CHEXT_14S_DCA_SHIFT                                              (12u)
#define DMAC0_NXLA_14S_NXLA                                                    (0xFFFFFFFFu)
#define DMAC0_NXLA_14S_NXLA_SHIFT                                              (0u)
#define DMAC0_CRLA_14S_CRLA                                                    (0xFFFFFFFFu)
#define DMAC0_CRLA_14S_CRLA_SHIFT                                              (0u)
#define DMAC0_N0SA_15S_SA                                                      (0xFFFFFFFFu)
#define DMAC0_N0SA_15S_SA_SHIFT                                                (0u)
#define DMAC0_N0DA_15S_DA                                                      (0xFFFFFFFFu)
#define DMAC0_N0DA_15S_DA_SHIFT                                                (0u)
#define DMAC0_N0TB_15S_TB                                                      (0xFFFFFFFFu)
#define DMAC0_N0TB_15S_TB_SHIFT                                                (0u)
#define DMAC0_N1SA_15S_SA                                                      (0xFFFFFFFFu)
#define DMAC0_N1SA_15S_SA_SHIFT                                                (0u)
#define DMAC0_N1DA_15S_DA                                                      (0xFFFFFFFFu)
#define DMAC0_N1DA_15S_DA_SHIFT                                                (0u)
#define DMAC0_N1TB_15S_TB                                                      (0xFFFFFFFFu)
#define DMAC0_N1TB_15S_TB_SHIFT                                                (0u)
#define DMAC0_CRSA_15S_CRSA                                                    (0xFFFFFFFFu)
#define DMAC0_CRSA_15S_CRSA_SHIFT                                              (0u)
#define DMAC0_CRDA_15S_CRDA                                                    (0xFFFFFFFFu)
#define DMAC0_CRDA_15S_CRDA_SHIFT                                              (0u)
#define DMAC0_CRTB_15S_CRTB                                                    (0xFFFFFFFFu)
#define DMAC0_CRTB_15S_CRTB_SHIFT                                              (0u)
#define DMAC0_CHSTAT_15S_EN                                                    (0x00000001u)
#define DMAC0_CHSTAT_15S_EN_SHIFT                                              (0u)
#define DMAC0_CHSTAT_15S_RQST                                                  (0x00000002u)
#define DMAC0_CHSTAT_15S_RQST_SHIFT                                            (1u)
#define DMAC0_CHSTAT_15S_TACT                                                  (0x00000004u)
#define DMAC0_CHSTAT_15S_TACT_SHIFT                                            (2u)
#define DMAC0_CHSTAT_15S_SUS                                                   (0x00000008u)
#define DMAC0_CHSTAT_15S_SUS_SHIFT                                             (3u)
#define DMAC0_CHSTAT_15S_ER                                                    (0x00000010u)
#define DMAC0_CHSTAT_15S_ER_SHIFT                                              (4u)
#define DMAC0_CHSTAT_15S_END                                                   (0x00000020u)
#define DMAC0_CHSTAT_15S_END_SHIFT                                             (5u)
#define DMAC0_CHSTAT_15S_TC                                                    (0x00000040u)
#define DMAC0_CHSTAT_15S_TC_SHIFT                                              (6u)
#define DMAC0_CHSTAT_15S_SR                                                    (0x00000080u)
#define DMAC0_CHSTAT_15S_SR_SHIFT                                              (7u)
#define DMAC0_CHSTAT_15S_DL                                                    (0x00000100u)
#define DMAC0_CHSTAT_15S_DL_SHIFT                                              (8u)
#define DMAC0_CHSTAT_15S_DW                                                    (0x00000200u)
#define DMAC0_CHSTAT_15S_DW_SHIFT                                              (9u)
#define DMAC0_CHSTAT_15S_DER                                                   (0x00000400u)
#define DMAC0_CHSTAT_15S_DER_SHIFT                                             (10u)
#define DMAC0_CHSTAT_15S_MODE                                                  (0x00000800u)
#define DMAC0_CHSTAT_15S_MODE_SHIFT                                            (11u)
#define DMAC0_CHSTAT_15S_INTMSK                                                (0x00010000u)
#define DMAC0_CHSTAT_15S_INTMSK_SHIFT                                          (16u)
#define DMAC0_CHCTRL_15S_SETEN                                                 (0x00000001u)
#define DMAC0_CHCTRL_15S_SETEN_SHIFT                                           (0u)
#define DMAC0_CHCTRL_15S_CLREN                                                 (0x00000002u)
#define DMAC0_CHCTRL_15S_CLREN_SHIFT                                           (1u)
#define DMAC0_CHCTRL_15S_STG                                                   (0x00000004u)
#define DMAC0_CHCTRL_15S_STG_SHIFT                                             (2u)
#define DMAC0_CHCTRL_15S_SWRST                                                 (0x00000008u)
#define DMAC0_CHCTRL_15S_SWRST_SHIFT                                           (3u)
#define DMAC0_CHCTRL_15S_CLRQ                                                  (0x00000010u)
#define DMAC0_CHCTRL_15S_CLRQ_SHIFT                                            (4u)
#define DMAC0_CHCTRL_15S_CLREND                                                (0x00000020u)
#define DMAC0_CHCTRL_15S_CLREND_SHIFT                                          (5u)
#define DMAC0_CHCTRL_15S_CLRTC                                                 (0x00000040u)
#define DMAC0_CHCTRL_15S_CLRTC_SHIFT                                           (6u)
#define DMAC0_CHCTRL_15S_SETSUS                                                (0x00000100u)
#define DMAC0_CHCTRL_15S_SETSUS_SHIFT                                          (8u)
#define DMAC0_CHCTRL_15S_CLRSUS                                                (0x00000200u)
#define DMAC0_CHCTRL_15S_CLRSUS_SHIFT                                          (9u)
#define DMAC0_CHCTRL_15S_SETINTMSK                                             (0x00010000u)
#define DMAC0_CHCTRL_15S_SETINTMSK_SHIFT                                       (16u)
#define DMAC0_CHCTRL_15S_CLRINTMSK                                             (0x00020000u)
#define DMAC0_CHCTRL_15S_CLRINTMSK_SHIFT                                       (17u)
#define DMAC0_CHCFG_15S_SEL                                                    (0x00000007u)
#define DMAC0_CHCFG_15S_SEL_SHIFT                                              (0u)
#define DMAC0_CHCFG_15S_REQD                                                   (0x00000008u)
#define DMAC0_CHCFG_15S_REQD_SHIFT                                             (3u)
#define DMAC0_CHCFG_15S_LOEN                                                   (0x00000010u)
#define DMAC0_CHCFG_15S_LOEN_SHIFT                                             (4u)
#define DMAC0_CHCFG_15S_HIEN                                                   (0x00000020u)
#define DMAC0_CHCFG_15S_HIEN_SHIFT                                             (5u)
#define DMAC0_CHCFG_15S_LVL                                                    (0x00000040u)
#define DMAC0_CHCFG_15S_LVL_SHIFT                                              (6u)
#define DMAC0_CHCFG_15S_AM                                                     (0x00000700u)
#define DMAC0_CHCFG_15S_AM_SHIFT                                               (8u)
#define DMAC0_CHCFG_15S_SDS                                                    (0x0000F000u)
#define DMAC0_CHCFG_15S_SDS_SHIFT                                              (12u)
#define DMAC0_CHCFG_15S_DDS                                                    (0x000F0000u)
#define DMAC0_CHCFG_15S_DDS_SHIFT                                              (16u)
#define DMAC0_CHCFG_15S_SAD                                                    (0x00100000u)
#define DMAC0_CHCFG_15S_SAD_SHIFT                                              (20u)
#define DMAC0_CHCFG_15S_DAD                                                    (0x00200000u)
#define DMAC0_CHCFG_15S_DAD_SHIFT                                              (21u)
#define DMAC0_CHCFG_15S_TM                                                     (0x00400000u)
#define DMAC0_CHCFG_15S_TM_SHIFT                                               (22u)
#define DMAC0_CHCFG_15S_DEM                                                    (0x01000000u)
#define DMAC0_CHCFG_15S_DEM_SHIFT                                              (24u)
#define DMAC0_CHCFG_15S_TCM                                                    (0x02000000u)
#define DMAC0_CHCFG_15S_TCM_SHIFT                                              (25u)
#define DMAC0_CHCFG_15S_SBE                                                    (0x08000000u)
#define DMAC0_CHCFG_15S_SBE_SHIFT                                              (27u)
#define DMAC0_CHCFG_15S_RSEL                                                   (0x10000000u)
#define DMAC0_CHCFG_15S_RSEL_SHIFT                                             (28u)
#define DMAC0_CHCFG_15S_RSW                                                    (0x20000000u)
#define DMAC0_CHCFG_15S_RSW_SHIFT                                              (29u)
#define DMAC0_CHCFG_15S_REN                                                    (0x40000000u)
#define DMAC0_CHCFG_15S_REN_SHIFT                                              (30u)
#define DMAC0_CHCFG_15S_DMS                                                    (0x80000000u)
#define DMAC0_CHCFG_15S_DMS_SHIFT                                              (31u)
#define DMAC0_CHITVL_15S_ITVL                                                  (0x0000FFFFu)
#define DMAC0_CHITVL_15S_ITVL_SHIFT                                            (0u)
#define DMAC0_CHEXT_15S_SPR                                                    (0x00000007u)
#define DMAC0_CHEXT_15S_SPR_SHIFT                                              (0u)
#define DMAC0_CHEXT_15S_SCA                                                    (0x000000F0u)
#define DMAC0_CHEXT_15S_SCA_SHIFT                                              (4u)
#define DMAC0_CHEXT_15S_DPR                                                    (0x00000700u)
#define DMAC0_CHEXT_15S_DPR_SHIFT                                              (8u)
#define DMAC0_CHEXT_15S_DCA                                                    (0x0000F000u)
#define DMAC0_CHEXT_15S_DCA_SHIFT                                              (12u)
#define DMAC0_NXLA_15S_NXLA                                                    (0xFFFFFFFFu)
#define DMAC0_NXLA_15S_NXLA_SHIFT                                              (0u)
#define DMAC0_CRLA_15S_CRLA                                                    (0xFFFFFFFFu)
#define DMAC0_CRLA_15S_CRLA_SHIFT                                              (0u)
#define DMAC0_DCTRL_8_15S_PR                                                   (0x00000001u)
#define DMAC0_DCTRL_8_15S_PR_SHIFT                                             (0u)
#define DMAC0_DCTRL_8_15S_LVINT                                                (0x00000002u)
#define DMAC0_DCTRL_8_15S_LVINT_SHIFT                                          (1u)
#define DMAC0_DCTRL_8_15S_LDPR                                                 (0x00070000u)
#define DMAC0_DCTRL_8_15S_LDPR_SHIFT                                           (16u)
#define DMAC0_DCTRL_8_15S_LDCA                                                 (0x00F00000u)
#define DMAC0_DCTRL_8_15S_LDCA_SHIFT                                           (20u)
#define DMAC0_DCTRL_8_15S_LWPR                                                 (0x07000000u)
#define DMAC0_DCTRL_8_15S_LWPR_SHIFT                                           (24u)
#define DMAC0_DCTRL_8_15S_LWCA                                                 (0xF0000000u)
#define DMAC0_DCTRL_8_15S_LWCA_SHIFT                                           (28u)
#define DMAC0_DSTAT_EN_8_15S_EN8                                               (0x00000001u)
#define DMAC0_DSTAT_EN_8_15S_EN8_SHIFT                                         (0u)
#define DMAC0_DSTAT_EN_8_15S_EN9                                               (0x00000002u)
#define DMAC0_DSTAT_EN_8_15S_EN9_SHIFT                                         (1u)
#define DMAC0_DSTAT_EN_8_15S_EN10                                              (0x00000004u)
#define DMAC0_DSTAT_EN_8_15S_EN10_SHIFT                                        (2u)
#define DMAC0_DSTAT_EN_8_15S_EN11                                              (0x00000008u)
#define DMAC0_DSTAT_EN_8_15S_EN11_SHIFT                                        (3u)
#define DMAC0_DSTAT_EN_8_15S_EN12                                              (0x00000010u)
#define DMAC0_DSTAT_EN_8_15S_EN12_SHIFT                                        (4u)
#define DMAC0_DSTAT_EN_8_15S_EN13                                              (0x00000020u)
#define DMAC0_DSTAT_EN_8_15S_EN13_SHIFT                                        (5u)
#define DMAC0_DSTAT_EN_8_15S_EN14                                              (0x00000040u)
#define DMAC0_DSTAT_EN_8_15S_EN14_SHIFT                                        (6u)
#define DMAC0_DSTAT_EN_8_15S_EN15                                              (0x00000080u)
#define DMAC0_DSTAT_EN_8_15S_EN15_SHIFT                                        (7u)
#define DMAC0_DSTAT_ER_8_15S_ER8                                               (0x00000001u)
#define DMAC0_DSTAT_ER_8_15S_ER8_SHIFT                                         (0u)
#define DMAC0_DSTAT_ER_8_15S_ER9                                               (0x00000002u)
#define DMAC0_DSTAT_ER_8_15S_ER9_SHIFT                                         (1u)
#define DMAC0_DSTAT_ER_8_15S_ER10                                              (0x00000004u)
#define DMAC0_DSTAT_ER_8_15S_ER10_SHIFT                                        (2u)
#define DMAC0_DSTAT_ER_8_15S_ER11                                              (0x00000008u)
#define DMAC0_DSTAT_ER_8_15S_ER11_SHIFT                                        (3u)
#define DMAC0_DSTAT_ER_8_15S_ER12                                              (0x00000010u)
#define DMAC0_DSTAT_ER_8_15S_ER12_SHIFT                                        (4u)
#define DMAC0_DSTAT_ER_8_15S_ER13                                              (0x00000020u)
#define DMAC0_DSTAT_ER_8_15S_ER13_SHIFT                                        (5u)
#define DMAC0_DSTAT_ER_8_15S_ER14                                              (0x00000040u)
#define DMAC0_DSTAT_ER_8_15S_ER14_SHIFT                                        (6u)
#define DMAC0_DSTAT_ER_8_15S_ER15                                              (0x00000080u)
#define DMAC0_DSTAT_ER_8_15S_ER15_SHIFT                                        (7u)
#define DMAC0_DSTAT_END_8_15S_END8                                             (0x00000001u)
#define DMAC0_DSTAT_END_8_15S_END8_SHIFT                                       (0u)
#define DMAC0_DSTAT_END_8_15S_END9                                             (0x00000002u)
#define DMAC0_DSTAT_END_8_15S_END9_SHIFT                                       (1u)
#define DMAC0_DSTAT_END_8_15S_END10                                            (0x00000004u)
#define DMAC0_DSTAT_END_8_15S_END10_SHIFT                                      (2u)
#define DMAC0_DSTAT_END_8_15S_END11                                            (0x00000008u)
#define DMAC0_DSTAT_END_8_15S_END11_SHIFT                                      (3u)
#define DMAC0_DSTAT_END_8_15S_END12                                            (0x00000010u)
#define DMAC0_DSTAT_END_8_15S_END12_SHIFT                                      (4u)
#define DMAC0_DSTAT_END_8_15S_END13                                            (0x00000020u)
#define DMAC0_DSTAT_END_8_15S_END13_SHIFT                                      (5u)
#define DMAC0_DSTAT_END_8_15S_END14                                            (0x00000040u)
#define DMAC0_DSTAT_END_8_15S_END14_SHIFT                                      (6u)
#define DMAC0_DSTAT_END_8_15S_END15                                            (0x00000080u)
#define DMAC0_DSTAT_END_8_15S_END15_SHIFT                                      (7u)
#define DMAC0_DSTAT_TC_8_15S_TC8                                               (0x00000001u)
#define DMAC0_DSTAT_TC_8_15S_TC8_SHIFT                                         (0u)
#define DMAC0_DSTAT_TC_8_15S_TC9                                               (0x00000002u)
#define DMAC0_DSTAT_TC_8_15S_TC9_SHIFT                                         (1u)
#define DMAC0_DSTAT_TC_8_15S_TC10                                              (0x00000004u)
#define DMAC0_DSTAT_TC_8_15S_TC10_SHIFT                                        (2u)
#define DMAC0_DSTAT_TC_8_15S_TC11                                              (0x00000008u)
#define DMAC0_DSTAT_TC_8_15S_TC11_SHIFT                                        (3u)
#define DMAC0_DSTAT_TC_8_15S_TC12                                              (0x00000010u)
#define DMAC0_DSTAT_TC_8_15S_TC12_SHIFT                                        (4u)
#define DMAC0_DSTAT_TC_8_15S_TC13                                              (0x00000020u)
#define DMAC0_DSTAT_TC_8_15S_TC13_SHIFT                                        (5u)
#define DMAC0_DSTAT_TC_8_15S_TC14                                              (0x00000040u)
#define DMAC0_DSTAT_TC_8_15S_TC14_SHIFT                                        (6u)
#define DMAC0_DSTAT_TC_8_15S_TC15                                              (0x00000080u)
#define DMAC0_DSTAT_TC_8_15S_TC15_SHIFT                                        (7u)
#define DMAC0_DSTAT_SUS_8_15S_SUS8                                             (0x00000001u)
#define DMAC0_DSTAT_SUS_8_15S_SUS8_SHIFT                                       (0u)
#define DMAC0_DSTAT_SUS_8_15S_SUS9                                             (0x00000002u)
#define DMAC0_DSTAT_SUS_8_15S_SUS9_SHIFT                                       (1u)
#define DMAC0_DSTAT_SUS_8_15S_SUS10                                            (0x00000004u)
#define DMAC0_DSTAT_SUS_8_15S_SUS10_SHIFT                                      (2u)
#define DMAC0_DSTAT_SUS_8_15S_SUS11                                            (0x00000008u)
#define DMAC0_DSTAT_SUS_8_15S_SUS11_SHIFT                                      (3u)
#define DMAC0_DSTAT_SUS_8_15S_SUS12                                            (0x00000010u)
#define DMAC0_DSTAT_SUS_8_15S_SUS12_SHIFT                                      (4u)
#define DMAC0_DSTAT_SUS_8_15S_SUS13                                            (0x00000020u)
#define DMAC0_DSTAT_SUS_8_15S_SUS13_SHIFT                                      (5u)
#define DMAC0_DSTAT_SUS_8_15S_SUS14                                            (0x00000040u)
#define DMAC0_DSTAT_SUS_8_15S_SUS14_SHIFT                                      (6u)
#define DMAC0_DSTAT_SUS_8_15S_SUS15                                            (0x00000080u)
#define DMAC0_DSTAT_SUS_8_15S_SUS15_SHIFT                                      (7u)
#define DMAC0_DMARS0S_CH0_RID                                                  (0x00000003u)
#define DMAC0_DMARS0S_CH0_RID_SHIFT                                            (0u)
#define DMAC0_DMARS0S_CH0_MID                                                  (0x000003FCu)
#define DMAC0_DMARS0S_CH0_MID_SHIFT                                            (2u)
#define DMAC0_DMARS0S_CH1_RID                                                  (0x00030000u)
#define DMAC0_DMARS0S_CH1_RID_SHIFT                                            (16u)
#define DMAC0_DMARS0S_CH1_MID                                                  (0x03FC0000u)
#define DMAC0_DMARS0S_CH1_MID_SHIFT                                            (18u)
#define DMAC0_DMARS1S_CH2_RID                                                  (0x00000003u)
#define DMAC0_DMARS1S_CH2_RID_SHIFT                                            (0u)
#define DMAC0_DMARS1S_CH2_MID                                                  (0x000003FCu)
#define DMAC0_DMARS1S_CH2_MID_SHIFT                                            (2u)
#define DMAC0_DMARS1S_CH3_RID                                                  (0x00030000u)
#define DMAC0_DMARS1S_CH3_RID_SHIFT                                            (16u)
#define DMAC0_DMARS1S_CH3_MID                                                  (0x03FC0000u)
#define DMAC0_DMARS1S_CH3_MID_SHIFT                                            (18u)
#define DMAC0_DMARS2S_CH4_RID                                                  (0x00000003u)
#define DMAC0_DMARS2S_CH4_RID_SHIFT                                            (0u)
#define DMAC0_DMARS2S_CH4_MID                                                  (0x000003FCu)
#define DMAC0_DMARS2S_CH4_MID_SHIFT                                            (2u)
#define DMAC0_DMARS2S_CH5_RID                                                  (0x00030000u)
#define DMAC0_DMARS2S_CH5_RID_SHIFT                                            (16u)
#define DMAC0_DMARS2S_CH5_MID                                                  (0x03FC0000u)
#define DMAC0_DMARS2S_CH5_MID_SHIFT                                            (18u)
#define DMAC0_DMARS3S_CH6_RID                                                  (0x00000003u)
#define DMAC0_DMARS3S_CH6_RID_SHIFT                                            (0u)
#define DMAC0_DMARS3S_CH6_MID                                                  (0x000003FCu)
#define DMAC0_DMARS3S_CH6_MID_SHIFT                                            (2u)
#define DMAC0_DMARS3S_CH7_RID                                                  (0x00030000u)
#define DMAC0_DMARS3S_CH7_RID_SHIFT                                            (16u)
#define DMAC0_DMARS3S_CH7_MID                                                  (0x03FC0000u)
#define DMAC0_DMARS3S_CH7_MID_SHIFT                                            (18u)
#define DMAC0_DMARS4S_CH8_RID                                                  (0x00000003u)
#define DMAC0_DMARS4S_CH8_RID_SHIFT                                            (0u)
#define DMAC0_DMARS4S_CH8_MID                                                  (0x000003FCu)
#define DMAC0_DMARS4S_CH8_MID_SHIFT                                            (2u)
#define DMAC0_DMARS4S_CH9_RID                                                  (0x00030000u)
#define DMAC0_DMARS4S_CH9_RID_SHIFT                                            (16u)
#define DMAC0_DMARS4S_CH9_MID                                                  (0x03FC0000u)
#define DMAC0_DMARS4S_CH9_MID_SHIFT                                            (18u)
#define DMAC0_DMARS5S_CH10_RID                                                 (0x00000003u)
#define DMAC0_DMARS5S_CH10_RID_SHIFT                                           (0u)
#define DMAC0_DMARS5S_CH10_MID                                                 (0x000003FCu)
#define DMAC0_DMARS5S_CH10_MID_SHIFT                                           (2u)
#define DMAC0_DMARS5S_CH11_RID                                                 (0x00030000u)
#define DMAC0_DMARS5S_CH11_RID_SHIFT                                           (16u)
#define DMAC0_DMARS5S_CH11_MID                                                 (0x03FC0000u)
#define DMAC0_DMARS5S_CH11_MID_SHIFT                                           (18u)
#define DMAC0_DMARS6S_CH12_RID                                                 (0x00000003u)
#define DMAC0_DMARS6S_CH12_RID_SHIFT                                           (0u)
#define DMAC0_DMARS6S_CH12_MID                                                 (0x000003FCu)
#define DMAC0_DMARS6S_CH12_MID_SHIFT                                           (2u)
#define DMAC0_DMARS6S_CH13_RID                                                 (0x00030000u)
#define DMAC0_DMARS6S_CH13_RID_SHIFT                                           (16u)
#define DMAC0_DMARS6S_CH13_MID                                                 (0x03FC0000u)
#define DMAC0_DMARS6S_CH13_MID_SHIFT                                           (18u)
#define DMAC0_DMARS7S_CH14_RID                                                 (0x00000003u)
#define DMAC0_DMARS7S_CH14_RID_SHIFT                                           (0u)
#define DMAC0_DMARS7S_CH14_MID                                                 (0x000003FCu)
#define DMAC0_DMARS7S_CH14_MID_SHIFT                                           (2u)
#define DMAC0_DMARS7S_CH15_RID                                                 (0x00030000u)
#define DMAC0_DMARS7S_CH15_RID_SHIFT                                           (16u)
#define DMAC0_DMARS7S_CH15_MID                                                 (0x03FC0000u)
#define DMAC0_DMARS7S_CH15_MID_SHIFT                                           (18u)

#endif
