{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713024065021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713024065021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 21:31:04 2024 " "Processing started: Sat Apr 13 21:31:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713024065021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024065021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EDL_merged_code -c EDL_merged_code " "Command: quartus_map --read_settings_files=on --write_settings_files=off EDL_merged_code -c EDL_merged_code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024065021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713024065347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713024065347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_jtag/synthesis/uart_jtag.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_jtag/synthesis/uart_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag " "Found entity 1: uart_jtag" {  } { { "uart_jtag/synthesis/uart_jtag.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/uart_jtag.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024072146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024072146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_jtag/synthesis/submodules/uart_jtag_ju.v 5 5 " "Found 5 design units, including 5 entities, in source file uart_jtag/synthesis/submodules/uart_jtag_ju.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_ju_sim_scfifo_w " "Found entity 1: uart_jtag_ju_sim_scfifo_w" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024072148 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_ju_scfifo_w " "Found entity 2: uart_jtag_ju_scfifo_w" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024072148 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_ju_sim_scfifo_r " "Found entity 3: uart_jtag_ju_sim_scfifo_r" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024072148 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_ju_scfifo_r " "Found entity 4: uart_jtag_ju_scfifo_r" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024072148 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag_ju " "Found entity 5: uart_jtag_ju" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024072148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024072148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edl_merged_code.v 1 1 " "Found 1 design units, including 1 entities, in source file edl_merged_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 EDL_merged_code " "Found entity 1: EDL_merged_code" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024072150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024072150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_dac_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_dac_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_dac_control-behavioral " "Found design unit 1: adc_dac_control-behavioral" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024072546 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_dac_control " "Found entity 1: adc_dac_control" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024072546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024072546 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jtag_uart_waitrequest EDL_merged_code.v(504) " "Verilog HDL Implicit Net warning at EDL_merged_code.v(504): created implicit net for \"jtag_uart_waitrequest\"" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 504 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024072548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EDL_merged_code " "Elaborating entity \"EDL_merged_code\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713024072578 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CH0_done EDL_merged_code.v(140) " "Verilog HDL or VHDL warning at EDL_merged_code.v(140): object \"CH0_done\" assigned a value but never read" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713024072579 "|EDL_merged_code"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_sends EDL_merged_code.v(207) " "Verilog HDL or VHDL warning at EDL_merged_code.v(207): object \"count_sends\" assigned a value but never read" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713024072579 "|EDL_merged_code"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HIGH EDL_merged_code.v(7) " "Output port \"HIGH\" at EDL_merged_code.v(7) has no driver" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713024072635 "|EDL_merged_code"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LOW EDL_merged_code.v(8) " "Output port \"LOW\" at EDL_merged_code.v(8) has no driver" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713024072635 "|EDL_merged_code"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag uart_jtag:uart_jtag1 " "Elaborating entity \"uart_jtag\" for hierarchy \"uart_jtag:uart_jtag1\"" {  } { { "EDL_merged_code.v" "uart_jtag1" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_ju uart_jtag:uart_jtag1\|uart_jtag_ju:ju " "Elaborating entity \"uart_jtag_ju\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\"" {  } { { "uart_jtag/synthesis/uart_jtag.v" "ju" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/uart_jtag.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_ju_scfifo_w uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w " "Elaborating entity \"uart_jtag_ju_scfifo_w\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "the_uart_jtag_ju_scfifo_w" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "wfifo" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713024073196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713024073196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713024073196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713024073196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713024073196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713024073196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713024073196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713024073196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713024073196 ""}  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713024073196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024073234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024073234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024073245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024073245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024073257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024073257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024073298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024073298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024073341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024073341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024073387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024073387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_ju_scfifo_r uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r " "Elaborating entity \"uart_jtag_ju_scfifo_r\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "the_uart_jtag_ju_scfifo_r" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "uart_jtag_ju_alt_jtag_atlantic" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic " "Instantiated megafunction \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713024073659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713024073659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713024073659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713024073659 ""}  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713024073659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_dac_control adc_dac_control:adc_dac_control0 " "Elaborating entity \"adc_dac_control\" for hierarchy \"adc_dac_control:adc_dac_control0\"" {  } { { "EDL_merged_code.v" "adc_dac_control0" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713024073892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CTRL_ADC ADC_DAC_control.vhd(53) " "Verilog HDL or VHDL warning at ADC_DAC_control.vhd(53): object \"CTRL_ADC\" assigned a value but never read" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713024073894 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sq_wave_time_count_DAC ADC_DAC_control.vhd(57) " "VHDL Signal Declaration warning at ADC_DAC_control.vhd(57): used explicit default value for signal \"sq_wave_time_count_DAC\" because signal was never assigned a value" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713024073894 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CH0_completed ADC_DAC_control.vhd(65) " "VHDL Signal Declaration warning at ADC_DAC_control.vhd(65): used explicit default value for signal \"CH0_completed\" because signal was never assigned a value" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713024073894 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CH1_completed ADC_DAC_control.vhd(66) " "VHDL Signal Declaration warning at ADC_DAC_control.vhd(66): used explicit default value for signal \"CH1_completed\" because signal was never assigned a value" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713024073894 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1713024074228 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.13.21:31:17 Progress: Loading sldd79991ad/alt_sld_fab_wrapper_hw.tcl " "2024.04.13.21:31:17 Progress: Loading sldd79991ad/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024077065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024079345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024079432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024082261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024082347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024082442 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024082548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024082554 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024082554 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1713024083242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd79991ad/alt_sld_fab.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/ip/sldd79991ad/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024083422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024083422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024083486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024083486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024083487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024083487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024083536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024083536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024083605 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024083605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024083605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713024083657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713024083657 ""}
