- name: PMINTENSET_EL1
  long_name: "Performance Monitors Interrupt Enable Set register"
  purpose: |
       "
       Enables the generation of interrupt requests on overflows from the Cycle
       Count Register, PMCCNTR_EL0, and the event counters PMEVCNTR<n>_EL0.
       Reading the register shows which overflow interrupt requests are
       enabled.
       "
  size: 64
  arch: armv8a
  execution_state: aarch64
  is_internal: True

  access_mechanisms:
      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x0
        op2: 0x1
        crm: 0xe
        crn: 0x9
        operand_mnemonic: PMINTENSET_EL1

      - name: msr_register
        is_write: True
        op0: 0x3
        op1: 0x0
        op2: 0x1
        crm: 0xe
        crn: 0x9
        operand_mnemonic: PMINTENSET_EL1

  fieldsets:
      - name: fieldset_1
        size: 64

        fields:
          - name: P<n>
            lsb: 0
            msb: 30

          - name: C
            lsb: 31
            msb: 31

          - name: 0
            lsb: 32
            msb: 63
            reserved0: True
