$date
	Sun Sep 21 21:50:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bidir_buff_tb $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var reg 1 # control $end
$var reg 1 $ tempa $end
$var reg 1 % tempb $end
$scope module dut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # control $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1"
1%
1$
#20
0!
0"
0%
0$
#30
1!
1"
1%
1$
#40
0!
0"
0%
0$
#50
1%
1$
1"
1!
1#
#60
0"
0!
0%
0$
#70
1"
1!
1%
1$
#80
0"
0!
0%
0$
#90
1"
1!
1%
1$
#100
0%
0$
0!
0"
0#
#110
1!
1"
1%
1$
#120
0!
0"
0%
0$
#130
1!
1"
1%
1$
#140
0!
0"
0%
0$
#150
1%
1$
1"
1!
1#
#160
0"
0!
0%
0$
#170
1"
1!
1%
1$
#180
0"
0!
0%
0$
#190
1"
1!
1%
1$
#200
0%
0$
0!
0"
0#
#210
1!
1"
1%
1$
#220
0!
0"
0%
0$
#230
1!
1"
1%
1$
#240
0!
0"
0%
0$
#250
1%
1$
1"
1!
1#
#260
0"
0!
0%
0$
#270
1"
1!
1%
1$
#280
0"
0!
0%
0$
#290
1"
1!
1%
1$
#300
0%
0$
0!
0"
0#
