{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 17:02:58 2022 " "Info: Processing started: Wed May 11 17:02:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsmctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsmctrl-RTL " "Info: Found design unit 1: fsmctrl-RTL" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsmctrl " "Info: Found entity 1: fsmctrl" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idec.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file idec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idec-rtl " "Info: Found design unit 1: idec-rtl" {  } { { "idec.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/idec.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 idec " "Info: Found entity 1: idec" {  } { { "idec.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/idec.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_io0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ram_io0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_io0-SYN " "Info: Found design unit 1: lpm_ram_io0-SYN" {  } { { "lpm_ram_io0.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/lpm_ram_io0.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_io0 " "Info: Found entity 1: lpm_ram_io0" {  } { { "lpm_ram_io0.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/lpm_ram_io0.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structural " "Info: Found design unit 1: datapath-Structural" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info: Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-rtl " "Info: Found design unit 1: display-rtl" {  } { { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_r_alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exp_r_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_r_alu-rtl " "Info: Found design unit 1: exp_r_alu-rtl" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 exp_r_alu " "Info: Found entity 1: exp_r_alu" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_pc_ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sw_pc_ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_pc_ar-rtl " "Info: Found design unit 1: sw_pc_ar-rtl" {  } { { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sw_pc_ar " "Info: Found entity 1: sw_pc_ar" {  } { { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Info: Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset datapath.vhd(122) " "Warning (10492): VHDL Process Statement warning at datapath.vhd(122): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset datapath.vhd(131) " "Warning (10492): VHDL Process Statement warning at datapath.vhd(131): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsmctrl fsmctrl:U0 " "Info: Elaborating entity \"fsmctrl\" for hierarchy \"fsmctrl:U0\"" {  } { { "datapath.vhd" "U0" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset fsmctrl.vhd(50) " "Warning (10492): VHDL Process Statement warning at fsmctrl.vhd(50): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_pc_ar sw_pc_ar:U1 " "Info: Elaborating entity \"sw_pc_ar\" for hierarchy \"sw_pc_ar:U1\"" {  } { { "datapath.vhd" "U1" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sw_pc_ar.vhd(23) " "Warning (10492): VHDL Process Statement warning at sw_pc_ar.vhd(23): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pcclr sw_pc_ar.vhd(42) " "Warning (10492): VHDL Process Statement warning at sw_pc_ar.vhd(42): signal \"pcclr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clkon sw_pc_ar.vhd(43) " "Warning (10492): VHDL Process Statement warning at sw_pc_ar.vhd(43): signal \"clkon\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idec idec:U_idec " "Info: Elaborating entity \"idec\" for hierarchy \"idec:U_idec\"" {  } { { "datapath.vhd" "U_idec" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset idec.vhd(26) " "Warning (10492): VHDL Process Statement warning at idec.vhd(26): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "idec.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/idec.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk idec.vhd(29) " "Warning (10492): VHDL Process Statement warning at idec.vhd(29): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "idec.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/idec.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_io0 lpm_ram_io0:U2 " "Info: Elaborating entity \"lpm_ram_io0\" for hierarchy \"lpm_ram_io0:U2\"" {  } { { "datapath.vhd" "U2" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_io lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborating entity \"lpm_ram_io\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "lpm_ram_io0.vhd" "lpm_ram_io_component" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborated megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "lpm_ram_io0.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Instantiated megafunction \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX3000A " "Info: Parameter \"intended_device_family\" = \"MAX3000A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file initial_file.mif " "Info: Parameter \"lpm_file\" = \"initial_file.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_IO " "Info: Parameter \"lpm_type\" = \"LPM_RAM_IO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io0.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "lpm_ram_io0.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/lpm_ram_io0.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 178 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborated megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "lpm_ram_io0.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component " "Info: Elaborated megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_io0.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/lpm_ram_io0.vhd" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v9a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v9a1 " "Info: Found entity 1: altsyncram_v9a1" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/db/altsyncram_v9a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v9a1 lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated " "Info: Elaborating entity \"altsyncram_v9a1\" for hierarchy \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_r_alu exp_r_alu:U3 " "Info: Elaborating entity \"exp_r_alu\" for hierarchy \"exp_r_alu:U3\"" {  } { { "datapath.vhd" "U3" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset exp_r_alu.vhd(23) " "Warning (10492): VHDL Process Statement warning at exp_r_alu.vhd(23): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U4 " "Info: Elaborating entity \"display\" for hierarchy \"display:U4\"" {  } { { "datapath.vhd" "U4" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 208 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in81 display.vhd(81) " "Warning (10492): VHDL Process Statement warning at display.vhd(81): signal \"in81\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in81 display.vhd(82) " "Warning (10492): VHDL Process Statement warning at display.vhd(82): signal \"in81\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in82 display.vhd(83) " "Warning (10492): VHDL Process Statement warning at display.vhd(83): signal \"in82\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in82 display.vhd(84) " "Warning (10492): VHDL Process Statement warning at display.vhd(84): signal \"in82\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in83 display.vhd(85) " "Warning (10492): VHDL Process Statement warning at display.vhd(85): signal \"in83\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in83 display.vhd(86) " "Warning (10492): VHDL Process Statement warning at display.vhd(86): signal \"in83\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in84 display.vhd(87) " "Warning (10492): VHDL Process Statement warning at display.vhd(87): signal \"in84\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in84 display.vhd(88) " "Warning (10492): VHDL Process Statement warning at display.vhd(88): signal \"in84\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[0\] " "Warning: Bidir \"dout\[0\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[1\] " "Warning: Bidir \"dout\[1\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[2\] " "Warning: Bidir \"dout\[2\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[3\] " "Warning: Bidir \"dout\[3\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[4\] " "Warning: Bidir \"dout\[4\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[5\] " "Warning: Bidir \"dout\[5\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[6\] " "Warning: Bidir \"dout\[6\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dout\[7\] " "Warning: Bidir \"dout\[7\]\" has no driver" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[4\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[4\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[0\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[0\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[5\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[5\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[1\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[1\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[6\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[6\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[2\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[2\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[7\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[7\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "exp_r_alu:U3\|d\[3\] lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"exp_r_alu:U3\|d\[3\]\" to the node \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 97 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 18 -1 0 } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg\[0\] GND " "Warning (13410): Pin \"seg\[0\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[0\] " "Info: Register \"exp_r_alu:U3\|r4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[1\] " "Info: Register \"exp_r_alu:U3\|r4\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[2\] " "Info: Register \"exp_r_alu:U3\|r4\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[3\] " "Info: Register \"exp_r_alu:U3\|r4\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[4\] " "Info: Register \"exp_r_alu:U3\|r4\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[5\] " "Info: Register \"exp_r_alu:U3\|r4\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[6\] " "Info: Register \"exp_r_alu:U3\|r4\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "exp_r_alu:U3\|r4\[7\] " "Info: Register \"exp_r_alu:U3\|r4\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[0\] " "Warning (15610): No output dependent on input pin \"k\[0\]\"" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[1\] " "Warning (15610): No output dependent on input pin \"k\[1\]\"" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[2\] " "Warning (15610): No output dependent on input pin \"k\[2\]\"" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[3\] " "Warning (15610): No output dependent on input pin \"k\[3\]\"" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[4\] " "Warning (15610): No output dependent on input pin \"k\[4\]\"" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[5\] " "Warning (15610): No output dependent on input pin \"k\[5\]\"" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[6\] " "Warning (15610): No output dependent on input pin \"k\[6\]\"" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[7\] " "Warning (15610): No output dependent on input pin \"k\[7\]\"" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Info: Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "262 " "Info: Implemented 262 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 17:03:01 2022 " "Info: Processing ended: Wed May 11 17:03:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 17:03:02 2022 " "Info: Processing started: Wed May 11 17:03:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "datapath EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"datapath\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 34 " "Warning: No exact pin location assignment(s) for 8 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[0\] " "Info: Pin dout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[1\] " "Info: Pin dout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[2\] " "Info: Pin dout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[2] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[3\] " "Info: Pin dout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[3] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[4\] " "Info: Pin dout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[4] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[5\] " "Info: Pin dout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[5] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[6\] " "Info: Pin dout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[6] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[7\] " "Info: Pin dout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[7] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 21 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN 21 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|ctick " "Info: Destination node fsmctrl:U0\|ctick" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|ctick } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|clk_fresh " "Info: Destination node fsmctrl:U0\|clk_fresh" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 62 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_fresh } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsmctrl:U0\|ctick  " "Info: Automatically promoted node fsmctrl:U0\|ctick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|clk_state " "Info: Destination node fsmctrl:U0\|clk_state" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_state } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|ctick~4 " "Info: Destination node fsmctrl:U0\|ctick~4" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|ctick~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|ctick } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsmctrl:U0\|clk_state  " "Info: Automatically promoted node fsmctrl:U0\|clk_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|clk_state~0 " "Info: Destination node fsmctrl:U0\|clk_state~0" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_state~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_state } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsmctrl:U0\|clk_fresh  " "Info: Automatically promoted node fsmctrl:U0\|clk_fresh " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmctrl:U0\|clk_fresh~1 " "Info: Destination node fsmctrl:U0\|clk_fresh~1" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 62 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_fresh~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 62 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|clk_fresh } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 0 8 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 7 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 8 16 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register fsmctrl:U0\|vmcode\[8\] register sw_pc_ar:U1\|pc\[1\] -11.958 ns " "Info: Slack time is -11.958 ns between source register \"fsmctrl:U0\|vmcode\[8\]\" and destination register \"sw_pc_ar:U1\|pc\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.426 ns + Largest register register " "Info: + Largest register to register requirement is -2.426 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.136 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 7.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.970 ns) 3.435 ns fsmctrl:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.611 ns) + CELL(0.970 ns) = 3.435 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(0.000 ns) 5.638 ns fsmctrl:U0\|ctick~clkctrl 3 COMB Unassigned 133 " "Info: 3: + IC(2.203 ns) + CELL(0.000 ns) = 5.638 ns; Loc. = Unassigned; Fanout = 133; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.136 ns sw_pc_ar:U1\|pc\[1\] 4 REG Unassigned 4 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.136 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'sw_pc_ar:U1\|pc\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsmctrl:U0|ctick~clkctrl sw_pc_ar:U1|pc[1] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.89 % ) " "Info: Total cell delay = 2.490 ns ( 34.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.646 ns ( 65.11 % ) " "Info: Total interconnect delay = 4.646 ns ( 65.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.136 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 7.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.970 ns) 3.435 ns fsmctrl:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.611 ns) + CELL(0.970 ns) = 3.435 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(0.000 ns) 5.638 ns fsmctrl:U0\|ctick~clkctrl 3 COMB Unassigned 133 " "Info: 3: + IC(2.203 ns) + CELL(0.000 ns) = 5.638 ns; Loc. = Unassigned; Fanout = 133; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.136 ns sw_pc_ar:U1\|pc\[1\] 4 REG Unassigned 4 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.136 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'sw_pc_ar:U1\|pc\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsmctrl:U0|ctick~clkctrl sw_pc_ar:U1|pc[1] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 34.89 % ) " "Info: Total cell delay = 2.490 ns ( 34.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.646 ns ( 65.11 % ) " "Info: Total interconnect delay = 4.646 ns ( 65.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.298 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 10.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.970 ns) 3.435 ns fsmctrl:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.611 ns) + CELL(0.970 ns) = 3.435 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.970 ns) 6.311 ns fsmctrl:U0\|clk_state 3 REG Unassigned 2 " "Info: 3: + IC(1.906 ns) + CELL(0.970 ns) = 6.311 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fsmctrl:U0\|clk_state'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { fsmctrl:U0|ctick fsmctrl:U0|clk_state } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.489 ns) + CELL(0.000 ns) 8.800 ns fsmctrl:U0\|clk_state~clkctrl 4 COMB Unassigned 24 " "Info: 4: + IC(2.489 ns) + CELL(0.000 ns) = 8.800 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'fsmctrl:U0\|clk_state~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { fsmctrl:U0|clk_state fsmctrl:U0|clk_state~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 10.298 ns fsmctrl:U0\|vmcode\[8\] 5 REG Unassigned 10 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 10.298 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'fsmctrl:U0\|vmcode\[8\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsmctrl:U0|clk_state~clkctrl fsmctrl:U0|vmcode[8] } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 33.60 % ) " "Info: Total cell delay = 3.460 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.838 ns ( 66.40 % ) " "Info: Total interconnect delay = 6.838 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.298 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 10.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.970 ns) 3.435 ns fsmctrl:U0\|ctick 2 REG Unassigned 3 " "Info: 2: + IC(1.611 ns) + CELL(0.970 ns) = 3.435 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.970 ns) 6.311 ns fsmctrl:U0\|clk_state 3 REG Unassigned 2 " "Info: 3: + IC(1.906 ns) + CELL(0.970 ns) = 6.311 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fsmctrl:U0\|clk_state'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { fsmctrl:U0|ctick fsmctrl:U0|clk_state } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.489 ns) + CELL(0.000 ns) 8.800 ns fsmctrl:U0\|clk_state~clkctrl 4 COMB Unassigned 24 " "Info: 4: + IC(2.489 ns) + CELL(0.000 ns) = 8.800 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'fsmctrl:U0\|clk_state~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { fsmctrl:U0|clk_state fsmctrl:U0|clk_state~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 10.298 ns fsmctrl:U0\|vmcode\[8\] 5 REG Unassigned 10 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 10.298 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'fsmctrl:U0\|vmcode\[8\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fsmctrl:U0|clk_state~clkctrl fsmctrl:U0|vmcode[8] } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 33.60 % ) " "Info: Total cell delay = 3.460 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.838 ns ( 66.40 % ) " "Info: Total interconnect delay = 6.838 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.532 ns - Longest register register " "Info: - Longest register to register delay is 9.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsmctrl:U0\|vmcode\[8\] 1 REG Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'fsmctrl:U0\|vmcode\[8\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|vmcode[8] } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.370 ns) 1.596 ns exp_r_alu:U3\|bus_reg~42 2 COMB Unassigned 1 " "Info: 2: + IC(1.226 ns) + CELL(0.370 ns) = 1.596 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~42'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { fsmctrl:U0|vmcode[8] exp_r_alu:U3|bus_reg~42 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 2.407 ns exp_r_alu:U3\|bus_reg~43 3 COMB Unassigned 3 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 2.407 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'exp_r_alu:U3\|bus_reg~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.184 ns) 7.591 ns exp_r_alu:U3\|d\[1\]~47 4 COMB LOOP Unassigned 4 " "Info: 4: + IC(0.000 ns) + CELL(5.184 ns) = 7.591 ns; Loc. = Unassigned; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[1\]~47'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~45 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|bus_reg~45\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~45 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[1\]~47 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|d\[1\]~47\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~46 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|bus_reg~46\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~46 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~44 Unassigned " "Info: Loc. = Unassigned; Node \"exp_r_alu:U3\|bus_reg~44\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~44 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~45 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~47 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~46 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~44 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 8.402 ns sw_pc_ar:U1\|bus_reg~10 5 COMB Unassigned 2 " "Info: 5: + IC(0.187 ns) + CELL(0.624 ns) = 8.402 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'sw_pc_ar:U1\|bus_reg~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { exp_r_alu:U3|d[1]~47 sw_pc_ar:U1|bus_reg~10 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.460 ns) 9.532 ns sw_pc_ar:U1\|pc\[1\] 6 REG Unassigned 4 " "Info: 6: + IC(0.670 ns) + CELL(0.460 ns) = 9.532 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'sw_pc_ar:U1\|pc\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { sw_pc_ar:U1|bus_reg~10 sw_pc_ar:U1|pc[1] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.262 ns ( 76.19 % ) " "Info: Total cell delay = 7.262 ns ( 76.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.270 ns ( 23.81 % ) " "Info: Total interconnect delay = 2.270 ns ( 23.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.532 ns" { fsmctrl:U0|vmcode[8] exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 sw_pc_ar:U1|bus_reg~10 sw_pc_ar:U1|pc[1] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.532 ns" { fsmctrl:U0|vmcode[8] exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 sw_pc_ar:U1|bus_reg~10 sw_pc_ar:U1|pc[1] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.532 ns register register " "Info: Estimated most critical path is register to register delay of 9.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsmctrl:U0\|vmcode\[8\] 1 REG LAB_X18_Y7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y7; Fanout = 10; REG Node = 'fsmctrl:U0\|vmcode\[8\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsmctrl:U0|vmcode[8] } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.370 ns) 1.596 ns exp_r_alu:U3\|bus_reg~42 2 COMB LAB_X18_Y8 1 " "Info: 2: + IC(1.226 ns) + CELL(0.370 ns) = 1.596 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~42'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { fsmctrl:U0|vmcode[8] exp_r_alu:U3|bus_reg~42 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 2.407 ns exp_r_alu:U3\|bus_reg~43 3 COMB LAB_X18_Y8 3 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 2.407 ns; Loc. = LAB_X18_Y8; Fanout = 3; COMB Node = 'exp_r_alu:U3\|bus_reg~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.184 ns) 7.591 ns exp_r_alu:U3\|d\[1\]~47 4 COMB LOOP LAB_X20_Y10 4 " "Info: 4: + IC(0.000 ns) + CELL(5.184 ns) = 7.591 ns; Loc. = LAB_X20_Y10; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[1\]~47'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~45 LAB_X18_Y10 " "Info: Loc. = LAB_X18_Y10; Node \"exp_r_alu:U3\|bus_reg~45\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~45 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[1\]~47 LAB_X20_Y10 " "Info: Loc. = LAB_X20_Y10; Node \"exp_r_alu:U3\|d\[1\]~47\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~46 LAB_X20_Y10 " "Info: Loc. = LAB_X20_Y10; Node \"exp_r_alu:U3\|bus_reg~46\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~46 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~44 LAB_X18_Y10 " "Info: Loc. = LAB_X18_Y10; Node \"exp_r_alu:U3\|bus_reg~44\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~44 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~45 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~47 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~46 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~44 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 8.402 ns sw_pc_ar:U1\|bus_reg~10 5 COMB LAB_X20_Y10 2 " "Info: 5: + IC(0.187 ns) + CELL(0.624 ns) = 8.402 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'sw_pc_ar:U1\|bus_reg~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { exp_r_alu:U3|d[1]~47 sw_pc_ar:U1|bus_reg~10 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.460 ns) 9.532 ns sw_pc_ar:U1\|pc\[1\] 6 REG LAB_X21_Y10 4 " "Info: 6: + IC(0.670 ns) + CELL(0.460 ns) = 9.532 ns; Loc. = LAB_X21_Y10; Fanout = 4; REG Node = 'sw_pc_ar:U1\|pc\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { sw_pc_ar:U1|bus_reg~10 sw_pc_ar:U1|pc[1] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.262 ns ( 76.19 % ) " "Info: Total cell delay = 7.262 ns ( 76.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.270 ns ( 23.81 % ) " "Info: Total interconnect delay = 2.270 ns ( 23.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.532 ns" { fsmctrl:U0|vmcode[8] exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 sw_pc_ar:U1|bus_reg~10 sw_pc_ar:U1|pc[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Warning: Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[0\] 0 " "Info: Pin \"dout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[1\] 0 " "Info: Pin \"dout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[2\] 0 " "Info: Pin \"dout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[3\] 0 " "Info: Pin \"dout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[4\] 0 " "Info: Pin \"dout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[5\] 0 " "Info: Pin \"dout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[6\] 0 " "Info: Pin \"dout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[7\] 0 " "Info: Pin \"dout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[0\] 0 " "Info: Pin \"seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[1\] 0 " "Info: Pin \"seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[2\] 0 " "Info: Pin \"seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[3\] 0 " "Info: Pin \"seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[4\] 0 " "Info: Pin \"seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[5\] 0 " "Info: Pin \"seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[6\] 0 " "Info: Pin \"seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[7\] 0 " "Info: Pin \"seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[0\] 0 " "Info: Pin \"y\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[1\] 0 " "Info: Pin \"y\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[2\] 0 " "Info: Pin \"y\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[3\] 0 " "Info: Pin \"y\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[4\] 0 " "Info: Pin \"y\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[5\] 0 " "Info: Pin \"y\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[6\] 0 " "Info: Pin \"y\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[7\] 0 " "Info: Pin \"y\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Warning: Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[0\] a permanently disabled " "Info: Pin dout\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[1\] a permanently disabled " "Info: Pin dout\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[2\] a permanently disabled " "Info: Pin dout\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[2] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[3\] a permanently disabled " "Info: Pin dout\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[3] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[4\] a permanently disabled " "Info: Pin dout\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[4] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[5\] a permanently disabled " "Info: Pin dout\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[5] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[6\] a permanently disabled " "Info: Pin dout\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[6] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dout\[7\] a permanently disabled " "Info: Pin dout\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[7] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "9 " "Warning: Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[0\] VCC " "Info: Pin dout\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[1\] VCC " "Info: Pin dout\[1\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[2\] VCC " "Info: Pin dout\[2\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[2] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[3\] VCC " "Info: Pin dout\[3\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[3] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[4\] VCC " "Info: Pin dout\[4\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[4] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[5\] VCC " "Info: Pin dout\[5\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[5] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[6\] VCC " "Info: Pin dout\[6\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[6] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dout\[7\] VCC " "Info: Pin dout\[7\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dout[7] } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg\[0\] GND " "Info: Pin seg\[0\] has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { seg[0] } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg\[0\]" } } } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 13 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 17:03:04 2022 " "Info: Processing ended: Wed May 11 17:03:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 17:03:05 2022 " "Info: Processing started: Wed May 11 17:03:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 17:03:06 2022 " "Info: Processing ended: Wed May 11 17:03:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 17:03:07 2022 " "Info: Processing started: Wed May 11 17:03:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[7\]~53 " "Warning: Node \"exp_r_alu:U3\|d\[7\]~53\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~58 " "Warning: Node \"exp_r_alu:U3\|bus_reg~58\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~59 " "Warning: Node \"exp_r_alu:U3\|bus_reg~59\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~60 " "Warning: Node \"exp_r_alu:U3\|bus_reg~60\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[6\]~49 " "Warning: Node \"exp_r_alu:U3\|d\[6\]~49\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~49 " "Warning: Node \"exp_r_alu:U3\|bus_reg~49\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~50 " "Warning: Node \"exp_r_alu:U3\|bus_reg~50\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~51 " "Warning: Node \"exp_r_alu:U3\|bus_reg~51\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[5\]~45 " "Warning: Node \"exp_r_alu:U3\|d\[5\]~45\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~39 " "Warning: Node \"exp_r_alu:U3\|bus_reg~39\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~40 " "Warning: Node \"exp_r_alu:U3\|bus_reg~40\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~41 " "Warning: Node \"exp_r_alu:U3\|bus_reg~41\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[1\]~47 " "Warning: Node \"exp_r_alu:U3\|d\[1\]~47\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~44 " "Warning: Node \"exp_r_alu:U3\|bus_reg~44\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~45 " "Warning: Node \"exp_r_alu:U3\|bus_reg~45\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~46 " "Warning: Node \"exp_r_alu:U3\|bus_reg~46\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[0\]~43 " "Warning: Node \"exp_r_alu:U3\|d\[0\]~43\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~35 " "Warning: Node \"exp_r_alu:U3\|bus_reg~35\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~36 " "Warning: Node \"exp_r_alu:U3\|bus_reg~36\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[2\]~51 " "Warning: Node \"exp_r_alu:U3\|d\[2\]~51\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~54 " "Warning: Node \"exp_r_alu:U3\|bus_reg~54\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~55 " "Warning: Node \"exp_r_alu:U3\|bus_reg~55\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[2\]~57 " "Warning: Node \"exp_r_alu:U3\|d\[2\]~57\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[3\]~55 " "Warning: Node \"exp_r_alu:U3\|d\[3\]~55\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~63 " "Warning: Node \"exp_r_alu:U3\|bus_reg~63\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~64 " "Warning: Node \"exp_r_alu:U3\|bus_reg~64\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~65 " "Warning: Node \"exp_r_alu:U3\|bus_reg~65\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[4\]~41 " "Warning: Node \"exp_r_alu:U3\|d\[4\]~41\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~31 " "Warning: Node \"exp_r_alu:U3\|bus_reg~31\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~32 " "Warning: Node \"exp_r_alu:U3\|bus_reg~32\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[4\]~56 " "Warning: Node \"exp_r_alu:U3\|d\[4\]~56\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fsmctrl:U0\|clk_fresh " "Info: Detected ripple clock \"fsmctrl:U0\|clk_fresh\" as buffer" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 62 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsmctrl:U0\|clk_fresh" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsmctrl:U0\|clk_state " "Info: Detected ripple clock \"fsmctrl:U0\|clk_state\" as buffer" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsmctrl:U0\|clk_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsmctrl:U0\|ctick " "Info: Detected ripple clock \"fsmctrl:U0\|ctick\" as buffer" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsmctrl:U0\|ctick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg register exp_r_alu:U3\|r5\[2\] 41.38 MHz 24.168 ns Internal " "Info: Clock \"clk\" has Internal fmax of 41.38 MHz between source memory \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"exp_r_alu:U3\|r5\[2\]\" (period= 24.168 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.763 ns + Longest memory register " "Info: + Longest memory to register delay is 11.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X23_Y10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y10; Fanout = 8; MEM Node = 'lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[2\] 2 MEM M4K_X23_Y10 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y10; Fanout = 1; MEM Node = 'lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/db/altsyncram_v9a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.206 ns) 4.953 ns exp_r_alu:U3\|d\[2\]~50 3 COMB LCCOMB_X20_Y10_N16 3 " "Info: 3: + IC(0.986 ns) + CELL(0.206 ns) = 4.953 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 3; COMB Node = 'exp_r_alu:U3\|d\[2\]~50'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] exp_r_alu:U3|d[2]~50 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.248 ns) 9.201 ns exp_r_alu:U3\|bus_reg~55 4 COMB LOOP LCCOMB_X18_Y8_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(4.248 ns) = 9.201 ns; Loc. = LCCOMB_X18_Y8_N22; Fanout = 2; COMB LOOP Node = 'exp_r_alu:U3\|bus_reg~55'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[2\]~51 LCCOMB_X20_Y10_N28 " "Info: Loc. = LCCOMB_X20_Y10_N28; Node \"exp_r_alu:U3\|d\[2\]~51\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[2]~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[2\]~57 LCCOMB_X20_Y10_N14 " "Info: Loc. = LCCOMB_X20_Y10_N14; Node \"exp_r_alu:U3\|d\[2\]~57\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[2]~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~54 LCCOMB_X17_Y10_N16 " "Info: Loc. = LCCOMB_X17_Y10_N16; Node \"exp_r_alu:U3\|bus_reg~54\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~54 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~55 LCCOMB_X18_Y8_N22 " "Info: Loc. = LCCOMB_X18_Y8_N22; Node \"exp_r_alu:U3\|bus_reg~55\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~55 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[2]~51 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[2]~57 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~54 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~55 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.248 ns" { exp_r_alu:U3|d[2]~50 exp_r_alu:U3|bus_reg~55 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 9.775 ns exp_r_alu:U3\|bus_reg~67 5 COMB LCCOMB_X18_Y8_N30 3 " "Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 9.775 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 3; COMB Node = 'exp_r_alu:U3\|bus_reg~67'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { exp_r_alu:U3|bus_reg~55 exp_r_alu:U3|bus_reg~67 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.460 ns) 11.763 ns exp_r_alu:U3\|r5\[2\] 6 REG LCFF_X20_Y10_N11 4 " "Info: 6: + IC(1.528 ns) + CELL(0.460 ns) = 11.763 ns; Loc. = LCFF_X20_Y10_N11; Fanout = 4; REG Node = 'exp_r_alu:U3\|r5\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { exp_r_alu:U3|bus_reg~67 exp_r_alu:U3|r5[2] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.881 ns ( 75.50 % ) " "Info: Total cell delay = 8.881 ns ( 75.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.882 ns ( 24.50 % ) " "Info: Total interconnect delay = 2.882 ns ( 24.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.763 ns" { lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] exp_r_alu:U3|d[2]~50 exp_r_alu:U3|bus_reg~55 exp_r_alu:U3|bus_reg~67 exp_r_alu:U3|r5[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.763 ns" { lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] {} exp_r_alu:U3|d[2]~50 {} exp_r_alu:U3|bus_reg~55 {} exp_r_alu:U3|bus_reg~67 {} exp_r_alu:U3|r5[2] {} } { 0.000ns 0.000ns 0.986ns 0.000ns 0.368ns 1.528ns } { 0.000ns 3.761ns 0.206ns 4.248ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.101 ns - Smallest " "Info: - Smallest clock skew is -0.101 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.483 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.970 ns) 3.448 ns fsmctrl:U0\|ctick 2 REG LCFF_X12_Y6_N9 3 " "Info: 2: + IC(1.378 ns) + CELL(0.970 ns) = 3.448 ns; Loc. = LCFF_X12_Y6_N9; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.520 ns) + CELL(0.000 ns) 7.968 ns fsmctrl:U0\|ctick~clkctrl 3 COMB CLKCTRL_G2 70 " "Info: 3: + IC(4.520 ns) + CELL(0.000 ns) = 7.968 ns; Loc. = CLKCTRL_G2; Fanout = 70; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.520 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 9.483 ns exp_r_alu:U3\|r5\[2\] 4 REG LCFF_X20_Y10_N11 4 " "Info: 4: + IC(0.849 ns) + CELL(0.666 ns) = 9.483 ns; Loc. = LCFF_X20_Y10_N11; Fanout = 4; REG Node = 'exp_r_alu:U3\|r5\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|r5[2] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 28.85 % ) " "Info: Total cell delay = 2.736 ns ( 28.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.747 ns ( 71.15 % ) " "Info: Total interconnect delay = 6.747 ns ( 71.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.483 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|r5[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.483 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|r5[2] {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.584 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 9.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.970 ns) 3.448 ns fsmctrl:U0\|ctick 2 REG LCFF_X12_Y6_N9 3 " "Info: 2: + IC(1.378 ns) + CELL(0.970 ns) = 3.448 ns; Loc. = LCFF_X12_Y6_N9; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.520 ns) + CELL(0.000 ns) 7.968 ns fsmctrl:U0\|ctick~clkctrl 3 COMB CLKCTRL_G2 70 " "Info: 3: + IC(4.520 ns) + CELL(0.000 ns) = 7.968 ns; Loc. = CLKCTRL_G2; Fanout = 70; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.520 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.835 ns) 9.584 ns lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X23_Y10 8 " "Info: 4: + IC(0.781 ns) + CELL(0.835 ns) = 9.584 ns; Loc. = M4K_X23_Y10; Fanout = 8; MEM Node = 'lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.905 ns ( 30.31 % ) " "Info: Total cell delay = 2.905 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.679 ns ( 69.69 % ) " "Info: Total interconnect delay = 6.679 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.584 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.584 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.781ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.483 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|r5[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.483 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|r5[2] {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.584 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.584 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.781ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/db/altsyncram_v9a1.tdf" 36 2 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.763 ns" { lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] exp_r_alu:U3|d[2]~50 exp_r_alu:U3|bus_reg~55 exp_r_alu:U3|bus_reg~67 exp_r_alu:U3|r5[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.763 ns" { lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] {} exp_r_alu:U3|d[2]~50 {} exp_r_alu:U3|bus_reg~55 {} exp_r_alu:U3|bus_reg~67 {} exp_r_alu:U3|r5[2] {} } { 0.000ns 0.000ns 0.986ns 0.000ns 0.368ns 1.528ns } { 0.000ns 3.761ns 0.206ns 4.248ns 0.206ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.483 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|r5[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.483 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|r5[2] {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.584 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.584 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.781ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg\[1\] exp_r_alu:U3\|dr1\[0\] 31.094 ns register " "Info: tco from clock \"clk\" to destination pin \"seg\[1\]\" through register \"exp_r_alu:U3\|dr1\[0\]\" is 31.094 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.469 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.970 ns) 3.448 ns fsmctrl:U0\|ctick 2 REG LCFF_X12_Y6_N9 3 " "Info: 2: + IC(1.378 ns) + CELL(0.970 ns) = 3.448 ns; Loc. = LCFF_X12_Y6_N9; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.520 ns) + CELL(0.000 ns) 7.968 ns fsmctrl:U0\|ctick~clkctrl 3 COMB CLKCTRL_G2 70 " "Info: 3: + IC(4.520 ns) + CELL(0.000 ns) = 7.968 ns; Loc. = CLKCTRL_G2; Fanout = 70; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.520 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 9.469 ns exp_r_alu:U3\|dr1\[0\] 4 REG LCFF_X18_Y8_N3 9 " "Info: 4: + IC(0.835 ns) + CELL(0.666 ns) = 9.469 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 9; REG Node = 'exp_r_alu:U3\|dr1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr1[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 28.89 % ) " "Info: Total cell delay = 2.736 ns ( 28.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.733 ns ( 71.11 % ) " "Info: Total interconnect delay = 6.733 ns ( 71.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.469 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.469 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|dr1[0] {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.835ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.321 ns + Longest register pin " "Info: + Longest register to pin delay is 21.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns exp_r_alu:U3\|dr1\[0\] 1 REG LCFF_X18_Y8_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 9; REG Node = 'exp_r_alu:U3\|dr1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|dr1[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.735 ns) 1.523 ns exp_r_alu:U3\|Add7~1 2 COMB LCCOMB_X17_Y8_N14 2 " "Info: 2: + IC(0.788 ns) + CELL(0.735 ns) = 1.523 ns; Loc. = LCCOMB_X17_Y8_N14; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add7~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { exp_r_alu:U3|dr1[0] exp_r_alu:U3|Add7~1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.029 ns exp_r_alu:U3\|Add7~2 3 COMB LCCOMB_X17_Y8_N16 1 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.029 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 1; COMB Node = 'exp_r_alu:U3\|Add7~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { exp_r_alu:U3|Add7~1 exp_r_alu:U3|Add7~2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.206 ns) 2.905 ns exp_r_alu:U3\|bus_reg~42 4 COMB LCCOMB_X18_Y8_N0 1 " "Info: 4: + IC(0.670 ns) + CELL(0.206 ns) = 2.905 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~42'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { exp_r_alu:U3|Add7~2 exp_r_alu:U3|bus_reg~42 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.489 ns exp_r_alu:U3\|bus_reg~43 5 COMB LCCOMB_X18_Y8_N24 3 " "Info: 5: + IC(0.378 ns) + CELL(0.206 ns) = 3.489 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 3; COMB Node = 'exp_r_alu:U3\|bus_reg~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.260 ns) 8.749 ns exp_r_alu:U3\|d\[1\]~47 6 COMB LOOP LCCOMB_X20_Y10_N22 4 " "Info: 6: + IC(0.000 ns) + CELL(5.260 ns) = 8.749 ns; Loc. = LCCOMB_X20_Y10_N22; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[1\]~47'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~46 LCCOMB_X20_Y10_N4 " "Info: Loc. = LCCOMB_X20_Y10_N4; Node \"exp_r_alu:U3\|bus_reg~46\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~46 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~44 LCCOMB_X18_Y10_N24 " "Info: Loc. = LCCOMB_X18_Y10_N24; Node \"exp_r_alu:U3\|bus_reg~44\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~44 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[1\]~47 LCCOMB_X20_Y10_N22 " "Info: Loc. = LCCOMB_X20_Y10_N22; Node \"exp_r_alu:U3\|d\[1\]~47\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~45 LCCOMB_X18_Y10_N26 " "Info: Loc. = LCCOMB_X18_Y10_N26; Node \"exp_r_alu:U3\|bus_reg~45\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~45 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~46 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~44 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~47 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~45 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.260 ns" { exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.624 ns) 10.427 ns display:U4\|Mux17~0 7 COMB LCCOMB_X22_Y10_N28 1 " "Info: 7: + IC(1.054 ns) + CELL(0.624 ns) = 10.427 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 1; COMB Node = 'display:U4\|Mux17~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { exp_r_alu:U3|d[1]~47 display:U4|Mux17~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.624 ns) 11.411 ns display:U4\|Mux17~1 8 COMB LCCOMB_X22_Y10_N6 1 " "Info: 8: + IC(0.360 ns) + CELL(0.624 ns) = 11.411 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 1; COMB Node = 'display:U4\|Mux17~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { display:U4|Mux17~0 display:U4|Mux17~1 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.651 ns) 13.525 ns display:U4\|Mux17~2 9 COMB LCCOMB_X20_Y9_N4 7 " "Info: 9: + IC(1.463 ns) + CELL(0.651 ns) = 13.525 ns; Loc. = LCCOMB_X20_Y9_N4; Fanout = 7; COMB Node = 'display:U4\|Mux17~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { display:U4|Mux17~1 display:U4|Mux17~2 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.355 ns) + CELL(0.651 ns) 16.531 ns display:U4\|Mux14~0 10 COMB LCCOMB_X8_Y13_N16 1 " "Info: 10: + IC(2.355 ns) + CELL(0.651 ns) = 16.531 ns; Loc. = LCCOMB_X8_Y13_N16; Fanout = 1; COMB Node = 'display:U4\|Mux14~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { display:U4|Mux17~2 display:U4|Mux14~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(3.236 ns) 21.321 ns seg\[1\] 11 PIN PIN_141 0 " "Info: 11: + IC(1.554 ns) + CELL(3.236 ns) = 21.321 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'seg\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.790 ns" { display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.699 ns ( 59.56 % ) " "Info: Total cell delay = 12.699 ns ( 59.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.622 ns ( 40.44 % ) " "Info: Total interconnect delay = 8.622 ns ( 40.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.321 ns" { exp_r_alu:U3|dr1[0] exp_r_alu:U3|Add7~1 exp_r_alu:U3|Add7~2 exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 display:U4|Mux17~0 display:U4|Mux17~1 display:U4|Mux17~2 display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "21.321 ns" { exp_r_alu:U3|dr1[0] {} exp_r_alu:U3|Add7~1 {} exp_r_alu:U3|Add7~2 {} exp_r_alu:U3|bus_reg~42 {} exp_r_alu:U3|bus_reg~43 {} exp_r_alu:U3|d[1]~47 {} display:U4|Mux17~0 {} display:U4|Mux17~1 {} display:U4|Mux17~2 {} display:U4|Mux14~0 {} seg[1] {} } { 0.000ns 0.788ns 0.000ns 0.670ns 0.378ns 0.000ns 1.054ns 0.360ns 1.463ns 2.355ns 1.554ns } { 0.000ns 0.735ns 0.506ns 0.206ns 0.206ns 5.260ns 0.624ns 0.624ns 0.651ns 0.651ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.469 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.469 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|dr1[0] {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.835ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.321 ns" { exp_r_alu:U3|dr1[0] exp_r_alu:U3|Add7~1 exp_r_alu:U3|Add7~2 exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 display:U4|Mux17~0 display:U4|Mux17~1 display:U4|Mux17~2 display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "21.321 ns" { exp_r_alu:U3|dr1[0] {} exp_r_alu:U3|Add7~1 {} exp_r_alu:U3|Add7~2 {} exp_r_alu:U3|bus_reg~42 {} exp_r_alu:U3|bus_reg~43 {} exp_r_alu:U3|d[1]~47 {} display:U4|Mux17~0 {} display:U4|Mux17~1 {} display:U4|Mux17~2 {} display:U4|Mux14~0 {} seg[1] {} } { 0.000ns 0.788ns 0.000ns 0.670ns 0.378ns 0.000ns 1.054ns 0.360ns 1.463ns 2.355ns 1.554ns } { 0.000ns 0.735ns 0.506ns 0.206ns 0.206ns 5.260ns 0.624ns 0.624ns 0.651ns 0.651ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 17:03:07 2022 " "Info: Processing ended: Wed May 11 17:03:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Info: Quartus II Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
