<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_92fef241</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_92fef241'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_92fef241')">rsnoc_z_H_R_G_T2_U_U_92fef241</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.95</td>
<td class="s9 cl rt"><a href="mod1275.html#Line" > 92.38</a></td>
<td class="s9 cl rt"><a href="mod1275.html#Cond" > 96.67</a></td>
<td class="s6 cl rt"><a href="mod1275.html#Toggle" > 60.30</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1275.html#Branch" > 90.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1275.html#inst_tag_81112"  onclick="showContent('inst_tag_81112')">config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric</a></td>
<td class="s8 cl rt"> 84.95</td>
<td class="s9 cl rt"><a href="mod1275.html#Line" > 92.38</a></td>
<td class="s9 cl rt"><a href="mod1275.html#Cond" > 96.67</a></td>
<td class="s6 cl rt"><a href="mod1275.html#Toggle" > 60.30</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1275.html#Branch" > 90.44</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_92fef241'>
<hr>
<a name="inst_tag_81112"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_81112" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.95</td>
<td class="s9 cl rt"><a href="mod1275.html#Line" > 92.38</a></td>
<td class="s9 cl rt"><a href="mod1275.html#Cond" > 96.67</a></td>
<td class="s6 cl rt"><a href="mod1275.html#Toggle" > 60.30</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1275.html#Branch" > 90.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.23</td>
<td class="s9 cl rt"> 93.48</td>
<td class="s7 cl rt"> 73.21</td>
<td class="s6 cl rt"> 64.55</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 89.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2601.html#inst_tag_236051" >sram_axi_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1552.html#inst_tag_110997" id="tag_urg_inst_110997">Ib</a></td>
<td class="s5 cl rt"> 53.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1747.html#inst_tag_150478" id="tag_urg_inst_150478">Ic2ci</a></td>
<td class="s5 cl rt"> 57.73</td>
<td class="s8 cl rt"> 80.56</td>
<td class="s1 cl rt"> 18.75</td>
<td class="s7 cl rt"> 71.60</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod521.html#inst_tag_32938" id="tag_urg_inst_32938">Ica</a></td>
<td class="s9 cl rt"> 97.39</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod18.html#inst_tag_168" id="tag_urg_inst_168">If</a></td>
<td class="s8 cl rt"> 80.41</td>
<td class="s9 cl rt"> 96.59</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 52.84</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 94.29</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2152.html#inst_tag_185895" id="tag_urg_inst_185895">Ifpa</a></td>
<td class="s7 cl rt"> 72.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1191.html#inst_tag_78398" id="tag_urg_inst_78398">Io</a></td>
<td class="s7 cl rt"> 70.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2085.html#inst_tag_184956" id="tag_urg_inst_184956">Ip</a></td>
<td class="s9 cl rt"> 91.10</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.29</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1635_0.html#inst_tag_131418" id="tag_urg_inst_131418">Irspp</a></td>
<td class="s5 cl rt"> 58.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1967.html#inst_tag_176894" id="tag_urg_inst_176894">It</a></td>
<td class="s8 cl rt"> 85.48</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 56.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod801.html#inst_tag_47490" id="tag_urg_inst_47490">ucibdffbb39c1_343</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_0.html#inst_tag_261052" id="tag_urg_inst_261052">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765.html#inst_tag_40278" id="tag_urg_inst_40278">ue</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod984.html#inst_tag_70735" id="tag_urg_inst_70735">upc</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1157.html#inst_tag_78088" id="tag_urg_inst_78088">upc_0</a></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1390.html#inst_tag_87313" id="tag_urg_inst_87313">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2675_0.html#inst_tag_240325" id="tag_urg_inst_240325">ursrrerg</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1984_0.html#inst_tag_178635" id="tag_urg_inst_178635">ursrsg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1984_0.html#inst_tag_178642" id="tag_urg_inst_178642">ursrsg1057</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1984_0.html#inst_tag_178636" id="tag_urg_inst_178636">ursrsg485</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1984_0.html#inst_tag_178637" id="tag_urg_inst_178637">ursrsg580</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1984_0.html#inst_tag_178638" id="tag_urg_inst_178638">ursrsg675</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1984_0.html#inst_tag_178639" id="tag_urg_inst_178639">ursrsg771</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1984_0.html#inst_tag_178640" id="tag_urg_inst_178640">ursrsg867</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1984_0.html#inst_tag_178641" id="tag_urg_inst_178641">ursrsg962</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2699.html#inst_tag_240841" id="tag_urg_inst_240841">uu020a5e54d3</a></td>
<td class="s8 cl rt"> 81.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod864.html#inst_tag_67571" id="tag_urg_inst_67571">uu2cdea296</a></td>
<td class="s8 cl rt"> 82.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_92fef241'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1275.html" >rsnoc_z_H_R_G_T2_U_U_92fef241</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>302</td><td>279</td><td>92.38</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259059</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259064</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>259070</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259078</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>259084</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259091</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259109</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259115</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259120</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259125</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>259131</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259139</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259144</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259161</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259166</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259176</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>259182</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259190</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259195</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259212</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259217</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259222</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259227</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>259233</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259241</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259246</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259263</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259273</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259278</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>259284</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259292</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259297</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259314</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259319</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259324</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259329</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>259335</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259343</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259348</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259370</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259380</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>259386</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259394</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259399</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259416</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259421</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259426</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259431</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>259437</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259445</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259450</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259467</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259472</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259477</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>259501</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>259533</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259604</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259642</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>259723</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>259735</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>259938</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259952</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259957</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>260064</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
259058                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259059     1/1          		if ( ! Sys_Clk_RstN )
259060     1/1          			u_590d &lt;= #1.0 ( 6'b0 );
259061     1/1          		else if ( u_73a7 )
259062     1/1          			u_590d &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
259063                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259064     1/1          		if ( ! Sys_Clk_RstN )
259065     1/1          			u_f01e &lt;= #1.0 ( 3'b0 );
259066     1/1          		else if ( u_73a7 )
259067     1/1          			u_f01e &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
259068                  	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
259069                  	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
259070     1/1          		case ( uu_cc5c_caseSel )
259071     1/1          			2'b01   : u_cc5c = 4'b0000 ;
259072     1/1          			2'b10   : u_cc5c = 4'b0100 ;
259073     1/1          			2'b0    : u_cc5c = Req1_OpcT ;
259074     <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
259075                  		endcase
259076                  	end
259077                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259078     1/1          		if ( ! Sys_Clk_RstN )
259079     1/1          			u_6052 &lt;= #1.0 ( 4'b0 );
259080     1/1          		else if ( u_73a7 )
259081     1/1          			u_6052 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
259082                  	assign uRsp_NextAddr_caseSel = { ~ ( CxtPkt_OpcT == 4'b0001 | CxtPkt_OpcT == 4'b0101 ) } ;
259083                  	always @( uRsp_NextAddr_caseSel or u_7b7f or u_7de8 ) begin
259084     1/1          		case ( uRsp_NextAddr_caseSel )
259085     1/1          			1'b1    : Rsp_NextAddr = u_7b7f ;
259086     <font color = "red">0/1     ==>  			1'b0    : Rsp_NextAddr = u_7de8 ;</font>
259087     1/1          			default : Rsp_NextAddr = 8'b0 ;
259088                  		endcase
259089                  	end
259090                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259091     1/1          		if ( ! Sys_Clk_RstN )
259092     1/1          			u_96cc &lt;= #1.0 ( 8'b0 );
259093     1/1          		else if ( u_73a7 | NextTxPkt &amp; TxPktCxtId [0] )
259094     1/1          			u_96cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : ( u_6b4d ? Req1_AddLd0 : Rsp_NextAddr ) );
                        MISSING_ELSE
259095                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud( .I( Rsp0CxtId ) , .O( Rsp0_CxtId ) );
259096                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
259097                  		.Clk( Sys_Clk )
259098                  	,	.Clk_ClkS( Sys_Clk_ClkS )
259099                  	,	.Clk_En( Sys_Clk_En )
259100                  	,	.Clk_EnS( Sys_Clk_EnS )
259101                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
259102                  	,	.Clk_RstN( Sys_Clk_RstN )
259103                  	,	.Clk_Tm( Sys_Clk_Tm )
259104                  	,	.O( u_bb4d )
259105                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [0] )
259106                  	,	.Set( CxtEn &amp; CxtId [0] )
259107                  	);
259108                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259109     1/1          		if ( ! Sys_Clk_RstN )
259110     1/1          			u_c508 &lt;= #1.0 ( 2'b0 );
259111     1/1          		else if ( u_73a7 )
259112     1/1          			u_c508 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
259113                  	rsnoc_z_T_C_S_C_L_R_C_Ibdffbb39c1_L17 ucibdffbb39c1_343( .I_1615141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
259114                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259115     1/1          		if ( ! Sys_Clk_RstN )
259116     1/1          			u_f32a &lt;= #1.0 ( 9'b0 );
259117     1/1          		else if ( u_73a7 )
259118     1/1          			u_f32a &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
259119                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259120     1/1          		if ( ! Sys_Clk_RstN )
259121     1/1          			u_355c &lt;= #1.0 ( 6'b0 );
259122     1/1          		else if ( u_de8c )
259123     1/1          			u_355c &lt;= #1.0 ( Req1_Len1 );
                        MISSING_ELSE
259124                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259125     1/1          		if ( ! Sys_Clk_RstN )
259126     1/1          			u_2c22 &lt;= #1.0 ( 3'b0 );
259127     1/1          		else if ( u_de8c )
259128     1/1          			u_2c22 &lt;= #1.0 ( Req1_Echo );
                        MISSING_ELSE
259129                  	assign uu_cb0_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
259130                  	always @( Req1_OpcT or uu_cb0_caseSel ) begin
259131     1/1          		case ( uu_cb0_caseSel )
259132     1/1          			2'b01   : u_cb0 = 4'b0000 ;
259133     1/1          			2'b10   : u_cb0 = 4'b0100 ;
259134     1/1          			2'b0    : u_cb0 = Req1_OpcT ;
259135     <font color = "red">0/1     ==>  			default : u_cb0 = 4'b0000 ;</font>
259136                  		endcase
259137                  	end
259138                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259139     1/1          		if ( ! Sys_Clk_RstN )
259140     1/1          			u_1011 &lt;= #1.0 ( 4'b0 );
259141     1/1          		else if ( u_de8c )
259142     1/1          			u_1011 &lt;= #1.0 ( u_cb0 );
                        MISSING_ELSE
259143                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259144     1/1          		if ( ! Sys_Clk_RstN )
259145     1/1          			u_e8c0 &lt;= #1.0 ( 8'b0 );
259146     1/1          		else if ( u_de8c | NextTxPkt &amp; TxPktCxtId [1] )
259147     1/1          			u_e8c0 &lt;= #1.0 ( u_5248 ? Req1_AddLd0 : Rsp_NextAddr );
                        MISSING_ELSE
259148                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg485(
259149                  		.Clk( Sys_Clk )
259150                  	,	.Clk_ClkS( Sys_Clk_ClkS )
259151                  	,	.Clk_En( Sys_Clk_En )
259152                  	,	.Clk_EnS( Sys_Clk_EnS )
259153                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
259154                  	,	.Clk_RstN( Sys_Clk_RstN )
259155                  	,	.Clk_Tm( Sys_Clk_Tm )
259156                  	,	.O( u_2fc9 )
259157                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [1] )
259158                  	,	.Set( CxtEn &amp; CxtId [1] )
259159                  	);
259160                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259161     1/1          		if ( ! Sys_Clk_RstN )
259162     1/1          			u_c64a &lt;= #1.0 ( 2'b0 );
259163     1/1          		else if ( u_de8c )
259164     1/1          			u_c64a &lt;= #1.0 ( Req1_Addr4Be );
                        MISSING_ELSE
259165                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259166     1/1          		if ( ! Sys_Clk_RstN )
259167     1/1          			u_e2df &lt;= #1.0 ( 9'b0 );
259168     1/1          		else if ( u_de8c )
259169     1/1          			u_e2df &lt;= #1.0 ( Req1_RouteIdZ );
                        MISSING_ELSE
259170                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259171     1/1          		if ( ! Sys_Clk_RstN )
259172     1/1          			u_3c2f &lt;= #1.0 ( 6'b0 );
259173     1/1          		else if ( u_1869 )
259174     1/1          			u_3c2f &lt;= #1.0 ( Req1_Len1 );
                        MISSING_ELSE
259175                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259176     1/1          		if ( ! Sys_Clk_RstN )
259177     1/1          			u_57dd &lt;= #1.0 ( 3'b0 );
259178     1/1          		else if ( u_1869 )
259179     1/1          			u_57dd &lt;= #1.0 ( Req1_Echo );
                        MISSING_ELSE
259180                  	assign uu_86f0_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
259181                  	always @( Req1_OpcT or uu_86f0_caseSel ) begin
259182     1/1          		case ( uu_86f0_caseSel )
259183     1/1          			2'b01   : u_86f0 = 4'b0000 ;
259184     1/1          			2'b10   : u_86f0 = 4'b0100 ;
259185     1/1          			2'b0    : u_86f0 = Req1_OpcT ;
259186     <font color = "red">0/1     ==>  			default : u_86f0 = 4'b0000 ;</font>
259187                  		endcase
259188                  	end
259189                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259190     1/1          		if ( ! Sys_Clk_RstN )
259191     1/1          			u_8a10 &lt;= #1.0 ( 4'b0 );
259192     1/1          		else if ( u_1869 )
259193     1/1          			u_8a10 &lt;= #1.0 ( u_86f0 );
                        MISSING_ELSE
259194                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259195     1/1          		if ( ! Sys_Clk_RstN )
259196     1/1          			u_b6e4 &lt;= #1.0 ( 8'b0 );
259197     1/1          		else if ( u_1869 | NextTxPkt &amp; TxPktCxtId [2] )
259198     1/1          			u_b6e4 &lt;= #1.0 ( u_60f4 ? Req1_AddLd0 : Rsp_NextAddr );
                        MISSING_ELSE
259199                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg580(
259200                  		.Clk( Sys_Clk )
259201                  	,	.Clk_ClkS( Sys_Clk_ClkS )
259202                  	,	.Clk_En( Sys_Clk_En )
259203                  	,	.Clk_EnS( Sys_Clk_EnS )
259204                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
259205                  	,	.Clk_RstN( Sys_Clk_RstN )
259206                  	,	.Clk_Tm( Sys_Clk_Tm )
259207                  	,	.O( u_81bd )
259208                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [2] )
259209                  	,	.Set( CxtEn &amp; CxtId [2] )
259210                  	);
259211                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259212     1/1          		if ( ! Sys_Clk_RstN )
259213     1/1          			u_3961 &lt;= #1.0 ( 2'b0 );
259214     1/1          		else if ( u_1869 )
259215     1/1          			u_3961 &lt;= #1.0 ( Req1_Addr4Be );
                        MISSING_ELSE
259216                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259217     1/1          		if ( ! Sys_Clk_RstN )
259218     1/1          			u_26ed &lt;= #1.0 ( 9'b0 );
259219     1/1          		else if ( u_1869 )
259220     1/1          			u_26ed &lt;= #1.0 ( Req1_RouteIdZ );
                        MISSING_ELSE
259221                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259222     1/1          		if ( ! Sys_Clk_RstN )
259223     1/1          			u_cb0b &lt;= #1.0 ( 6'b0 );
259224     1/1          		else if ( u_2b6f )
259225     1/1          			u_cb0b &lt;= #1.0 ( Req1_Len1 );
                        MISSING_ELSE
259226                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259227     1/1          		if ( ! Sys_Clk_RstN )
259228     1/1          			u_e6b9 &lt;= #1.0 ( 3'b0 );
259229     1/1          		else if ( u_2b6f )
259230     1/1          			u_e6b9 &lt;= #1.0 ( Req1_Echo );
                        MISSING_ELSE
259231                  	assign uu_a2e0_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
259232                  	always @( Req1_OpcT or uu_a2e0_caseSel ) begin
259233     1/1          		case ( uu_a2e0_caseSel )
259234     1/1          			2'b01   : u_a2e0 = 4'b0000 ;
259235     1/1          			2'b10   : u_a2e0 = 4'b0100 ;
259236     1/1          			2'b0    : u_a2e0 = Req1_OpcT ;
259237     <font color = "red">0/1     ==>  			default : u_a2e0 = 4'b0000 ;</font>
259238                  		endcase
259239                  	end
259240                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259241     1/1          		if ( ! Sys_Clk_RstN )
259242     1/1          			u_2ca &lt;= #1.0 ( 4'b0 );
259243     1/1          		else if ( u_2b6f )
259244     1/1          			u_2ca &lt;= #1.0 ( u_a2e0 );
                        MISSING_ELSE
259245                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259246     1/1          		if ( ! Sys_Clk_RstN )
259247     1/1          			u_f68c &lt;= #1.0 ( 8'b0 );
259248     1/1          		else if ( u_2b6f | NextTxPkt &amp; TxPktCxtId [3] )
259249     1/1          			u_f68c &lt;= #1.0 ( u_3708 ? Req1_AddLd0 : Rsp_NextAddr );
                        MISSING_ELSE
259250                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg675(
259251                  		.Clk( Sys_Clk )
259252                  	,	.Clk_ClkS( Sys_Clk_ClkS )
259253                  	,	.Clk_En( Sys_Clk_En )
259254                  	,	.Clk_EnS( Sys_Clk_EnS )
259255                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
259256                  	,	.Clk_RstN( Sys_Clk_RstN )
259257                  	,	.Clk_Tm( Sys_Clk_Tm )
259258                  	,	.O( u_99e0 )
259259                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [3] )
259260                  	,	.Set( CxtEn &amp; CxtId [3] )
259261                  	);
259262                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259263     1/1          		if ( ! Sys_Clk_RstN )
259264     1/1          			u_9b3f &lt;= #1.0 ( 2'b0 );
259265     1/1          		else if ( u_2b6f )
259266     1/1          			u_9b3f &lt;= #1.0 ( Req1_Addr4Be );
                        MISSING_ELSE
259267                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259268     1/1          		if ( ! Sys_Clk_RstN )
259269     1/1          			u_3aa8 &lt;= #1.0 ( 9'b0 );
259270     1/1          		else if ( u_2b6f )
259271     1/1          			u_3aa8 &lt;= #1.0 ( Req1_RouteIdZ );
                        MISSING_ELSE
259272                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259273     1/1          		if ( ! Sys_Clk_RstN )
259274     1/1          			u_c295 &lt;= #1.0 ( 6'b0 );
259275     1/1          		else if ( u_f858 )
259276     1/1          			u_c295 &lt;= #1.0 ( Req1_Len1 );
                        MISSING_ELSE
259277                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259278     1/1          		if ( ! Sys_Clk_RstN )
259279     1/1          			u_54ca &lt;= #1.0 ( 3'b0 );
259280     1/1          		else if ( u_f858 )
259281     1/1          			u_54ca &lt;= #1.0 ( Req1_Echo );
                        MISSING_ELSE
259282                  	assign uu_b7f0_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
259283                  	always @( Req1_OpcT or uu_b7f0_caseSel ) begin
259284     1/1          		case ( uu_b7f0_caseSel )
259285     1/1          			2'b01   : u_b7f0 = 4'b0000 ;
259286     1/1          			2'b10   : u_b7f0 = 4'b0100 ;
259287     1/1          			2'b0    : u_b7f0 = Req1_OpcT ;
259288     <font color = "red">0/1     ==>  			default : u_b7f0 = 4'b0000 ;</font>
259289                  		endcase
259290                  	end
259291                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259292     1/1          		if ( ! Sys_Clk_RstN )
259293     1/1          			u_39fe &lt;= #1.0 ( 4'b0 );
259294     1/1          		else if ( u_f858 )
259295     1/1          			u_39fe &lt;= #1.0 ( u_b7f0 );
                        MISSING_ELSE
259296                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259297     1/1          		if ( ! Sys_Clk_RstN )
259298     1/1          			u_4252 &lt;= #1.0 ( 8'b0 );
259299     1/1          		else if ( u_f858 | NextTxPkt &amp; TxPktCxtId [4] )
259300     1/1          			u_4252 &lt;= #1.0 ( u_3215 ? Req1_AddLd0 : Rsp_NextAddr );
                        MISSING_ELSE
259301                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg771(
259302                  		.Clk( Sys_Clk )
259303                  	,	.Clk_ClkS( Sys_Clk_ClkS )
259304                  	,	.Clk_En( Sys_Clk_En )
259305                  	,	.Clk_EnS( Sys_Clk_EnS )
259306                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
259307                  	,	.Clk_RstN( Sys_Clk_RstN )
259308                  	,	.Clk_Tm( Sys_Clk_Tm )
259309                  	,	.O( u_92cf )
259310                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [4] )
259311                  	,	.Set( CxtEn &amp; CxtId [4] )
259312                  	);
259313                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259314     1/1          		if ( ! Sys_Clk_RstN )
259315     1/1          			u_ebee &lt;= #1.0 ( 2'b0 );
259316     1/1          		else if ( u_f858 )
259317     1/1          			u_ebee &lt;= #1.0 ( Req1_Addr4Be );
                        MISSING_ELSE
259318                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259319     1/1          		if ( ! Sys_Clk_RstN )
259320     1/1          			u_d97a &lt;= #1.0 ( 9'b0 );
259321     1/1          		else if ( u_f858 )
259322     1/1          			u_d97a &lt;= #1.0 ( Req1_RouteIdZ );
                        MISSING_ELSE
259323                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259324     1/1          		if ( ! Sys_Clk_RstN )
259325     1/1          			u_f5ac &lt;= #1.0 ( 6'b0 );
259326     1/1          		else if ( u_ae20 )
259327     1/1          			u_f5ac &lt;= #1.0 ( Req1_Len1 );
                        MISSING_ELSE
259328                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259329     1/1          		if ( ! Sys_Clk_RstN )
259330     1/1          			u_fee6 &lt;= #1.0 ( 3'b0 );
259331     1/1          		else if ( u_ae20 )
259332     1/1          			u_fee6 &lt;= #1.0 ( Req1_Echo );
                        MISSING_ELSE
259333                  	assign uu_e67a_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
259334                  	always @( Req1_OpcT or uu_e67a_caseSel ) begin
259335     1/1          		case ( uu_e67a_caseSel )
259336     1/1          			2'b01   : u_e67a = 4'b0000 ;
259337     1/1          			2'b10   : u_e67a = 4'b0100 ;
259338     1/1          			2'b0    : u_e67a = Req1_OpcT ;
259339     <font color = "red">0/1     ==>  			default : u_e67a = 4'b0000 ;</font>
259340                  		endcase
259341                  	end
259342                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259343     1/1          		if ( ! Sys_Clk_RstN )
259344     1/1          			u_f788 &lt;= #1.0 ( 4'b0 );
259345     1/1          		else if ( u_ae20 )
259346     1/1          			u_f788 &lt;= #1.0 ( u_e67a );
                        MISSING_ELSE
259347                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259348     1/1          		if ( ! Sys_Clk_RstN )
259349     1/1          			u_a965 &lt;= #1.0 ( 8'b0 );
259350     1/1          		else if ( u_ae20 | NextTxPkt &amp; TxPktCxtId [5] )
259351     1/1          			u_a965 &lt;= #1.0 ( u_4271 ? Req1_AddLd0 : Rsp_NextAddr );
                        MISSING_ELSE
259352                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg867(
259353                  		.Clk( Sys_Clk )
259354                  	,	.Clk_ClkS( Sys_Clk_ClkS )
259355                  	,	.Clk_En( Sys_Clk_En )
259356                  	,	.Clk_EnS( Sys_Clk_EnS )
259357                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
259358                  	,	.Clk_RstN( Sys_Clk_RstN )
259359                  	,	.Clk_Tm( Sys_Clk_Tm )
259360                  	,	.O( u_59c9 )
259361                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [5] )
259362                  	,	.Set( CxtEn &amp; CxtId [5] )
259363                  	);
259364                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259365     1/1          		if ( ! Sys_Clk_RstN )
259366     1/1          			u_820a &lt;= #1.0 ( 2'b0 );
259367     1/1          		else if ( u_ae20 )
259368     1/1          			u_820a &lt;= #1.0 ( Req1_Addr4Be );
                        MISSING_ELSE
259369                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259370     1/1          		if ( ! Sys_Clk_RstN )
259371     1/1          			u_c903 &lt;= #1.0 ( 9'b0 );
259372     1/1          		else if ( u_ae20 )
259373     1/1          			u_c903 &lt;= #1.0 ( Req1_RouteIdZ );
                        MISSING_ELSE
259374                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259375     1/1          		if ( ! Sys_Clk_RstN )
259376     1/1          			u_c6b6 &lt;= #1.0 ( 6'b0 );
259377     1/1          		else if ( u_26a5 )
259378     1/1          			u_c6b6 &lt;= #1.0 ( Req1_Len1 );
                        MISSING_ELSE
259379                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259380     1/1          		if ( ! Sys_Clk_RstN )
259381     1/1          			u_cd87 &lt;= #1.0 ( 3'b0 );
259382     1/1          		else if ( u_26a5 )
259383     1/1          			u_cd87 &lt;= #1.0 ( Req1_Echo );
                        MISSING_ELSE
259384                  	assign uu_7d4b_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
259385                  	always @( Req1_OpcT or uu_7d4b_caseSel ) begin
259386     1/1          		case ( uu_7d4b_caseSel )
259387     1/1          			2'b01   : u_7d4b = 4'b0000 ;
259388     1/1          			2'b10   : u_7d4b = 4'b0100 ;
259389     1/1          			2'b0    : u_7d4b = Req1_OpcT ;
259390     <font color = "red">0/1     ==>  			default : u_7d4b = 4'b0000 ;</font>
259391                  		endcase
259392                  	end
259393                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259394     1/1          		if ( ! Sys_Clk_RstN )
259395     1/1          			u_c88 &lt;= #1.0 ( 4'b0 );
259396     1/1          		else if ( u_26a5 )
259397     1/1          			u_c88 &lt;= #1.0 ( u_7d4b );
                        MISSING_ELSE
259398                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259399     1/1          		if ( ! Sys_Clk_RstN )
259400     1/1          			u_2041 &lt;= #1.0 ( 8'b0 );
259401     1/1          		else if ( u_26a5 | NextTxPkt &amp; TxPktCxtId [6] )
259402     1/1          			u_2041 &lt;= #1.0 ( u_4f04 ? Req1_AddLd0 : Rsp_NextAddr );
                        MISSING_ELSE
259403                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg962(
259404                  		.Clk( Sys_Clk )
259405                  	,	.Clk_ClkS( Sys_Clk_ClkS )
259406                  	,	.Clk_En( Sys_Clk_En )
259407                  	,	.Clk_EnS( Sys_Clk_EnS )
259408                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
259409                  	,	.Clk_RstN( Sys_Clk_RstN )
259410                  	,	.Clk_Tm( Sys_Clk_Tm )
259411                  	,	.O( u_7991 )
259412                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [6] )
259413                  	,	.Set( CxtEn &amp; CxtId [6] )
259414                  	);
259415                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259416     1/1          		if ( ! Sys_Clk_RstN )
259417     1/1          			u_d5c5 &lt;= #1.0 ( 2'b0 );
259418     1/1          		else if ( u_26a5 )
259419     1/1          			u_d5c5 &lt;= #1.0 ( Req1_Addr4Be );
                        MISSING_ELSE
259420                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259421     1/1          		if ( ! Sys_Clk_RstN )
259422     1/1          			u_e839 &lt;= #1.0 ( 9'b0 );
259423     1/1          		else if ( u_26a5 )
259424     1/1          			u_e839 &lt;= #1.0 ( Req1_RouteIdZ );
                        MISSING_ELSE
259425                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259426     1/1          		if ( ! Sys_Clk_RstN )
259427     1/1          			u_f0e1 &lt;= #1.0 ( 6'b0 );
259428     1/1          		else if ( u_e67f )
259429     1/1          			u_f0e1 &lt;= #1.0 ( Req1_Len1 );
                        MISSING_ELSE
259430                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259431     1/1          		if ( ! Sys_Clk_RstN )
259432     1/1          			u_e7a7 &lt;= #1.0 ( 3'b0 );
259433     1/1          		else if ( u_e67f )
259434     1/1          			u_e7a7 &lt;= #1.0 ( Req1_Echo );
                        MISSING_ELSE
259435                  	assign uu_5055_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
259436                  	always @( Req1_OpcT or uu_5055_caseSel ) begin
259437     1/1          		case ( uu_5055_caseSel )
259438     1/1          			2'b01   : u_5055 = 4'b0000 ;
259439     1/1          			2'b10   : u_5055 = 4'b0100 ;
259440     1/1          			2'b0    : u_5055 = Req1_OpcT ;
259441     <font color = "red">0/1     ==>  			default : u_5055 = 4'b0000 ;</font>
259442                  		endcase
259443                  	end
259444                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259445     1/1          		if ( ! Sys_Clk_RstN )
259446     1/1          			u_5bf9 &lt;= #1.0 ( 4'b0 );
259447     1/1          		else if ( u_e67f )
259448     1/1          			u_5bf9 &lt;= #1.0 ( u_5055 );
                        MISSING_ELSE
259449                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259450     1/1          		if ( ! Sys_Clk_RstN )
259451     1/1          			u_309e &lt;= #1.0 ( 8'b0 );
259452     1/1          		else if ( u_e67f | NextTxPkt &amp; TxPktCxtId [7] )
259453     1/1          			u_309e &lt;= #1.0 ( u_74e2 ? Req1_AddLd0 : Rsp_NextAddr );
                        MISSING_ELSE
259454                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg1057(
259455                  		.Clk( Sys_Clk )
259456                  	,	.Clk_ClkS( Sys_Clk_ClkS )
259457                  	,	.Clk_En( Sys_Clk_En )
259458                  	,	.Clk_EnS( Sys_Clk_EnS )
259459                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
259460                  	,	.Clk_RstN( Sys_Clk_RstN )
259461                  	,	.Clk_Tm( Sys_Clk_Tm )
259462                  	,	.O( u_30a6 )
259463                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [7] )
259464                  	,	.Set( CxtEn &amp; CxtId [7] )
259465                  	);
259466                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259467     1/1          		if ( ! Sys_Clk_RstN )
259468     1/1          			u_8a25 &lt;= #1.0 ( 2'b0 );
259469     1/1          		else if ( u_e67f )
259470     1/1          			u_8a25 &lt;= #1.0 ( Req1_Addr4Be );
                        MISSING_ELSE
259471                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259472     1/1          		if ( ! Sys_Clk_RstN )
259473     1/1          			u_90f6 &lt;= #1.0 ( 9'b0 );
259474     1/1          		else if ( u_e67f )
259475     1/1          			u_90f6 &lt;= #1.0 ( Req1_RouteIdZ );
                        MISSING_ELSE
259476                  	always @( Cxt_0 or Cxt_1 or Cxt_2 or Cxt_3 or Cxt_4 or Cxt_5 or Cxt_6 or Cxt_7 or uu_816b_caseSel ) begin
259477     1/1          		case ( uu_816b_caseSel )
259478     1/1          			8'b00000001 : u_816b = Cxt_0 ;
259479     1/1          			8'b00000010 : u_816b = Cxt_1 ;
259480     1/1          			8'b00000100 : u_816b = Cxt_2 ;
259481     1/1          			8'b00001000 : u_816b = Cxt_3 ;
259482     1/1          			8'b00010000 : u_816b = Cxt_4 ;
259483     1/1          			8'b00100000 : u_816b = Cxt_5 ;
259484     1/1          			8'b01000000 : u_816b = Cxt_6 ;
259485     1/1          			8'b10000000 : u_816b = Cxt_7 ;
259486     1/1          			default     : u_816b = 33'b0 ;
259487                  		endcase
259488                  	end
259489                  	assign uu_ab91_caseSel =
259490                  		{		Rsp1_CxtId [7]
259491                  			,	Rsp1_CxtId [6]
259492                  			,	Rsp1_CxtId [5]
259493                  			,	Rsp1_CxtId [4]
259494                  			,	Rsp1_CxtId [3]
259495                  			,	Rsp1_CxtId [2]
259496                  			,	Rsp1_CxtId [1]
259497                  			,	Rsp1_CxtId [0]
259498                  		}
259499                  		;
259500                  	always @( Cxt_0 or Cxt_1 or Cxt_2 or Cxt_3 or Cxt_4 or Cxt_5 or Cxt_6 or Cxt_7 or uu_ab91_caseSel ) begin
259501     1/1          		case ( uu_ab91_caseSel )
259502     1/1          			8'b00000001 : u_ab91 = Cxt_0 ;
259503     1/1          			8'b00000010 : u_ab91 = Cxt_1 ;
259504     1/1          			8'b00000100 : u_ab91 = Cxt_2 ;
259505     1/1          			8'b00001000 : u_ab91 = Cxt_3 ;
259506     1/1          			8'b00010000 : u_ab91 = Cxt_4 ;
259507     1/1          			8'b00100000 : u_ab91 = Cxt_5 ;
259508     1/1          			8'b01000000 : u_ab91 = Cxt_6 ;
259509     1/1          			8'b10000000 : u_ab91 = Cxt_7 ;
259510     <font color = "red">0/1     ==>  			default     : u_ab91 = 33'b0 ;</font>
259511                  		endcase
259512                  	end
259513                  	rsnoc_z_H_R_U_B_B_A264 Ib(
259514                  		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
259515                  	);
259516                  	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
259517                  		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
259518                  	);
259519                  	assign uRsp_Status_caseSel =
259520                  		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
259521                  			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
259522                  					&amp;	Rsp2_Status == 2'b01
259523                  				&amp;
259524                  				Rsp_Last
259525                  			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
259526                  				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
259527                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
259528                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
259529                  				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
259530                  		}
259531                  		;
259532                  	always @( uRsp_Status_caseSel ) begin
259533     1/1          		case ( uRsp_Status_caseSel )
259534     1/1          			5'b00001 : Rsp_Status = 2'b10 ;
259535     1/1          			5'b00010 : Rsp_Status = 2'b01 ;
259536     1/1          			5'b00100 : Rsp_Status = 2'b10 ;
259537     <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
259538     1/1          			5'b10000 : Rsp_Status = 2'b11 ;
259539     <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
259540                  		endcase
259541                  	end
259542                  	rsnoc_z_H_R_G_T2_P_U_67964c10 Ip(
259543                  		.Cxt_AddLd0( CxtPkt_AddLd0 )
259544                  	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
259545                  	,	.Cxt_Echo( CxtPkt_Echo )
259546                  	,	.Cxt_Head( CxtPkt_Head )
259547                  	,	.Cxt_Len1( CxtPkt_Len1 )
259548                  	,	.Cxt_OpcT( CxtPkt_OpcT )
259549                  	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
259550                  	,	.CxtUsed( CxtUsed )
259551                  	,	.Rx_ConnId( RxPkt_ConnId )
259552                  	,	.Rx_CxtId( RxPkt_CxtId )
259553                  	,	.Rx_Head( RxPkt_Head )
259554                  	,	.Rx_Last( RxPkt_Last )
259555                  	,	.Rx_Opc( RxPkt_Opc )
259556                  	,	.Rx_Pld( RxPkt_Pld )
259557                  	,	.Rx_Rdy( RxPkt_Rdy )
259558                  	,	.Rx_Status( RxPkt_Status )
259559                  	,	.Rx_Vld( RxPkt_Vld )
259560                  	,	.Sys_Clk( Sys_Clk )
259561                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
259562                  	,	.Sys_Clk_En( Sys_Clk_En )
259563                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
259564                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
259565                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
259566                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
259567                  	,	.Sys_Pwr_Idle( )
259568                  	,	.Sys_Pwr_WakeUp( )
259569                  	,	.Tx_Data( TxPkt_Data )
259570                  	,	.Tx_Head( TxPkt_Head )
259571                  	,	.Tx_Rdy( TxPkt_Rdy )
259572                  	,	.Tx_Tail( TxPkt_Tail )
259573                  	,	.Tx_Vld( TxPkt_Vld )
259574                  	,	.TxCxtId( TxPktCxtId )
259575                  	,	.TxLast( TxPktLast )
259576                  	);
259577                  	assign CtxFreeId = TxPktCxtId &amp; { 8 { ( NextTxPkt &amp; TxPktLast ) }  };
259578                  	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
259579                  	rsnoc_z_H_R_U_C_C_A_eb725436 Ica(
259580                  		.CxtUsed( CxtUsed )
259581                  	,	.FreeCxt( CtxFreeId )
259582                  	,	.FreeVld( CxtFreeVld )
259583                  	,	.NewCxt( CxtId )
259584                  	,	.NewRdy( CxtRdy )
259585                  	,	.NewVld( CxtEn )
259586                  	,	.Sys_Clk( Sys_Clk )
259587                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
259588                  	,	.Sys_Clk_En( Sys_Clk_En )
259589                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
259590                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
259591                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
259592                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
259593                  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
259594                  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
259595                  	);
259596                  	assign Req1_AddMdL = Req1_AddNttp [31:8];
259597                  	assign u_324d = Pld_Data [35:0];
259598                  	assign u_2393 = u_324d;
259599                  	assign u_e423 = u_2393 [34:31];
259600                  	assign u_b175 = u_e423;
259601                  	assign ReqPreStrm = Req1_Pre &amp; u_b175 == 4'b1101;
259602                  	assign ReqHeadXfer = ReqHead &amp; NextTrn;
259603                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259604     1/1          		if ( ! Sys_Clk_RstN )
259605     1/1          			Req1_Strm &lt;= #1.0 ( 1'b0 );
259606     1/1          		else if ( ReqHeadXfer )
259607     1/1          			Req1_Strm &lt;= #1.0 ( ReqPreStrm );
                        MISSING_ELSE
259608                  	rsnoc_z_H_R_G_T2_O_U_aa8779c3 Io(
259609                  		.Cxt_0( Cxt_0 )
259610                  	,	.Cxt_1( Cxt_1 )
259611                  	,	.Cxt_2( Cxt_2 )
259612                  	,	.Cxt_3( Cxt_3 )
259613                  	,	.Cxt_4( Cxt_4 )
259614                  	,	.Cxt_5( Cxt_5 )
259615                  	,	.Cxt_6( Cxt_6 )
259616                  	,	.Cxt_7( Cxt_7 )
259617                  	,	.CxtUsed( CxtUsed )
259618                  	,	.Rdy( OrdRdy )
259619                  	,	.Req_AddLd0( Req1_AddLd0 )
259620                  	,	.Req_AddMdL( Req1_AddMdL )
259621                  	,	.Req_Len1( Req1_Len1 )
259622                  	,	.Req_OpcT( Req1_OpcT )
259623                  	,	.Req_RouteId( Req1_RouteId )
259624                  	,	.Req_SeqId( Req1_SeqId )
259625                  	,	.Req_Strm( Req1_Strm )
259626                  	,	.ReqRdy( TrnRdy )
259627                  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
259628                  	,	.Sys_Clk( Sys_Clk )
259629                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
259630                  	,	.Sys_Clk_En( Sys_Clk_En )
259631                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
259632                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
259633                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
259634                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
259635                  	,	.Sys_Pwr_Idle( )
259636                  	,	.Sys_Pwr_WakeUp( )
259637                  	);
259638                  	assign Req1_Abort = Req1_Pre &amp; ~ Req1_Lock;
259639                  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Abort | Req1_Urg );
259640                  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
259641                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259642     1/1          		if ( ! Sys_Clk_RstN )
259643     1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
259644     1/1          		else if ( NextTrn )
259645     1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
259646                  	rsnoc_z_H_R_G_T2_T_U_67964c10 It(
259647                  		.AddrBase( IdInfo_0_AddrBase )
259648                  	,	.Cmd_Echo( Req1_Echo )
259649                  	,	.Cmd_KeyId( Req1_KeyId )
259650                  	,	.Cmd_Len1( Req1_Len1 )
259651                  	,	.Cmd_Lock( Req1_Lock )
259652                  	,	.Cmd_OpcT( Req1_OpcT )
259653                  	,	.Cmd_RawAddr( Req1_RawAddr )
259654                  	,	.Cmd_RouteId( Req1_RouteId )
259655                  	,	.Cmd_Status( Req1_Status )
259656                  	,	.Cmd_User( Req1_User )
259657                  	,	.HitId( Translation_0_Id )
259658                  	,	.Pld_Data( Pld_Data )
259659                  	,	.Pld_Last( Pld_Last )
259660                  	,	.Rdy( TrnRdy )
259661                  	,	.Rx_Data( RxErr_Data )
259662                  	,	.Rx_Head( RxErr_Head )
259663                  	,	.Rx_Rdy( RxErr_Rdy )
259664                  	,	.Rx_Tail( RxErr_Tail )
259665                  	,	.Rx_Vld( RxErr_Vld )
259666                  	,	.Sys_Clk( Sys_Clk )
259667                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
259668                  	,	.Sys_Clk_En( Sys_Clk_En )
259669                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
259670                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
259671                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
259672                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
259673                  	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
259674                  	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
259675                  	,	.Vld( TrnVld )
259676                  	);
259677                  	assign Req1_Addr = Req1_RawAddr;
259678                  	assign PipeIn_Addr = Req1_Addr;
259679                  	assign u_cb9b_0 = PipeIn_Addr;
259680                  	assign WrapTrRd = Req1_OpcT == 4'b0001;
259681                  	assign WrapTrWr = Req1_OpcT == 4'b0101;
259682                  	assign u_c4ee = Req1_Len1 [5:2];
259683                  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 4'b0 );
259684                  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
259685                  	assign PipeIn_BurstType = Req1_BurstType;
259686                  	assign u_cb9b_1 = PipeIn_BurstType;
259687                  	assign u_cb9b_11 = PipeIn_Opc;
259688                  	assign PipeIn_SeqId = Req1_SeqId;
259689                  	assign u_cb9b_13 = PipeIn_SeqId;
259690                  	assign PipeIn_Urg = Req1_Urg;
259691                  	assign u_cb9b_17 = PipeIn_Urg;
259692                  	assign PipeIn_User = Req1_User;
259693                  	assign u_cb9b_19 = PipeIn_User;
259694                  	assign PipeIn_Data = Pld_Data;
259695                  	assign u_cb9b_2 = PipeIn_Data;
259696                  	assign Req1_Fail = Req1_Status == 2'b11;
259697                  	assign PipeIn_Fail = Req1_Fail;
259698                  	assign u_cb9b_4 = PipeIn_Fail;
259699                  	assign PipeIn_Head = ReqHead;
259700                  	assign u_cb9b_6 = PipeIn_Head;
259701                  	assign PipeIn_Last = Pld_Last;
259702                  	assign u_cb9b_7 = PipeIn_Last;
259703                  	assign PipeIn_Len1 = Req1_Len1;
259704                  	assign u_cb9b_8 = PipeIn_Len1;
259705                  	assign PipeIn_Lock = Req1_Lock;
259706                  	assign u_cb9b_9 = PipeIn_Lock;
259707                  	assign ReqVld = TrnVld &amp; ~ TrnGate;
259708                  	assign PostRdy = GenLcl_Req_Rdy;
259709                  	assign PipeOut_Urg = u_d4d9_17;
259710                  	assign PipeOut_Head = u_d4d9_6;
259711                  	assign PipeOutHead = PipeOut_Head;
259712                  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
259713                  	assign uReq1_Opc_caseSel =
259714                  		{		Req1_OpcT == 4'b1000
259715                  			,	Req1_OpcT == 4'b0110
259716                  			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
259717                  			,	Req1_OpcT == 4'b0011
259718                  			,	Req1_OpcT == 4'b0010
259719                  			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
259720                  		}
259721                  		;
259722                  	always @( uReq1_Opc_caseSel ) begin
259723     1/1          		case ( uReq1_Opc_caseSel )
259724     1/1          			6'b000001 : Req1_Opc = 3'b000 ;
259725     1/1          			6'b000010 : Req1_Opc = 3'b010 ;
259726     <font color = "red">0/1     ==>  			6'b000100 : Req1_Opc = 3'b001 ;</font>
259727     1/1          			6'b001000 : Req1_Opc = 3'b100 ;
259728     1/1          			6'b010000 : Req1_Opc = 3'b101 ;
259729     1/1          			6'b100000 : Req1_Opc = 3'b110 ;
259730     <font color = "red">0/1     ==>  			default   : Req1_Opc = 3'b000 ;</font>
259731                  		endcase
259732                  	end
259733                  	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
259734                  	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
259735     1/1          		case ( uPipeIn_Opc_caseSel )
259736     <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
259737     1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
259738     1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
259739     1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
259740     <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
259741                  		endcase
259742                  	end
259743                  	rsnoc_z_H_R_U_P_N_e5534060_A32138010116103041101080 Ifpa(
259744                  		.Rx_0( u_cb9b_0 )
259745                  	,	.Rx_1( u_cb9b_1 )
259746                  	,	.Rx_11( u_cb9b_11 )
259747                  	,	.Rx_13( u_cb9b_13 )
259748                  	,	.Rx_14( 1'b0 )
259749                  	,	.Rx_15( 1'b0 )
259750                  	,	.Rx_17( u_cb9b_17 )
259751                  	,	.Rx_19( u_cb9b_19 )
259752                  	,	.Rx_2( u_cb9b_2 )
259753                  	,	.Rx_4( u_cb9b_4 )
259754                  	,	.Rx_6( u_cb9b_6 )
259755                  	,	.Rx_7( u_cb9b_7 )
259756                  	,	.Rx_8( u_cb9b_8 )
259757                  	,	.Rx_9( u_cb9b_9 )
259758                  	,	.RxRdy( ReqRdy )
259759                  	,	.RxVld( ReqVld )
259760                  	,	.Sys_Clk( Sys_Clk )
259761                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
259762                  	,	.Sys_Clk_En( Sys_Clk_En )
259763                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
259764                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
259765                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
259766                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
259767                  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
259768                  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
259769                  	,	.Tx_0( u_d4d9_0 )
259770                  	,	.Tx_1( u_d4d9_1 )
259771                  	,	.Tx_11( u_d4d9_11 )
259772                  	,	.Tx_13( u_d4d9_13 )
259773                  	,	.Tx_14( u_d4d9_14 )
259774                  	,	.Tx_15( u_d4d9_15 )
259775                  	,	.Tx_17( u_d4d9_17 )
259776                  	,	.Tx_19( u_d4d9_19 )
259777                  	,	.Tx_2( u_d4d9_2 )
259778                  	,	.Tx_4( u_d4d9_4 )
259779                  	,	.Tx_6( u_d4d9_6 )
259780                  	,	.Tx_7( u_d4d9_7 )
259781                  	,	.Tx_8( u_d4d9_8 )
259782                  	,	.Tx_9( u_d4d9_9 )
259783                  	,	.TxRdy( PipeOutRdy )
259784                  	,	.TxVld( PipeOutVld )
259785                  	);
259786                  	assign PipeOut_Addr = u_d4d9_0;
259787                  	assign GenLcl_Req_Addr = PipeOut_Addr;
259788                  	assign PipeOut_Data = u_d4d9_2;
259789                  	assign MyDatum = PipeOut_Data [35:0];
259790                  	assign MyData = { 2'b0 , MyDatum };
259791                  	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
259792                  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
259793                  	);
259794                  	assign PipeOut_Fail = u_d4d9_4;
259795                  	assign NullBe = PipeOut_Fail;
259796                  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
259797                  	assign GenLcl_Req_Vld = PostVld;
259798                  	assign PipeOut_Last = u_d4d9_7;
259799                  	assign GenLcl_Req_Last = PipeOut_Last;
259800                  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
259801                  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
259802                  	assign PipeOut_BurstType = u_d4d9_1;
259803                  	assign GenLcl_Req_BurstType = PipeOut_BurstType;
259804                  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
259805                  	assign PipeOut_Len1 = u_d4d9_8;
259806                  	assign GenLcl_Req_Len1 = PipeOut_Len1;
259807                  	assign PipeOut_Lock = u_d4d9_9;
259808                  	assign GenLcl_Req_Lock = PipeOut_Lock;
259809                  	assign PipeOut_Opc = u_d4d9_11;
259810                  	assign GenLcl_Req_Opc = PipeOut_Opc;
259811                  	assign PipeOut_SeqId = u_d4d9_13;
259812                  	assign GenLcl_Req_SeqId = PipeOut_SeqId;
259813                  	assign PipeOut_SeqUnOrdered = u_d4d9_14;
259814                  	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
259815                  	assign PipeOut_SeqUnique = u_d4d9_15;
259816                  	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
259817                  	assign PipeOut_User = u_d4d9_19;
259818                  	assign GenLcl_Req_User = PipeOut_User;
259819                  	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
259820                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
259821                  		.Clk( Sys_Clk )
259822                  	,	.Clk_ClkS( Sys_Clk_ClkS )
259823                  	,	.Clk_En( Sys_Clk_En )
259824                  	,	.Clk_EnS( Sys_Clk_EnS )
259825                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
259826                  	,	.Clk_RstN( Sys_Clk_RstN )
259827                  	,	.Clk_Tm( Sys_Clk_Tm )
259828                  	,	.En( GenLcl_Req_Vld )
259829                  	,	.O( u_43f9 )
259830                  	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
259831                  	,	.Set( NullBe &amp; PipeOutHead )
259832                  	);
259833                  	rsnoc_z_H_R_G_U_P_U_2cdea296 uu2cdea296(
259834                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
259835                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
259836                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
259837                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
259838                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
259839                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
259840                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
259841                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
259842                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
259843                  	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
259844                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
259845                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
259846                  	,	.GenLcl_Req_User( GenLcl_Req_User )
259847                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
259848                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
259849                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
259850                  	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
259851                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
259852                  	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
259853                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
259854                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
259855                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
259856                  	,	.GenPrt_Req_Addr( u_Req_Addr )
259857                  	,	.GenPrt_Req_Be( u_Req_Be )
259858                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
259859                  	,	.GenPrt_Req_Data( u_Req_Data )
259860                  	,	.GenPrt_Req_Last( u_Req_Last )
259861                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
259862                  	,	.GenPrt_Req_Lock( u_Req_Lock )
259863                  	,	.GenPrt_Req_Opc( u_Req_Opc )
259864                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
259865                  	,	.GenPrt_Req_SeqId( u_Req_SeqId )
259866                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
259867                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
259868                  	,	.GenPrt_Req_User( u_Req_User )
259869                  	,	.GenPrt_Req_Vld( u_Req_Vld )
259870                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
259871                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
259872                  	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
259873                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
259874                  	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
259875                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
259876                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
259877                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
259878                  	);
259879                  	rsnoc_z_H_R_G_U_Q_U_020a5e54d3 uu020a5e54d3(
259880                  		.GenLcl_Req_Addr( u_Req_Addr )
259881                  	,	.GenLcl_Req_Be( u_Req_Be )
259882                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
259883                  	,	.GenLcl_Req_Data( u_Req_Data )
259884                  	,	.GenLcl_Req_Last( u_Req_Last )
259885                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
259886                  	,	.GenLcl_Req_Lock( u_Req_Lock )
259887                  	,	.GenLcl_Req_Opc( u_Req_Opc )
259888                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
259889                  	,	.GenLcl_Req_SeqId( u_Req_SeqId )
259890                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
259891                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
259892                  	,	.GenLcl_Req_User( u_Req_User )
259893                  	,	.GenLcl_Req_Vld( u_Req_Vld )
259894                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
259895                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
259896                  	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
259897                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
259898                  	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
259899                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
259900                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
259901                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
259902                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
259903                  	,	.GenPrt_Req_Be( Gen_Req_Be )
259904                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
259905                  	,	.GenPrt_Req_Data( Gen_Req_Data )
259906                  	,	.GenPrt_Req_Last( Gen_Req_Last )
259907                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
259908                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
259909                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
259910                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
259911                  	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
259912                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
259913                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
259914                  	,	.GenPrt_Req_User( Gen_Req_User )
259915                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
259916                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
259917                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
259918                  	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
259919                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
259920                  	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
259921                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
259922                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
259923                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
259924                  	,	.Sys_Clk( Sys_Clk )
259925                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
259926                  	,	.Sys_Clk_En( Sys_Clk_En )
259927                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
259928                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
259929                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
259930                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
259931                  	,	.Sys_Pwr_Idle( u_72_Idle )
259932                  	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
259933                  	);
259934                  	assign IdInfo_0_Id = Translation_0_Id;
259935                  	assign IdInfo_1_Id = Req1_KeyId;
259936                  	rsnoc_z_H_R_U_A_Pc_I8 upc_0( .I( CxtUsed ) , .O( u_239 ) );
259937                  	always @( u_239 ) begin
259938     1/1          		case ( u_239 )
259939     <font color = "red">0/1     ==>  			4'b1000 : u_feab = 2'b11 ;</font>
259940     <font color = "red">0/1     ==>  			4'b0111 : u_feab = 2'b11 ;</font>
259941     <font color = "red">0/1     ==>  			4'b0110 : u_feab = 2'b10 ;</font>
259942     <font color = "red">0/1     ==>  			4'b0101 : u_feab = 2'b10 ;</font>
259943     <font color = "red">0/1     ==>  			4'b0100 : u_feab = 2'b01 ;</font>
259944     <font color = "red">0/1     ==>  			4'b0011 : u_feab = 2'b01 ;</font>
259945     <font color = "red">0/1     ==>  			4'b0010 : u_feab = 2'b0 ;</font>
259946     1/1          			4'b0001 : u_feab = 2'b0 ;
259947     1/1          			4'b0    : u_feab = 2'b0 ;
259948     1/1          			default : u_feab = 2'b0 ;
259949                  		endcase
259950                  	end
259951                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259952     1/1          		if ( ! Sys_Clk_RstN )
259953     1/1          			Load &lt;= #1.0 ( 2'b0 );
259954     1/1          		else	Load &lt;= #1.0 ( u_feab ^ { 1'b0 , u_feab [1] } );
259955                  	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
259956                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
259957     1/1          		if ( ! Sys_Clk_RstN )
259958     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
259959     1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
259960                  	assign RxInt_Rdy = RxIn_Rdy;
259961                  	assign Rx_Rdy = RxInt_Rdy;
259962                  	assign WakeUp_Rx = Rx_Vld;
259963                  	assign Sys_Pwr_WakeUp = WakeUp_Rx;
259964                  	assign u_3584 = RxIn_Data [110:94];
259965                  	assign Translation_0_Aperture = u_3584 [16:5];
259966                  	assign TxBypData = TxIn_Data [37:0];
259967                  	assign TxLcl_Data =
259968                  		{			{	TxIn_Data [111]
259969                  			,	TxIn_Data [110:94]
259970                  			,	TxIn_Data [93:90]
259971                  			,	TxIn_Data [89:88]
259972                  			,	TxIn_Data [87:81]
259973                  			,	TxIn_Data [80:49]
259974                  			,	TxIn_Data [48:41]
259975                  			,	TxIn_Data [40:38]
259976                  			}
259977                  		,
259978                  		TxBypData
259979                  		};
259980                  	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
259981                  	assign TxLcl_Head = TxIn_Head;
259982                  	assign Tx_Head = TxLcl_Head;
259983                  	assign TxLcl_Tail = TxIn_Tail;
259984                  	assign Tx_Tail = TxLcl_Tail;
259985                  	assign TxLcl_Vld = TxIn_Vld;
259986                  	assign Tx_Vld = TxLcl_Vld;
259987                  	assign WakeUp_Other = 1'b0;
259988                  	assign u_3ded_Data_Last = RxIn_Data [37];
259989                  	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
259990                  	assign u_3ded_Data_Err = RxIn_Data [36];
259991                  	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
259992                  	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
259993                  	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
259994                  	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
259995                  	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
259996                  	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
259997                  	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
259998                  	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
259999                  	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
260000                  	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
260001                  	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
260002                  	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
260003                  	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
260004                  	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
260005                  	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
260006                  	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
260007                  	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
260008                  	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
260009                  	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
260010                  	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
260011                  	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
260012                  	assign u_3ded_Hdr_Lock = RxIn_Data [111];
260013                  	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
260014                  	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
260015                  	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
260016                  	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
260017                  	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
260018                  	assign u_3ded_Hdr_User = RxIn_Data [48:41];
260019                  	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
260020                  	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
260021                  	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
260022                  	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
260023                  	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
260024                  	assign u_6807_Data_Last = TxIn_Data [37];
260025                  	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
260026                  	assign u_6807_Data_Err = TxIn_Data [36];
260027                  	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
260028                  	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
260029                  	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
260030                  	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
260031                  	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
260032                  	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
260033                  	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
260034                  	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
260035                  	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
260036                  	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
260037                  	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
260038                  	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
260039                  	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
260040                  	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
260041                  	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
260042                  	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
260043                  	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
260044                  	assign u_6807_Hdr_Status = TxIn_Data [89:88];
260045                  	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
260046                  	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
260047                  	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
260048                  	assign u_6807_Hdr_Lock = TxIn_Data [111];
260049                  	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
260050                  	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
260051                  	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
260052                  	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
260053                  	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
260054                  	assign u_6807_Hdr_User = TxIn_Data [48:41];
260055                  	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
260056                  	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
260057                  	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
260058                  	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
260059                  	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
260060                  	assign IllRsp = Rsp0_Vld &amp; ~ ChainVld;
260061                  	// synopsys translate_off
260062                  	// synthesis translate_off
260063                  	always @( posedge Sys_Clk )
260064     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
260065     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
260066     <font color = "grey">unreachable  </font>				dontStop = 0;
260067     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
260068     <font color = "grey">unreachable  </font>				if (!dontStop) begin
260069     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
260070     <font color = "grey">unreachable  </font>					$stop;
260071                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
260072                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1275.html" >rsnoc_z_H_R_G_T2_U_U_92fef241</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>30</td><td>29</td><td>96.67</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>30</td><td>29</td><td>96.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259062
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259067
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259081
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259094
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : (u_6b4d ? Req1_AddLd0 : Rsp_NextAddr))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259094
 SUB-EXPRESSION (u_6b4d ? Req1_AddLd0 : Rsp_NextAddr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259112
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259118
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259147
 EXPRESSION (u_5248 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259198
 EXPRESSION (u_60f4 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259249
 EXPRESSION (u_3708 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259300
 EXPRESSION (u_3215 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259351
 EXPRESSION (u_4271 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259402
 EXPRESSION (u_4f04 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259453
 EXPRESSION (u_74e2 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       259684
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1275.html" >rsnoc_z_H_R_G_T2_U_U_92fef241</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">57</td>
<td class="rt">32</td>
<td class="rt">56.14 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">1058</td>
<td class="rt">638</td>
<td class="rt">60.30 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">529</td>
<td class="rt">320</td>
<td class="rt">60.49 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">529</td>
<td class="rt">318</td>
<td class="rt">60.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">57</td>
<td class="rt">32</td>
<td class="rt">56.14 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">1058</td>
<td class="rt">638</td>
<td class="rt">60.30 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">529</td>
<td class="rt">320</td>
<td class="rt">60.49 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">529</td>
<td class="rt">318</td>
<td class="rt">60.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[47:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[62:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1275.html" >rsnoc_z_H_R_G_T2_U_U_92fef241</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">251</td>
<td class="rt">227</td>
<td class="rt">90.44 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">259684</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259059</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259064</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">259070</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259078</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">259084</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259091</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259109</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259115</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259120</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259125</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">259131</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259139</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259144</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259161</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259166</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259176</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">259182</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259190</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259195</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259212</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259217</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259222</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259227</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">259233</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259241</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259246</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259263</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259268</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259273</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259278</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">259284</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259292</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259297</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259314</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259319</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259324</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259329</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">259335</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259343</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259348</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259370</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259375</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259380</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">259386</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259394</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259399</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259416</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259421</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259426</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259431</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">259437</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259445</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259450</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259467</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259472</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">259477</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">259501</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">259533</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259604</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259642</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">259723</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">259735</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">259938</td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259952</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259957</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259684     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259059     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259060     			u_590d <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
259061     		else if ( u_73a7 )
           		     <font color = "green">-2-</font>  
259062     			u_590d <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259064     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259065     			u_f01e <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
259066     		else if ( u_73a7 )
           		     <font color = "green">-2-</font>  
259067     			u_f01e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259070     		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
259071     			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
259072     			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
259073     			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
259074     			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259078     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259079     			u_6052 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
259080     		else if ( u_73a7 )
           		     <font color = "green">-2-</font>  
259081     			u_6052 <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259084     		case ( uRsp_NextAddr_caseSel )
           		<font color = "red">-1-</font>                     
259085     			1'b1    : Rsp_NextAddr = u_7b7f ;
           <font color = "green">			==></font>
259086     			1'b0    : Rsp_NextAddr = u_7de8 ;
           <font color = "red">			==></font>
259087     			default : Rsp_NextAddr = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1'b0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259091     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259092     			u_96cc <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
259093     		else if ( u_73a7 | NextTxPkt & TxPktCxtId [0] )
           		     <font color = "green">-2-</font>  
259094     			u_96cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : ( u_6b4d ? Req1_AddLd0 : Rsp_NextAddr ) );
           			                          <font color = "green">-3-</font>                          <font color = "green">-4-</font>   
           			                          <font color = "green">==></font>                          <font color = "green">==></font>   
           			                                                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259109     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259110     			u_c508 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
259111     		else if ( u_73a7 )
           		     <font color = "green">-2-</font>  
259112     			u_c508 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259115     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259116     			u_f32a <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
259117     		else if ( u_73a7 )
           		     <font color = "green">-2-</font>  
259118     			u_f32a <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259120     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259121     			u_355c <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
259122     		else if ( u_de8c )
           		     <font color = "green">-2-</font>  
259123     			u_355c <= #1.0 ( Req1_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259125     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259126     			u_2c22 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
259127     		else if ( u_de8c )
           		     <font color = "green">-2-</font>  
259128     			u_2c22 <= #1.0 ( Req1_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259131     		case ( uu_cb0_caseSel )
           		<font color = "red">-1-</font>              
259132     			2'b01   : u_cb0 = 4'b0000 ;
           <font color = "green">			==></font>
259133     			2'b10   : u_cb0 = 4'b0100 ;
           <font color = "green">			==></font>
259134     			2'b0    : u_cb0 = Req1_OpcT ;
           <font color = "green">			==></font>
259135     			default : u_cb0 = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259139     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259140     			u_1011 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
259141     		else if ( u_de8c )
           		     <font color = "green">-2-</font>  
259142     			u_1011 <= #1.0 ( u_cb0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259144     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259145     			u_e8c0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
259146     		else if ( u_de8c | NextTxPkt & TxPktCxtId [1] )
           		     <font color = "green">-2-</font>  
259147     			u_e8c0 <= #1.0 ( u_5248 ? Req1_AddLd0 : Rsp_NextAddr );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259161     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259162     			u_c64a <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
259163     		else if ( u_de8c )
           		     <font color = "green">-2-</font>  
259164     			u_c64a <= #1.0 ( Req1_Addr4Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259166     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259167     			u_e2df <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
259168     		else if ( u_de8c )
           		     <font color = "green">-2-</font>  
259169     			u_e2df <= #1.0 ( Req1_RouteIdZ );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259171     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259172     			u_3c2f <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
259173     		else if ( u_1869 )
           		     <font color = "green">-2-</font>  
259174     			u_3c2f <= #1.0 ( Req1_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259176     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259177     			u_57dd <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
259178     		else if ( u_1869 )
           		     <font color = "green">-2-</font>  
259179     			u_57dd <= #1.0 ( Req1_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259182     		case ( uu_86f0_caseSel )
           		<font color = "red">-1-</font>               
259183     			2'b01   : u_86f0 = 4'b0000 ;
           <font color = "green">			==></font>
259184     			2'b10   : u_86f0 = 4'b0100 ;
           <font color = "green">			==></font>
259185     			2'b0    : u_86f0 = Req1_OpcT ;
           <font color = "green">			==></font>
259186     			default : u_86f0 = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259190     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259191     			u_8a10 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
259192     		else if ( u_1869 )
           		     <font color = "green">-2-</font>  
259193     			u_8a10 <= #1.0 ( u_86f0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259195     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259196     			u_b6e4 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
259197     		else if ( u_1869 | NextTxPkt & TxPktCxtId [2] )
           		     <font color = "green">-2-</font>  
259198     			u_b6e4 <= #1.0 ( u_60f4 ? Req1_AddLd0 : Rsp_NextAddr );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259212     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259213     			u_3961 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
259214     		else if ( u_1869 )
           		     <font color = "green">-2-</font>  
259215     			u_3961 <= #1.0 ( Req1_Addr4Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259217     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259218     			u_26ed <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
259219     		else if ( u_1869 )
           		     <font color = "green">-2-</font>  
259220     			u_26ed <= #1.0 ( Req1_RouteIdZ );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259222     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259223     			u_cb0b <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
259224     		else if ( u_2b6f )
           		     <font color = "green">-2-</font>  
259225     			u_cb0b <= #1.0 ( Req1_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259227     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259228     			u_e6b9 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
259229     		else if ( u_2b6f )
           		     <font color = "green">-2-</font>  
259230     			u_e6b9 <= #1.0 ( Req1_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259233     		case ( uu_a2e0_caseSel )
           		<font color = "red">-1-</font>               
259234     			2'b01   : u_a2e0 = 4'b0000 ;
           <font color = "green">			==></font>
259235     			2'b10   : u_a2e0 = 4'b0100 ;
           <font color = "green">			==></font>
259236     			2'b0    : u_a2e0 = Req1_OpcT ;
           <font color = "green">			==></font>
259237     			default : u_a2e0 = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259241     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259242     			u_2ca <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
259243     		else if ( u_2b6f )
           		     <font color = "green">-2-</font>  
259244     			u_2ca <= #1.0 ( u_a2e0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259246     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259247     			u_f68c <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
259248     		else if ( u_2b6f | NextTxPkt & TxPktCxtId [3] )
           		     <font color = "green">-2-</font>  
259249     			u_f68c <= #1.0 ( u_3708 ? Req1_AddLd0 : Rsp_NextAddr );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259263     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259264     			u_9b3f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
259265     		else if ( u_2b6f )
           		     <font color = "green">-2-</font>  
259266     			u_9b3f <= #1.0 ( Req1_Addr4Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259268     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259269     			u_3aa8 <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
259270     		else if ( u_2b6f )
           		     <font color = "green">-2-</font>  
259271     			u_3aa8 <= #1.0 ( Req1_RouteIdZ );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259273     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259274     			u_c295 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
259275     		else if ( u_f858 )
           		     <font color = "green">-2-</font>  
259276     			u_c295 <= #1.0 ( Req1_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259278     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259279     			u_54ca <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
259280     		else if ( u_f858 )
           		     <font color = "green">-2-</font>  
259281     			u_54ca <= #1.0 ( Req1_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259284     		case ( uu_b7f0_caseSel )
           		<font color = "red">-1-</font>               
259285     			2'b01   : u_b7f0 = 4'b0000 ;
           <font color = "green">			==></font>
259286     			2'b10   : u_b7f0 = 4'b0100 ;
           <font color = "green">			==></font>
259287     			2'b0    : u_b7f0 = Req1_OpcT ;
           <font color = "green">			==></font>
259288     			default : u_b7f0 = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259292     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259293     			u_39fe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
259294     		else if ( u_f858 )
           		     <font color = "green">-2-</font>  
259295     			u_39fe <= #1.0 ( u_b7f0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259297     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259298     			u_4252 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
259299     		else if ( u_f858 | NextTxPkt & TxPktCxtId [4] )
           		     <font color = "green">-2-</font>  
259300     			u_4252 <= #1.0 ( u_3215 ? Req1_AddLd0 : Rsp_NextAddr );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259314     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259315     			u_ebee <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
259316     		else if ( u_f858 )
           		     <font color = "green">-2-</font>  
259317     			u_ebee <= #1.0 ( Req1_Addr4Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259319     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259320     			u_d97a <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
259321     		else if ( u_f858 )
           		     <font color = "green">-2-</font>  
259322     			u_d97a <= #1.0 ( Req1_RouteIdZ );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259324     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259325     			u_f5ac <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
259326     		else if ( u_ae20 )
           		     <font color = "green">-2-</font>  
259327     			u_f5ac <= #1.0 ( Req1_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259329     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259330     			u_fee6 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
259331     		else if ( u_ae20 )
           		     <font color = "green">-2-</font>  
259332     			u_fee6 <= #1.0 ( Req1_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259335     		case ( uu_e67a_caseSel )
           		<font color = "red">-1-</font>               
259336     			2'b01   : u_e67a = 4'b0000 ;
           <font color = "green">			==></font>
259337     			2'b10   : u_e67a = 4'b0100 ;
           <font color = "green">			==></font>
259338     			2'b0    : u_e67a = Req1_OpcT ;
           <font color = "green">			==></font>
259339     			default : u_e67a = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259343     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259344     			u_f788 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
259345     		else if ( u_ae20 )
           		     <font color = "green">-2-</font>  
259346     			u_f788 <= #1.0 ( u_e67a );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259348     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259349     			u_a965 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
259350     		else if ( u_ae20 | NextTxPkt & TxPktCxtId [5] )
           		     <font color = "green">-2-</font>  
259351     			u_a965 <= #1.0 ( u_4271 ? Req1_AddLd0 : Rsp_NextAddr );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259365     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259366     			u_820a <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
259367     		else if ( u_ae20 )
           		     <font color = "green">-2-</font>  
259368     			u_820a <= #1.0 ( Req1_Addr4Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259370     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259371     			u_c903 <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
259372     		else if ( u_ae20 )
           		     <font color = "green">-2-</font>  
259373     			u_c903 <= #1.0 ( Req1_RouteIdZ );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259375     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259376     			u_c6b6 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
259377     		else if ( u_26a5 )
           		     <font color = "green">-2-</font>  
259378     			u_c6b6 <= #1.0 ( Req1_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259380     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259381     			u_cd87 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
259382     		else if ( u_26a5 )
           		     <font color = "green">-2-</font>  
259383     			u_cd87 <= #1.0 ( Req1_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259386     		case ( uu_7d4b_caseSel )
           		<font color = "red">-1-</font>               
259387     			2'b01   : u_7d4b = 4'b0000 ;
           <font color = "green">			==></font>
259388     			2'b10   : u_7d4b = 4'b0100 ;
           <font color = "green">			==></font>
259389     			2'b0    : u_7d4b = Req1_OpcT ;
           <font color = "green">			==></font>
259390     			default : u_7d4b = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259394     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259395     			u_c88 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
259396     		else if ( u_26a5 )
           		     <font color = "green">-2-</font>  
259397     			u_c88 <= #1.0 ( u_7d4b );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259399     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259400     			u_2041 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
259401     		else if ( u_26a5 | NextTxPkt & TxPktCxtId [6] )
           		     <font color = "green">-2-</font>  
259402     			u_2041 <= #1.0 ( u_4f04 ? Req1_AddLd0 : Rsp_NextAddr );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259416     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259417     			u_d5c5 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
259418     		else if ( u_26a5 )
           		     <font color = "green">-2-</font>  
259419     			u_d5c5 <= #1.0 ( Req1_Addr4Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259421     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259422     			u_e839 <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
259423     		else if ( u_26a5 )
           		     <font color = "green">-2-</font>  
259424     			u_e839 <= #1.0 ( Req1_RouteIdZ );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259426     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259427     			u_f0e1 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
259428     		else if ( u_e67f )
           		     <font color = "green">-2-</font>  
259429     			u_f0e1 <= #1.0 ( Req1_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259431     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259432     			u_e7a7 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
259433     		else if ( u_e67f )
           		     <font color = "green">-2-</font>  
259434     			u_e7a7 <= #1.0 ( Req1_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259437     		case ( uu_5055_caseSel )
           		<font color = "red">-1-</font>               
259438     			2'b01   : u_5055 = 4'b0000 ;
           <font color = "green">			==></font>
259439     			2'b10   : u_5055 = 4'b0100 ;
           <font color = "green">			==></font>
259440     			2'b0    : u_5055 = Req1_OpcT ;
           <font color = "green">			==></font>
259441     			default : u_5055 = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259445     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259446     			u_5bf9 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
259447     		else if ( u_e67f )
           		     <font color = "green">-2-</font>  
259448     			u_5bf9 <= #1.0 ( u_5055 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259450     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259451     			u_309e <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
259452     		else if ( u_e67f | NextTxPkt & TxPktCxtId [7] )
           		     <font color = "green">-2-</font>  
259453     			u_309e <= #1.0 ( u_74e2 ? Req1_AddLd0 : Rsp_NextAddr );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259467     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259468     			u_8a25 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
259469     		else if ( u_e67f )
           		     <font color = "green">-2-</font>  
259470     			u_8a25 <= #1.0 ( Req1_Addr4Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259472     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259473     			u_90f6 <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
259474     		else if ( u_e67f )
           		     <font color = "green">-2-</font>  
259475     			u_90f6 <= #1.0 ( Req1_RouteIdZ );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259477     		case ( uu_816b_caseSel )
           		<font color = "green">-1-</font>               
259478     			8'b00000001 : u_816b = Cxt_0 ;
           <font color = "green">			==></font>
259479     			8'b00000010 : u_816b = Cxt_1 ;
           <font color = "green">			==></font>
259480     			8'b00000100 : u_816b = Cxt_2 ;
           <font color = "green">			==></font>
259481     			8'b00001000 : u_816b = Cxt_3 ;
           <font color = "green">			==></font>
259482     			8'b00010000 : u_816b = Cxt_4 ;
           <font color = "green">			==></font>
259483     			8'b00100000 : u_816b = Cxt_5 ;
           <font color = "green">			==></font>
259484     			8'b01000000 : u_816b = Cxt_6 ;
           <font color = "green">			==></font>
259485     			8'b10000000 : u_816b = Cxt_7 ;
           <font color = "green">			==></font>
259486     			default     : u_816b = 33'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>8'b00000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00000100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00100000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b01000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b10000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259501     		case ( uu_ab91_caseSel )
           		<font color = "red">-1-</font>               
259502     			8'b00000001 : u_ab91 = Cxt_0 ;
           <font color = "green">			==></font>
259503     			8'b00000010 : u_ab91 = Cxt_1 ;
           <font color = "green">			==></font>
259504     			8'b00000100 : u_ab91 = Cxt_2 ;
           <font color = "green">			==></font>
259505     			8'b00001000 : u_ab91 = Cxt_3 ;
           <font color = "green">			==></font>
259506     			8'b00010000 : u_ab91 = Cxt_4 ;
           <font color = "green">			==></font>
259507     			8'b00100000 : u_ab91 = Cxt_5 ;
           <font color = "green">			==></font>
259508     			8'b01000000 : u_ab91 = Cxt_6 ;
           <font color = "green">			==></font>
259509     			8'b10000000 : u_ab91 = Cxt_7 ;
           <font color = "green">			==></font>
259510     			default     : u_ab91 = 33'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>8'b00000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00000100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b00100000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b01000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>8'b10000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259533     		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
259534     			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
259535     			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "green">			==></font>
259536     			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
259537     			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
259538     			5'b10000 : Rsp_Status = 2'b11 ;
           <font color = "green">			==></font>
259539     			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259604     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259605     			Req1_Strm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
259606     		else if ( ReqHeadXfer )
           		     <font color = "green">-2-</font>  
259607     			Req1_Strm <= #1.0 ( ReqPreStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259642     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259643     			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
259644     		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
259645     			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259723     		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
259724     			6'b000001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
259725     			6'b000010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
259726     			6'b000100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
259727     			6'b001000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
259728     			6'b010000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
259729     			6'b100000 : Req1_Opc = 3'b110 ;
           <font color = "green">			==></font>
259730     			default   : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>6'b000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b100000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259735     		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
259736     			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
259737     			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
259738     			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
259739     			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
259740     			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259938     		case ( u_239 )
           		<font color = "red">-1-</font>  
259939     			4'b1000 : u_feab = 2'b11 ;
           <font color = "red">			==></font>
259940     			4'b0111 : u_feab = 2'b11 ;
           <font color = "red">			==></font>
259941     			4'b0110 : u_feab = 2'b10 ;
           <font color = "red">			==></font>
259942     			4'b0101 : u_feab = 2'b10 ;
           <font color = "red">			==></font>
259943     			4'b0100 : u_feab = 2'b01 ;
           <font color = "red">			==></font>
259944     			4'b0011 : u_feab = 2'b01 ;
           <font color = "red">			==></font>
259945     			4'b0010 : u_feab = 2'b0 ;
           <font color = "red">			==></font>
259946     			4'b0001 : u_feab = 2'b0 ;
           <font color = "green">			==></font>
259947     			4'b0    : u_feab = 2'b0 ;
           <font color = "green">			==></font>
259948     			default : u_feab = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259952     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259953     			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
259954     		else	Load <= #1.0 ( u_feab ^ { 1'b0 , u_feab [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259957     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
259958     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
259959     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_81112">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_92fef241">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
