// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dft,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.167750,HLS_SYN_LAT=77,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=32,HLS_SYN_FF=6589,HLS_SYN_LUT=8572,HLS_VERSION=2020_1}" *)

module dft (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        real_sample_address0,
        real_sample_ce0,
        real_sample_we0,
        real_sample_d0,
        real_sample_q0,
        imag_sample_address0,
        imag_sample_ce0,
        imag_sample_we0,
        imag_sample_d0,
        imag_sample_q0
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_pp1_stage0 = 11'd8;
parameter    ap_ST_fsm_pp1_stage1 = 11'd16;
parameter    ap_ST_fsm_pp1_stage2 = 11'd32;
parameter    ap_ST_fsm_pp1_stage3 = 11'd64;
parameter    ap_ST_fsm_pp1_stage4 = 11'd128;
parameter    ap_ST_fsm_state25 = 11'd256;
parameter    ap_ST_fsm_state26 = 11'd512;
parameter    ap_ST_fsm_state27 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] real_sample_address0;
output   real_sample_ce0;
output   real_sample_we0;
output  [31:0] real_sample_d0;
input  [31:0] real_sample_q0;
output  [2:0] imag_sample_address0;
output   imag_sample_ce0;
output   imag_sample_we0;
output  [31:0] imag_sample_d0;
input  [31:0] imag_sample_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] real_sample_address0;
reg real_sample_ce0;
reg real_sample_we0;
reg[2:0] imag_sample_address0;
reg imag_sample_ce0;
reg imag_sample_we0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] cos_coefficients_tab_address0;
reg    cos_coefficients_tab_ce0;
wire   [31:0] cos_coefficients_tab_q0;
reg   [2:0] cos_coefficients_tab_address1;
reg    cos_coefficients_tab_ce1;
wire   [31:0] cos_coefficients_tab_q1;
reg   [2:0] sin_coefficients_tab_address0;
reg    sin_coefficients_tab_ce0;
wire   [31:0] sin_coefficients_tab_q0;
reg   [2:0] sin_coefficients_tab_address1;
reg    sin_coefficients_tab_ce1;
wire   [31:0] sin_coefficients_tab_q1;
reg   [31:0] temp_imag_7_2_reg_517;
reg   [31:0] temp_imag_6_2_reg_528;
reg   [31:0] temp_imag_5_2_reg_539;
reg   [31:0] temp_imag_4_2_reg_550;
reg   [31:0] temp_imag_3_2_reg_561;
reg   [31:0] temp_imag_2_2_reg_572;
reg   [31:0] temp_imag_1_2_reg_583;
reg   [31:0] temp_imag_0_2_reg_594;
reg   [31:0] temp_real_7_2_reg_605;
reg   [31:0] temp_real_6_2_reg_615;
reg   [31:0] temp_real_5_2_reg_625;
reg   [31:0] temp_real_4_2_reg_635;
reg   [31:0] temp_real_3_2_reg_645;
reg   [31:0] temp_real_2_2_reg_655;
reg   [31:0] temp_real_1_2_reg_665;
reg   [31:0] temp_real_0_2_reg_675;
reg   [31:0] temp_imag_load_1_7_reg_685;
reg   [31:0] temp_real_load_1_7_reg_696;
reg   [31:0] temp_imag_load_1_6_reg_706;
reg   [31:0] temp_real_load_1_6_reg_717;
reg   [31:0] temp_imag_load_1_5_reg_727;
reg   [31:0] temp_real_load_1_5_reg_738;
reg   [31:0] temp_imag_load_1_4_reg_748;
reg   [31:0] temp_real_load_1_4_reg_759;
reg   [31:0] temp_imag_load_1_3_reg_769;
reg   [31:0] temp_real_load_1_3_reg_780;
reg   [31:0] temp_imag_load_1_2_reg_790;
reg   [31:0] temp_real_load_1_2_reg_801;
reg   [31:0] temp_imag_load_1_1_reg_811;
reg   [31:0] temp_real_load_1_1_reg_822;
reg   [31:0] temp_imag_load_1_0_reg_832;
reg   [31:0] temp_real_load_1_0_reg_843;
reg   [3:0] j_0_reg_853;
wire   [31:0] temp_real_load_reg_1963;
wire    ap_CS_fsm_state2;
wire   [31:0] temp_real_load_1_reg_1968;
wire   [31:0] temp_real_load_2_reg_1973;
wire   [31:0] temp_real_load_3_reg_1978;
wire   [31:0] temp_real_load_4_reg_1983;
wire   [31:0] temp_real_load_5_reg_1988;
wire   [31:0] temp_real_load_6_reg_1993;
wire   [31:0] temp_real_load_7_reg_1998;
wire   [31:0] temp_real_0_0_load_reg_2003;
wire   [31:0] temp_real_1_0_load_reg_2008;
wire   [31:0] temp_real_2_0_load_reg_2013;
wire   [31:0] temp_real_3_0_load_reg_2018;
wire   [31:0] temp_real_4_0_load_reg_2023;
wire   [31:0] temp_real_5_0_load_reg_2028;
wire   [31:0] temp_real_6_0_load_reg_2033;
wire   [31:0] temp_real_7_0_load_reg_2038;
wire   [3:0] i_fu_1001_p2;
wire   [31:0] temp_imag_load_1_0201_fu_1181_p3;
wire   [0:0] icmp_ln15_fu_995_p2;
wire   [31:0] temp_imag_load_1_1207_fu_1229_p3;
wire   [31:0] temp_imag_load_1_2213_fu_1269_p3;
wire   [31:0] temp_imag_load_1_3219_fu_1301_p3;
wire   [31:0] temp_imag_load_1_4225_fu_1325_p3;
wire   [31:0] temp_imag_load_1_5231_fu_1341_p3;
wire   [31:0] temp_imag_load_1_6237_fu_1349_p3;
wire   [31:0] temp_imag_load_1_7243_fu_1405_p3;
wire   [31:0] temp_imag_0_19_fu_1461_p3;
wire   [31:0] temp_imag_1_110_fu_1509_p3;
wire   [31:0] temp_imag_2_111_fu_1549_p3;
wire   [31:0] temp_imag_3_112_fu_1581_p3;
wire   [31:0] temp_imag_4_113_fu_1605_p3;
wire   [31:0] temp_imag_5_114_fu_1621_p3;
wire   [31:0] temp_imag_6_115_fu_1629_p3;
wire   [31:0] temp_imag_7_116_fu_1685_p3;
wire   [0:0] icmp_ln21_fu_1693_p2;
reg   [0:0] icmp_ln21_reg_2134;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state4_pp1_stage0_iter0;
wire    ap_block_state9_pp1_stage0_iter1;
wire    ap_block_state14_pp1_stage0_iter2;
wire    ap_block_state19_pp1_stage0_iter3;
wire    ap_block_state24_pp1_stage0_iter4;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln21_reg_2134_pp1_iter1_reg;
reg   [0:0] icmp_ln21_reg_2134_pp1_iter2_reg;
reg   [0:0] icmp_ln21_reg_2134_pp1_iter3_reg;
wire   [3:0] j_fu_1699_p2;
reg   [3:0] j_reg_2138;
reg    ap_enable_reg_pp1_iter0;
wire   [2:0] trunc_ln21_fu_1705_p1;
reg   [2:0] trunc_ln21_reg_2143;
wire   [2:0] trunc_ln2_fu_1725_p3;
reg   [2:0] trunc_ln2_reg_2170;
wire   [0:0] trunc_ln25_1_fu_1739_p1;
reg   [0:0] trunc_ln25_1_reg_2185;
reg   [31:0] real_sample_load_reg_2190;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state5_pp1_stage1_iter0;
wire    ap_block_state10_pp1_stage1_iter1;
wire    ap_block_state15_pp1_stage1_iter2;
wire    ap_block_state20_pp1_stage1_iter3;
wire    ap_block_pp1_stage1_11001;
reg   [31:0] imag_sample_load_reg_2199;
reg   [31:0] cos_coefficients_tab_2_reg_2208;
reg   [31:0] sin_coefficients_tab_2_reg_2214;
reg   [31:0] cos_coefficients_tab_4_reg_2220;
reg   [31:0] sin_coefficients_tab_4_reg_2226;
wire   [2:0] shl_ln25_1_fu_1743_p3;
reg   [2:0] shl_ln25_1_reg_2232;
reg   [31:0] cos_coefficients_tab_6_reg_2257;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_state6_pp1_stage2_iter0;
wire    ap_block_state11_pp1_stage2_iter1;
wire    ap_block_state16_pp1_stage2_iter2;
wire    ap_block_state21_pp1_stage2_iter3;
wire    ap_block_pp1_stage2_11001;
reg   [31:0] sin_coefficients_tab_6_reg_2263;
reg   [31:0] cos_coefficients_tab_8_reg_2269;
reg   [31:0] sin_coefficients_tab_8_reg_2275;
reg   [31:0] cos_coefficients_tab_10_reg_2301;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_state7_pp1_stage3_iter0;
wire    ap_block_state12_pp1_stage3_iter1;
wire    ap_block_state17_pp1_stage3_iter2;
wire    ap_block_state22_pp1_stage3_iter3;
wire    ap_block_pp1_stage3_11001;
reg   [31:0] sin_coefficients_tab_10_reg_2307;
reg   [31:0] cos_coefficients_tab_12_reg_2313;
reg   [31:0] sin_coefficients_tab_12_reg_2319;
wire   [31:0] grp_fu_919_p2;
reg   [31:0] tmp_3_reg_2335;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_state8_pp1_stage4_iter0;
wire    ap_block_state13_pp1_stage4_iter1;
wire    ap_block_state18_pp1_stage4_iter2;
wire    ap_block_state23_pp1_stage4_iter3;
wire    ap_block_pp1_stage4_11001;
wire   [31:0] grp_fu_925_p2;
reg   [31:0] tmp_4_reg_2340;
reg   [31:0] cos_coefficients_tab_14_reg_2345;
reg   [31:0] sin_coefficients_tab_14_reg_2351;
reg   [31:0] tmp_s_reg_2357;
reg    ap_enable_reg_pp1_iter1;
reg   [31:0] tmp_1_1_reg_2362;
wire   [31:0] grp_fu_931_p2;
reg   [31:0] tmp_4_1_reg_2367;
wire   [31:0] grp_fu_935_p2;
reg   [31:0] tmp_5_1_reg_2372;
wire   [31:0] grp_fu_939_p2;
reg   [31:0] tmp_5_reg_2377;
wire   [31:0] grp_fu_943_p2;
reg   [31:0] tmp_1_2_reg_2382;
reg   [31:0] tmp_4_2_reg_2387;
reg   [31:0] tmp_5_2_reg_2392;
reg   [31:0] tmp_8_reg_2397;
reg   [31:0] tmp_1_3_reg_2402;
reg   [31:0] tmp_4_3_reg_2407;
reg   [31:0] tmp_5_3_reg_2412;
reg   [31:0] tmp_9_reg_2417;
reg   [31:0] tmp_1_4_reg_2422;
reg   [31:0] tmp_4_4_reg_2427;
reg   [31:0] tmp_5_4_reg_2432;
reg   [31:0] tmp_7_reg_2437;
reg   [31:0] tmp_1_5_reg_2442;
reg   [31:0] tmp_4_5_reg_2447;
reg   [31:0] tmp_5_5_reg_2452;
reg   [31:0] tmp_10_reg_2457;
reg   [31:0] tmp_1_6_reg_2462;
reg   [31:0] tmp_4_6_reg_2467;
reg   [31:0] tmp_5_6_reg_2472;
wire   [31:0] grp_fu_875_p2;
reg   [31:0] tmp_2_reg_2477;
wire   [31:0] grp_fu_879_p2;
reg   [31:0] tmp_6_reg_2482;
reg   [31:0] tmp_11_reg_2487;
reg   [31:0] tmp_1_7_reg_2492;
reg   [31:0] tmp_4_7_reg_2497;
reg   [31:0] tmp_5_7_reg_2502;
reg   [31:0] tmp_2_1_reg_2507;
reg    ap_enable_reg_pp1_iter2;
reg   [31:0] tmp_6_1_reg_2512;
wire   [31:0] grp_fu_883_p2;
reg   [31:0] tmp_2_2_reg_2517;
reg   [31:0] tmp_6_2_reg_2522;
reg   [31:0] tmp_2_3_reg_2527;
reg   [31:0] tmp_6_3_reg_2532;
reg   [31:0] tmp_2_4_reg_2537;
reg   [31:0] tmp_6_4_reg_2542;
reg   [31:0] tmp_2_5_reg_2547;
reg   [31:0] tmp_6_5_reg_2552;
reg   [31:0] tmp_2_6_reg_2557;
reg   [31:0] tmp_6_6_reg_2562;
reg   [31:0] temp_real_0_reg_2567;
reg   [31:0] temp_real_0_reg_2567_pp1_iter3_reg;
wire   [31:0] grp_fu_888_p2;
reg   [31:0] temp_imag_0_reg_2573;
reg   [31:0] temp_imag_0_reg_2573_pp1_iter3_reg;
wire   [31:0] grp_fu_893_p2;
reg   [31:0] tmp_2_7_reg_2579;
wire   [31:0] grp_fu_897_p2;
reg   [31:0] tmp_6_7_reg_2584;
reg   [31:0] temp_real_1_reg_2589;
reg    ap_enable_reg_pp1_iter3;
reg   [31:0] temp_imag_1_reg_2595;
reg   [31:0] temp_real_2_reg_2601;
reg   [31:0] temp_imag_2_reg_2607;
reg   [31:0] temp_real_3_reg_2613;
reg   [31:0] temp_imag_3_reg_2619;
reg   [31:0] temp_real_4_reg_2625;
reg   [31:0] temp_imag_4_reg_2631;
reg   [31:0] temp_real_5_reg_2637;
reg   [31:0] temp_imag_5_reg_2643;
reg   [31:0] temp_real_6_reg_2649;
reg   [31:0] temp_imag_6_reg_2655;
wire   [31:0] grp_fu_913_p2;
reg   [31:0] temp_real_7_reg_2661;
reg    ap_enable_reg_pp1_iter4;
wire   [3:0] i_1_fu_1805_p2;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state3;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state4;
wire    ap_block_pp1_stage4_subdone;
reg   [31:0] temp_imag_7_0_reg_314;
reg   [31:0] temp_imag_6_0_reg_326;
reg   [31:0] temp_imag_5_0_reg_338;
reg   [31:0] temp_imag_4_0_reg_350;
reg   [31:0] temp_imag_3_0_reg_362;
reg   [31:0] temp_imag_2_0_reg_374;
reg   [31:0] temp_imag_1_0_reg_386;
reg   [31:0] temp_imag_0_0_reg_398;
reg   [31:0] temp_imag_load_1_7244_reg_410;
reg   [31:0] temp_imag_load_1_6238_reg_422;
reg   [31:0] temp_imag_load_1_5232_reg_434;
reg   [31:0] temp_imag_load_1_4226_reg_446;
reg   [31:0] temp_imag_load_1_3220_reg_458;
reg   [31:0] temp_imag_load_1_2214_reg_470;
reg   [31:0] temp_imag_load_1_1208_reg_482;
reg   [31:0] temp_imag_load_1_0202_reg_494;
reg   [3:0] i_0_reg_506;
reg   [31:0] ap_phi_mux_temp_real_load_1_7_phi_fu_699_p4;
wire    ap_block_pp1_stage0;
reg   [31:0] ap_phi_mux_temp_imag_load_1_6_phi_fu_709_p4;
wire    ap_block_pp1_stage4;
reg   [31:0] ap_phi_mux_temp_real_load_1_6_phi_fu_720_p4;
reg   [31:0] ap_phi_mux_temp_imag_load_1_5_phi_fu_730_p4;
reg   [31:0] ap_phi_mux_temp_real_load_1_5_phi_fu_741_p4;
wire    ap_block_pp1_stage3;
reg   [31:0] ap_phi_mux_temp_imag_load_1_4_phi_fu_751_p4;
reg   [31:0] ap_phi_mux_temp_real_load_1_4_phi_fu_762_p4;
reg   [31:0] ap_phi_mux_temp_imag_load_1_3_phi_fu_772_p4;
wire    ap_block_pp1_stage2;
reg   [31:0] ap_phi_mux_temp_real_load_1_3_phi_fu_783_p4;
reg   [31:0] ap_phi_mux_temp_imag_load_1_2_phi_fu_793_p4;
reg   [31:0] ap_phi_mux_temp_real_load_1_2_phi_fu_804_p4;
wire    ap_block_pp1_stage1;
reg   [31:0] ap_phi_mux_temp_imag_load_1_1_phi_fu_814_p4;
reg   [31:0] ap_phi_mux_temp_real_load_1_1_phi_fu_825_p4;
reg   [31:0] ap_phi_mux_temp_imag_load_1_0_phi_fu_835_p4;
reg   [31:0] ap_phi_mux_temp_real_load_1_0_phi_fu_846_p4;
reg   [3:0] ap_phi_mux_j_0_phi_fu_857_p4;
reg   [3:0] i_2_reg_864;
wire   [0:0] icmp_ln33_fu_1799_p2;
wire    ap_CS_fsm_state25;
wire   [63:0] zext_ln28_fu_1709_p1;
wire   [63:0] zext_ln25_fu_1715_p1;
wire   [63:0] zext_ln25_1_fu_1733_p1;
wire   [63:0] zext_ln25_2_fu_1755_p1;
wire   [63:0] zext_ln25_3_fu_1761_p1;
wire   [63:0] zext_ln25_4_fu_1771_p1;
wire   [63:0] zext_ln25_5_fu_1782_p1;
wire   [63:0] zext_ln25_6_fu_1793_p1;
wire   [63:0] zext_ln35_fu_1811_p1;
wire   [2:0] trunc_ln17_fu_1007_p1;
wire   [31:0] tmp_13_fu_1821_p10;
wire   [31:0] tmp_14_fu_1844_p10;
reg   [31:0] grp_fu_875_p0;
reg   [31:0] grp_fu_875_p1;
reg   [31:0] grp_fu_879_p0;
reg   [31:0] grp_fu_879_p1;
reg   [31:0] grp_fu_883_p0;
reg   [31:0] grp_fu_883_p1;
reg   [31:0] grp_fu_888_p0;
reg   [31:0] grp_fu_888_p1;
reg   [31:0] grp_fu_893_p0;
reg   [31:0] grp_fu_893_p1;
reg   [31:0] grp_fu_897_p0;
reg   [31:0] grp_fu_897_p1;
reg   [31:0] grp_fu_913_p0;
reg   [31:0] grp_fu_913_p1;
reg   [31:0] grp_fu_919_p0;
reg   [31:0] grp_fu_919_p1;
reg   [31:0] grp_fu_925_p0;
reg   [31:0] grp_fu_925_p1;
reg   [31:0] grp_fu_931_p1;
reg   [31:0] grp_fu_935_p1;
reg   [31:0] grp_fu_939_p1;
reg   [31:0] grp_fu_943_p1;
wire   [0:0] icmp_ln18_fu_1091_p2;
wire   [0:0] icmp_ln18_1_fu_1105_p2;
wire   [31:0] select_ln18_fu_1097_p3;
wire   [0:0] icmp_ln18_2_fu_1119_p2;
wire   [31:0] select_ln18_1_fu_1111_p3;
wire   [0:0] icmp_ln18_3_fu_1133_p2;
wire   [31:0] select_ln18_2_fu_1125_p3;
wire   [0:0] icmp_ln18_4_fu_1147_p2;
wire   [31:0] select_ln18_3_fu_1139_p3;
wire   [0:0] icmp_ln18_5_fu_1161_p2;
wire   [31:0] select_ln18_4_fu_1153_p3;
wire   [0:0] icmp_ln18_6_fu_1175_p2;
wire   [31:0] select_ln18_5_fu_1167_p3;
wire   [31:0] select_ln18_6_fu_1189_p3;
wire   [31:0] select_ln18_7_fu_1197_p3;
wire   [31:0] select_ln18_8_fu_1205_p3;
wire   [31:0] select_ln18_9_fu_1213_p3;
wire   [31:0] select_ln18_10_fu_1221_p3;
wire   [31:0] select_ln18_11_fu_1237_p3;
wire   [31:0] select_ln18_12_fu_1245_p3;
wire   [31:0] select_ln18_13_fu_1253_p3;
wire   [31:0] select_ln18_14_fu_1261_p3;
wire   [31:0] select_ln18_15_fu_1277_p3;
wire   [31:0] select_ln18_16_fu_1285_p3;
wire   [31:0] select_ln18_17_fu_1293_p3;
wire   [31:0] select_ln18_18_fu_1309_p3;
wire   [31:0] select_ln18_19_fu_1317_p3;
wire   [31:0] select_ln18_20_fu_1333_p3;
wire   [31:0] select_ln18_21_fu_1357_p3;
wire   [31:0] select_ln18_22_fu_1365_p3;
wire   [31:0] select_ln18_23_fu_1373_p3;
wire   [31:0] select_ln18_24_fu_1381_p3;
wire   [31:0] select_ln18_25_fu_1389_p3;
wire   [31:0] select_ln18_26_fu_1397_p3;
wire   [31:0] select_ln18_27_fu_1413_p3;
wire   [31:0] select_ln18_28_fu_1421_p3;
wire   [31:0] select_ln18_29_fu_1429_p3;
wire   [31:0] select_ln18_30_fu_1437_p3;
wire   [31:0] select_ln18_31_fu_1445_p3;
wire   [31:0] select_ln18_32_fu_1453_p3;
wire   [31:0] select_ln18_33_fu_1469_p3;
wire   [31:0] select_ln18_34_fu_1477_p3;
wire   [31:0] select_ln18_35_fu_1485_p3;
wire   [31:0] select_ln18_36_fu_1493_p3;
wire   [31:0] select_ln18_37_fu_1501_p3;
wire   [31:0] select_ln18_38_fu_1517_p3;
wire   [31:0] select_ln18_39_fu_1525_p3;
wire   [31:0] select_ln18_40_fu_1533_p3;
wire   [31:0] select_ln18_41_fu_1541_p3;
wire   [31:0] select_ln18_42_fu_1557_p3;
wire   [31:0] select_ln18_43_fu_1565_p3;
wire   [31:0] select_ln18_44_fu_1573_p3;
wire   [31:0] select_ln18_45_fu_1589_p3;
wire   [31:0] select_ln18_46_fu_1597_p3;
wire   [31:0] select_ln18_47_fu_1613_p3;
wire   [31:0] select_ln18_48_fu_1637_p3;
wire   [31:0] select_ln18_49_fu_1645_p3;
wire   [31:0] select_ln18_50_fu_1653_p3;
wire   [31:0] select_ln18_51_fu_1661_p3;
wire   [31:0] select_ln18_52_fu_1669_p3;
wire   [31:0] select_ln18_53_fu_1677_p3;
wire   [1:0] trunc_ln25_fu_1721_p1;
wire   [2:0] sub_ln25_fu_1750_p2;
wire   [2:0] add_ln25_fu_1767_p2;
wire   [2:0] sub_ln25_1_fu_1777_p2;
wire   [2:0] sub_ln25_2_fu_1788_p2;
wire   [2:0] trunc_ln35_fu_1817_p1;
reg   [1:0] grp_fu_875_opcode;
wire    ap_block_pp1_stage2_00001;
wire    ap_block_pp1_stage4_00001;
wire    ap_block_pp1_stage0_00001;
wire    ap_block_pp1_stage1_00001;
wire    ap_block_pp1_stage3_00001;
reg   [1:0] grp_fu_879_opcode;
reg   [1:0] grp_fu_883_opcode;
reg   [1:0] grp_fu_893_opcode;
wire    ap_CS_fsm_state27;
reg   [10:0] ap_NS_fsm;
wire    ap_block_pp1_stage1_subdone;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_pp1_stage3_subdone;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
end

dft_cos_coefficiebkb #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
cos_coefficients_tab_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_coefficients_tab_address0),
    .ce0(cos_coefficients_tab_ce0),
    .q0(cos_coefficients_tab_q0),
    .address1(cos_coefficients_tab_address1),
    .ce1(cos_coefficients_tab_ce1),
    .q1(cos_coefficients_tab_q1)
);

dft_sin_coefficiecud #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
sin_coefficients_tab_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_coefficients_tab_address0),
    .ce0(sin_coefficients_tab_ce0),
    .q0(sin_coefficients_tab_q0),
    .address1(sin_coefficients_tab_address1),
    .ce1(sin_coefficients_tab_ce1),
    .q1(sin_coefficients_tab_q1)
);

dft_faddfsub_32nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dft_faddfsub_32nsdEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_875_p0),
    .din1(grp_fu_875_p1),
    .opcode(grp_fu_875_opcode),
    .ce(1'b1),
    .dout(grp_fu_875_p2)
);

dft_faddfsub_32nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dft_faddfsub_32nsdEe_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_879_p0),
    .din1(grp_fu_879_p1),
    .opcode(grp_fu_879_opcode),
    .ce(1'b1),
    .dout(grp_fu_879_p2)
);

dft_faddfsub_32nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dft_faddfsub_32nsdEe_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_883_p0),
    .din1(grp_fu_883_p1),
    .opcode(grp_fu_883_opcode),
    .ce(1'b1),
    .dout(grp_fu_883_p2)
);

dft_fadd_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dft_fadd_32ns_32neOg_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_888_p0),
    .din1(grp_fu_888_p1),
    .ce(1'b1),
    .dout(grp_fu_888_p2)
);

dft_faddfsub_32nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dft_faddfsub_32nsdEe_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_893_p0),
    .din1(grp_fu_893_p1),
    .opcode(grp_fu_893_opcode),
    .ce(1'b1),
    .dout(grp_fu_893_p2)
);

dft_fadd_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dft_fadd_32ns_32neOg_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_897_p0),
    .din1(grp_fu_897_p1),
    .ce(1'b1),
    .dout(grp_fu_897_p2)
);

dft_fadd_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dft_fadd_32ns_32neOg_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_913_p0),
    .din1(grp_fu_913_p1),
    .ce(1'b1),
    .dout(grp_fu_913_p2)
);

dft_fmul_32ns_32nfYi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dft_fmul_32ns_32nfYi_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_919_p0),
    .din1(grp_fu_919_p1),
    .ce(1'b1),
    .dout(grp_fu_919_p2)
);

dft_fmul_32ns_32nfYi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dft_fmul_32ns_32nfYi_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_925_p0),
    .din1(grp_fu_925_p1),
    .ce(1'b1),
    .dout(grp_fu_925_p2)
);

dft_fmul_32ns_32nfYi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dft_fmul_32ns_32nfYi_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(real_sample_load_reg_2190),
    .din1(grp_fu_931_p1),
    .ce(1'b1),
    .dout(grp_fu_931_p2)
);

dft_fmul_32ns_32nfYi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dft_fmul_32ns_32nfYi_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(imag_sample_load_reg_2199),
    .din1(grp_fu_935_p1),
    .ce(1'b1),
    .dout(grp_fu_935_p2)
);

dft_fmul_32ns_32nfYi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dft_fmul_32ns_32nfYi_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(real_sample_load_reg_2190),
    .din1(grp_fu_939_p1),
    .ce(1'b1),
    .dout(grp_fu_939_p2)
);

dft_fmul_32ns_32nfYi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dft_fmul_32ns_32nfYi_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(imag_sample_load_reg_2199),
    .din1(grp_fu_943_p1),
    .ce(1'b1),
    .dout(grp_fu_943_p2)
);

dft_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
dft_mux_83_32_1_1_U14(
    .din0(temp_real_0_2_reg_675),
    .din1(temp_real_1_2_reg_665),
    .din2(temp_real_2_2_reg_655),
    .din3(temp_real_3_2_reg_645),
    .din4(temp_real_4_2_reg_635),
    .din5(temp_real_5_2_reg_625),
    .din6(temp_real_6_2_reg_615),
    .din7(temp_real_7_2_reg_605),
    .din8(trunc_ln35_fu_1817_p1),
    .dout(tmp_13_fu_1821_p10)
);

dft_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
dft_mux_83_32_1_1_U15(
    .din0(temp_imag_0_2_reg_594),
    .din1(temp_imag_1_2_reg_583),
    .din2(temp_imag_2_2_reg_572),
    .din3(temp_imag_3_2_reg_561),
    .din4(temp_imag_4_2_reg_550),
    .din5(temp_imag_5_2_reg_539),
    .din6(temp_imag_6_2_reg_528),
    .din7(temp_imag_7_2_reg_517),
    .din8(trunc_ln35_fu_1817_p1),
    .dout(tmp_14_fu_1844_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state4) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage4_subdone) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage4_subdone) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage4_subdone) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage4_subdone) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp1_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln15_fu_995_p2 == 1'd0))) begin
        i_0_reg_506 <= i_fu_1001_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_506 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        i_2_reg_864 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln33_fu_1799_p2 == 1'd0))) begin
        i_2_reg_864 <= i_1_fu_1805_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_0_reg_853 <= 4'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134 == 1'd0))) begin
        j_0_reg_853 <= j_reg_2138;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_0_2_reg_594 <= temp_imag_0_0_reg_398;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_0_2_reg_594 <= temp_imag_0_reg_2573_pp1_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_1_2_reg_583 <= temp_imag_1_0_reg_386;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_1_2_reg_583 <= temp_imag_1_reg_2595;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_2_2_reg_572 <= temp_imag_2_0_reg_374;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_2_2_reg_572 <= temp_imag_2_reg_2607;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_3_2_reg_561 <= temp_imag_3_0_reg_362;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_3_2_reg_561 <= temp_imag_3_reg_2619;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_4_2_reg_550 <= temp_imag_4_0_reg_350;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_4_2_reg_550 <= temp_imag_4_reg_2631;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_5_2_reg_539 <= temp_imag_5_0_reg_338;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_5_2_reg_539 <= temp_imag_5_reg_2643;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_6_2_reg_528 <= temp_imag_6_0_reg_326;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_6_2_reg_528 <= temp_imag_6_reg_2655;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_7_2_reg_517 <= temp_imag_7_0_reg_314;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_7_2_reg_517 <= grp_fu_913_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_load_1_0_reg_832 <= temp_imag_load_1_0202_reg_494;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter2_reg == 1'd0))) begin
        temp_imag_load_1_0_reg_832 <= temp_imag_0_reg_2573;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_load_1_1_reg_811 <= temp_imag_load_1_1208_reg_482;
    end else if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_load_1_1_reg_811 <= temp_imag_1_reg_2595;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_load_1_2_reg_790 <= temp_imag_load_1_2214_reg_470;
    end else if (((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_load_1_2_reg_790 <= temp_imag_2_reg_2607;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_load_1_3_reg_769 <= temp_imag_load_1_3220_reg_458;
    end else if (((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_load_1_3_reg_769 <= temp_imag_3_reg_2619;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_load_1_4_reg_748 <= temp_imag_load_1_4226_reg_446;
    end else if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_load_1_4_reg_748 <= temp_imag_4_reg_2631;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_load_1_5_reg_727 <= temp_imag_load_1_5232_reg_434;
    end else if (((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_load_1_5_reg_727 <= temp_imag_5_reg_2643;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_load_1_6_reg_706 <= temp_imag_load_1_6238_reg_422;
    end else if (((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_load_1_6_reg_706 <= temp_imag_6_reg_2655;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_imag_load_1_7_reg_685 <= temp_imag_load_1_7244_reg_410;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_load_1_7_reg_685 <= grp_fu_913_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_0_2_reg_675 <= temp_real_0_0_load_reg_2003;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_0_2_reg_675 <= temp_real_0_reg_2567_pp1_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_1_2_reg_665 <= temp_real_1_0_load_reg_2008;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_1_2_reg_665 <= temp_real_1_reg_2589;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_2_2_reg_655 <= temp_real_2_0_load_reg_2013;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_2_2_reg_655 <= temp_real_2_reg_2601;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_3_2_reg_645 <= temp_real_3_0_load_reg_2018;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_3_2_reg_645 <= temp_real_3_reg_2613;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_4_2_reg_635 <= temp_real_4_0_load_reg_2023;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_4_2_reg_635 <= temp_real_4_reg_2625;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_5_2_reg_625 <= temp_real_5_0_load_reg_2028;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_5_2_reg_625 <= temp_real_5_reg_2637;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_6_2_reg_615 <= temp_real_6_0_load_reg_2033;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_6_2_reg_615 <= temp_real_6_reg_2649;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_7_2_reg_605 <= temp_real_7_0_load_reg_2038;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_7_2_reg_605 <= temp_real_7_reg_2661;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_load_1_0_reg_843 <= temp_real_load_reg_1963;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter2_reg == 1'd0))) begin
        temp_real_load_1_0_reg_843 <= temp_real_0_reg_2567;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_load_1_1_reg_822 <= temp_real_load_1_reg_1968;
    end else if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_load_1_1_reg_822 <= temp_real_1_reg_2589;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_load_1_2_reg_801 <= temp_real_load_2_reg_1973;
    end else if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_load_1_2_reg_801 <= temp_real_2_reg_2601;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_load_1_3_reg_780 <= temp_real_load_3_reg_1978;
    end else if (((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_load_1_3_reg_780 <= temp_real_3_reg_2613;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_load_1_4_reg_759 <= temp_real_load_4_reg_1983;
    end else if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_load_1_4_reg_759 <= temp_real_4_reg_2625;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_load_1_5_reg_738 <= temp_real_load_5_reg_1988;
    end else if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_load_1_5_reg_738 <= temp_real_5_reg_2637;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_load_1_6_reg_717 <= temp_real_load_6_reg_1993;
    end else if (((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_load_1_6_reg_717 <= temp_real_6_reg_2649;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_real_load_1_7_reg_696 <= temp_real_load_7_reg_1998;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_load_1_7_reg_696 <= temp_real_7_reg_2661;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln21_reg_2134 == 1'd0))) begin
        cos_coefficients_tab_10_reg_2301 <= cos_coefficients_tab_q0;
        cos_coefficients_tab_12_reg_2313 <= cos_coefficients_tab_q1;
        sin_coefficients_tab_10_reg_2307 <= sin_coefficients_tab_q0;
        sin_coefficients_tab_12_reg_2319 <= sin_coefficients_tab_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln21_reg_2134 == 1'd0))) begin
        cos_coefficients_tab_14_reg_2345 <= cos_coefficients_tab_q0;
        sin_coefficients_tab_14_reg_2351 <= sin_coefficients_tab_q0;
        tmp_3_reg_2335 <= grp_fu_919_p2;
        tmp_4_reg_2340 <= grp_fu_925_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln21_reg_2134 == 1'd0))) begin
        cos_coefficients_tab_2_reg_2208 <= cos_coefficients_tab_q0;
        cos_coefficients_tab_4_reg_2220 <= cos_coefficients_tab_q1;
        imag_sample_load_reg_2199 <= imag_sample_q0;
        real_sample_load_reg_2190 <= real_sample_q0;
        sin_coefficients_tab_2_reg_2214 <= sin_coefficients_tab_q0;
        sin_coefficients_tab_4_reg_2226 <= sin_coefficients_tab_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln21_reg_2134 == 1'd0))) begin
        cos_coefficients_tab_6_reg_2257 <= cos_coefficients_tab_q0;
        cos_coefficients_tab_8_reg_2269 <= cos_coefficients_tab_q1;
        sin_coefficients_tab_6_reg_2263 <= sin_coefficients_tab_q0;
        sin_coefficients_tab_8_reg_2275 <= sin_coefficients_tab_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln21_reg_2134 <= icmp_ln21_fu_1693_p2;
        icmp_ln21_reg_2134_pp1_iter1_reg <= icmp_ln21_reg_2134;
        icmp_ln21_reg_2134_pp1_iter2_reg <= icmp_ln21_reg_2134_pp1_iter1_reg;
        icmp_ln21_reg_2134_pp1_iter3_reg <= icmp_ln21_reg_2134_pp1_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j_reg_2138 <= j_fu_1699_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln21_reg_2134 == 1'd0))) begin
        shl_ln25_1_reg_2232[2] <= shl_ln25_1_fu_1743_p3[2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln15_fu_995_p2 == 1'd0))) begin
        temp_imag_0_0_reg_398 <= temp_imag_0_19_fu_1461_p3;
        temp_imag_1_0_reg_386 <= temp_imag_1_110_fu_1509_p3;
        temp_imag_2_0_reg_374 <= temp_imag_2_111_fu_1549_p3;
        temp_imag_3_0_reg_362 <= temp_imag_3_112_fu_1581_p3;
        temp_imag_4_0_reg_350 <= temp_imag_4_113_fu_1605_p3;
        temp_imag_5_0_reg_338 <= temp_imag_5_114_fu_1621_p3;
        temp_imag_6_0_reg_326 <= temp_imag_6_115_fu_1629_p3;
        temp_imag_7_0_reg_314 <= temp_imag_7_116_fu_1685_p3;
        temp_imag_load_1_0202_reg_494 <= temp_imag_load_1_0201_fu_1181_p3;
        temp_imag_load_1_1208_reg_482 <= temp_imag_load_1_1207_fu_1229_p3;
        temp_imag_load_1_2214_reg_470 <= temp_imag_load_1_2213_fu_1269_p3;
        temp_imag_load_1_3220_reg_458 <= temp_imag_load_1_3219_fu_1301_p3;
        temp_imag_load_1_4226_reg_446 <= temp_imag_load_1_4225_fu_1325_p3;
        temp_imag_load_1_5232_reg_434 <= temp_imag_load_1_5231_fu_1341_p3;
        temp_imag_load_1_6238_reg_422 <= temp_imag_load_1_6237_fu_1349_p3;
        temp_imag_load_1_7244_reg_410 <= temp_imag_load_1_7243_fu_1405_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln21_reg_2134_pp1_iter2_reg == 1'd0))) begin
        temp_imag_0_reg_2573 <= grp_fu_888_p2;
        temp_real_0_reg_2567 <= grp_fu_883_p2;
        tmp_2_7_reg_2579 <= grp_fu_893_p2;
        tmp_6_7_reg_2584 <= grp_fu_897_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        temp_imag_0_reg_2573_pp1_iter3_reg <= temp_imag_0_reg_2573;
        temp_real_0_reg_2567_pp1_iter3_reg <= temp_real_0_reg_2567;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter2_reg == 1'd0))) begin
        temp_imag_1_reg_2595 <= grp_fu_893_p2;
        temp_real_1_reg_2589 <= grp_fu_888_p2;
        temp_real_2_reg_2601 <= grp_fu_897_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_2_reg_2607 <= grp_fu_888_p2;
        temp_imag_3_reg_2619 <= grp_fu_897_p2;
        temp_real_3_reg_2613 <= grp_fu_893_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_4_reg_2631 <= grp_fu_893_p2;
        temp_real_4_reg_2625 <= grp_fu_888_p2;
        temp_real_5_reg_2637 <= grp_fu_897_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_imag_5_reg_2643 <= grp_fu_888_p2;
        temp_imag_6_reg_2655 <= grp_fu_897_p2;
        temp_real_6_reg_2649 <= grp_fu_893_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        temp_real_7_reg_2661 <= grp_fu_913_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0))) begin
        tmp_10_reg_2457 <= grp_fu_931_p2;
        tmp_1_6_reg_2462 <= grp_fu_935_p2;
        tmp_4_5_reg_2447 <= grp_fu_919_p2;
        tmp_4_6_reg_2467 <= grp_fu_939_p2;
        tmp_5_5_reg_2452 <= grp_fu_925_p2;
        tmp_5_6_reg_2472 <= grp_fu_943_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0))) begin
        tmp_11_reg_2487 <= grp_fu_931_p2;
        tmp_1_7_reg_2492 <= grp_fu_935_p2;
        tmp_2_reg_2477 <= grp_fu_875_p2;
        tmp_4_7_reg_2497 <= grp_fu_939_p2;
        tmp_5_7_reg_2502 <= grp_fu_943_p2;
        tmp_6_reg_2482 <= grp_fu_879_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134 == 1'd0))) begin
        tmp_1_1_reg_2362 <= grp_fu_925_p2;
        tmp_1_2_reg_2382 <= grp_fu_943_p2;
        tmp_4_1_reg_2367 <= grp_fu_931_p2;
        tmp_5_1_reg_2372 <= grp_fu_935_p2;
        tmp_5_reg_2377 <= grp_fu_939_p2;
        tmp_s_reg_2357 <= grp_fu_919_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0))) begin
        tmp_1_3_reg_2402 <= grp_fu_935_p2;
        tmp_4_2_reg_2387 <= grp_fu_919_p2;
        tmp_4_3_reg_2407 <= grp_fu_939_p2;
        tmp_5_2_reg_2392 <= grp_fu_925_p2;
        tmp_5_3_reg_2412 <= grp_fu_943_p2;
        tmp_8_reg_2397 <= grp_fu_931_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0))) begin
        tmp_1_4_reg_2422 <= grp_fu_925_p2;
        tmp_1_5_reg_2442 <= grp_fu_943_p2;
        tmp_4_4_reg_2427 <= grp_fu_931_p2;
        tmp_5_4_reg_2432 <= grp_fu_935_p2;
        tmp_7_reg_2437 <= grp_fu_939_p2;
        tmp_9_reg_2417 <= grp_fu_919_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0))) begin
        tmp_2_1_reg_2507 <= grp_fu_875_p2;
        tmp_2_2_reg_2517 <= grp_fu_883_p2;
        tmp_6_1_reg_2512 <= grp_fu_879_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln21_reg_2134_pp1_iter2_reg == 1'd0))) begin
        tmp_2_3_reg_2527 <= grp_fu_879_p2;
        tmp_6_2_reg_2522 <= grp_fu_875_p2;
        tmp_6_3_reg_2532 <= grp_fu_883_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln21_reg_2134_pp1_iter2_reg == 1'd0))) begin
        tmp_2_4_reg_2537 <= grp_fu_875_p2;
        tmp_2_5_reg_2547 <= grp_fu_883_p2;
        tmp_6_4_reg_2542 <= grp_fu_879_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln21_reg_2134_pp1_iter2_reg == 1'd0))) begin
        tmp_2_6_reg_2557 <= grp_fu_879_p2;
        tmp_6_5_reg_2552 <= grp_fu_875_p2;
        tmp_6_6_reg_2562 <= grp_fu_883_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_fu_1693_p2 == 1'd0))) begin
        trunc_ln21_reg_2143 <= trunc_ln21_fu_1705_p1;
        trunc_ln25_1_reg_2185 <= trunc_ln25_1_fu_1739_p1;
        trunc_ln2_reg_2170[2 : 1] <= trunc_ln2_fu_1725_p3[2 : 1];
    end
end

always @ (*) begin
    if ((icmp_ln21_fu_1693_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134 == 1'd0))) begin
        ap_phi_mux_j_0_phi_fu_857_p4 = j_reg_2138;
    end else begin
        ap_phi_mux_j_0_phi_fu_857_p4 = j_0_reg_853;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter2_reg == 1'd0))) begin
        ap_phi_mux_temp_imag_load_1_0_phi_fu_835_p4 = temp_imag_0_reg_2573;
    end else begin
        ap_phi_mux_temp_imag_load_1_0_phi_fu_835_p4 = temp_imag_load_1_0_reg_832;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_temp_imag_load_1_1_phi_fu_814_p4 = temp_imag_1_reg_2595;
    end else begin
        ap_phi_mux_temp_imag_load_1_1_phi_fu_814_p4 = temp_imag_load_1_1_reg_811;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_temp_imag_load_1_2_phi_fu_793_p4 = temp_imag_2_reg_2607;
    end else begin
        ap_phi_mux_temp_imag_load_1_2_phi_fu_793_p4 = temp_imag_load_1_2_reg_790;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_temp_imag_load_1_3_phi_fu_772_p4 = temp_imag_3_reg_2619;
    end else begin
        ap_phi_mux_temp_imag_load_1_3_phi_fu_772_p4 = temp_imag_load_1_3_reg_769;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_temp_imag_load_1_4_phi_fu_751_p4 = temp_imag_4_reg_2631;
    end else begin
        ap_phi_mux_temp_imag_load_1_4_phi_fu_751_p4 = temp_imag_load_1_4_reg_748;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_temp_imag_load_1_5_phi_fu_730_p4 = temp_imag_5_reg_2643;
    end else begin
        ap_phi_mux_temp_imag_load_1_5_phi_fu_730_p4 = temp_imag_load_1_5_reg_727;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_temp_imag_load_1_6_phi_fu_709_p4 = temp_imag_6_reg_2655;
    end else begin
        ap_phi_mux_temp_imag_load_1_6_phi_fu_709_p4 = temp_imag_load_1_6_reg_706;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter2_reg == 1'd0))) begin
        ap_phi_mux_temp_real_load_1_0_phi_fu_846_p4 = temp_real_0_reg_2567;
    end else begin
        ap_phi_mux_temp_real_load_1_0_phi_fu_846_p4 = temp_real_load_1_0_reg_843;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_temp_real_load_1_1_phi_fu_825_p4 = temp_real_1_reg_2589;
    end else begin
        ap_phi_mux_temp_real_load_1_1_phi_fu_825_p4 = temp_real_load_1_1_reg_822;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_temp_real_load_1_2_phi_fu_804_p4 = temp_real_2_reg_2601;
    end else begin
        ap_phi_mux_temp_real_load_1_2_phi_fu_804_p4 = temp_real_load_1_2_reg_801;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_temp_real_load_1_3_phi_fu_783_p4 = temp_real_3_reg_2613;
    end else begin
        ap_phi_mux_temp_real_load_1_3_phi_fu_783_p4 = temp_real_load_1_3_reg_780;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_temp_real_load_1_4_phi_fu_762_p4 = temp_real_4_reg_2625;
    end else begin
        ap_phi_mux_temp_real_load_1_4_phi_fu_762_p4 = temp_real_load_1_4_reg_759;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_temp_real_load_1_5_phi_fu_741_p4 = temp_real_5_reg_2637;
    end else begin
        ap_phi_mux_temp_real_load_1_5_phi_fu_741_p4 = temp_real_load_1_5_reg_738;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_temp_real_load_1_6_phi_fu_720_p4 = temp_real_6_reg_2649;
    end else begin
        ap_phi_mux_temp_real_load_1_6_phi_fu_720_p4 = temp_real_load_1_6_reg_717;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_temp_real_load_1_7_phi_fu_699_p4 = temp_real_7_reg_2661;
    end else begin
        ap_phi_mux_temp_real_load_1_7_phi_fu_699_p4 = temp_real_load_1_7_reg_696;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            cos_coefficients_tab_address0 = zext_ln25_6_fu_1793_p1;
        end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            cos_coefficients_tab_address0 = zext_ln25_4_fu_1771_p1;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            cos_coefficients_tab_address0 = zext_ln25_2_fu_1755_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            cos_coefficients_tab_address0 = zext_ln25_fu_1715_p1;
        end else begin
            cos_coefficients_tab_address0 = 'bx;
        end
    end else begin
        cos_coefficients_tab_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            cos_coefficients_tab_address1 = zext_ln25_5_fu_1782_p1;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            cos_coefficients_tab_address1 = zext_ln25_3_fu_1761_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            cos_coefficients_tab_address1 = zext_ln25_1_fu_1733_p1;
        end else begin
            cos_coefficients_tab_address1 = 'bx;
        end
    end else begin
        cos_coefficients_tab_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cos_coefficients_tab_ce0 = 1'b1;
    end else begin
        cos_coefficients_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cos_coefficients_tab_ce1 = 1'b1;
    end else begin
        cos_coefficients_tab_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage3_00001)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_00001)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134 == 1'd0) & (1'b0 == ap_block_pp1_stage0_00001)))) begin
        grp_fu_875_opcode = 2'd1;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_00001)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_00001)))) begin
        grp_fu_875_opcode = 2'd0;
    end else begin
        grp_fu_875_opcode = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            grp_fu_875_p0 = tmp_4_5_reg_2447;
        end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            grp_fu_875_p0 = tmp_9_reg_2417;
        end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            grp_fu_875_p0 = tmp_4_2_reg_2387;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_875_p0 = tmp_s_reg_2357;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_875_p0 = real_sample_load_reg_2190;
        end else begin
            grp_fu_875_p0 = 'bx;
        end
    end else begin
        grp_fu_875_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            grp_fu_875_p1 = tmp_5_5_reg_2452;
        end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            grp_fu_875_p1 = tmp_1_4_reg_2422;
        end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            grp_fu_875_p1 = tmp_5_2_reg_2392;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_875_p1 = tmp_1_1_reg_2362;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_875_p1 = tmp_3_reg_2335;
        end else begin
            grp_fu_875_p1 = 'bx;
        end
    end else begin
        grp_fu_875_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_00001)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_00001)))) begin
        grp_fu_879_opcode = 2'd1;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage3_00001)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_00001)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134 == 1'd0) & (1'b0 == ap_block_pp1_stage0_00001)))) begin
        grp_fu_879_opcode = 2'd0;
    end else begin
        grp_fu_879_opcode = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            grp_fu_879_p0 = tmp_10_reg_2457;
        end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            grp_fu_879_p0 = tmp_4_4_reg_2427;
        end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            grp_fu_879_p0 = tmp_8_reg_2397;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_879_p0 = tmp_4_1_reg_2367;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_879_p0 = tmp_4_reg_2340;
        end else begin
            grp_fu_879_p0 = 'bx;
        end
    end else begin
        grp_fu_879_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            grp_fu_879_p1 = tmp_1_6_reg_2462;
        end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            grp_fu_879_p1 = tmp_5_4_reg_2432;
        end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            grp_fu_879_p1 = tmp_1_3_reg_2402;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_879_p1 = tmp_5_1_reg_2372;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_879_p1 = imag_sample_load_reg_2199;
        end else begin
            grp_fu_879_p1 = 'bx;
        end
    end else begin
        grp_fu_879_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage3_00001)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_00001)))) begin
        grp_fu_883_opcode = 2'd1;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_00001)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_00001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_00001)))) begin
        grp_fu_883_opcode = 2'd0;
    end else begin
        grp_fu_883_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_883_p0 = ap_phi_mux_temp_real_load_1_0_phi_fu_846_p4;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        grp_fu_883_p0 = tmp_4_6_reg_2467;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        grp_fu_883_p0 = tmp_7_reg_2437;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        grp_fu_883_p0 = tmp_4_3_reg_2407;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_883_p0 = tmp_5_reg_2377;
    end else begin
        grp_fu_883_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_883_p1 = tmp_2_reg_2477;
    end else if (((1'b0 == ap_block_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        grp_fu_883_p1 = tmp_5_6_reg_2472;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        grp_fu_883_p1 = tmp_1_5_reg_2442;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        grp_fu_883_p1 = tmp_5_3_reg_2412;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_883_p1 = tmp_1_2_reg_2382;
    end else begin
        grp_fu_883_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            grp_fu_888_p0 = ap_phi_mux_temp_imag_load_1_5_phi_fu_730_p4;
        end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            grp_fu_888_p0 = ap_phi_mux_temp_real_load_1_4_phi_fu_762_p4;
        end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            grp_fu_888_p0 = ap_phi_mux_temp_imag_load_1_2_phi_fu_793_p4;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_888_p0 = ap_phi_mux_temp_real_load_1_1_phi_fu_825_p4;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_888_p0 = ap_phi_mux_temp_imag_load_1_0_phi_fu_835_p4;
        end else begin
            grp_fu_888_p0 = 'bx;
        end
    end else begin
        grp_fu_888_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            grp_fu_888_p1 = tmp_6_5_reg_2552;
        end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            grp_fu_888_p1 = tmp_2_4_reg_2537;
        end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            grp_fu_888_p1 = tmp_6_2_reg_2522;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_888_p1 = tmp_2_1_reg_2507;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_888_p1 = tmp_6_reg_2482;
        end else begin
            grp_fu_888_p1 = 'bx;
        end
    end else begin
        grp_fu_888_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln21_reg_2134_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_00001))) begin
        grp_fu_893_opcode = 2'd1;
    end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (icmp_ln21_reg_2134_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4_00001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln21_reg_2134_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage3_00001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln21_reg_2134_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_00001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln21_reg_2134_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_00001)))) begin
        grp_fu_893_opcode = 2'd0;
    end else begin
        grp_fu_893_opcode = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            grp_fu_893_p0 = ap_phi_mux_temp_real_load_1_6_phi_fu_720_p4;
        end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            grp_fu_893_p0 = ap_phi_mux_temp_imag_load_1_4_phi_fu_751_p4;
        end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            grp_fu_893_p0 = ap_phi_mux_temp_real_load_1_3_phi_fu_783_p4;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_893_p0 = ap_phi_mux_temp_imag_load_1_1_phi_fu_814_p4;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_893_p0 = tmp_11_reg_2487;
        end else begin
            grp_fu_893_p0 = 'bx;
        end
    end else begin
        grp_fu_893_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            grp_fu_893_p1 = tmp_2_6_reg_2557;
        end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            grp_fu_893_p1 = tmp_6_4_reg_2542;
        end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            grp_fu_893_p1 = tmp_2_3_reg_2527;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_893_p1 = tmp_6_1_reg_2512;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_893_p1 = tmp_1_7_reg_2492;
        end else begin
            grp_fu_893_p1 = 'bx;
        end
    end else begin
        grp_fu_893_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            grp_fu_897_p0 = ap_phi_mux_temp_imag_load_1_6_phi_fu_709_p4;
        end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            grp_fu_897_p0 = ap_phi_mux_temp_real_load_1_5_phi_fu_741_p4;
        end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            grp_fu_897_p0 = ap_phi_mux_temp_imag_load_1_3_phi_fu_772_p4;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_897_p0 = ap_phi_mux_temp_real_load_1_2_phi_fu_804_p4;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_897_p0 = tmp_4_7_reg_2497;
        end else begin
            grp_fu_897_p0 = 'bx;
        end
    end else begin
        grp_fu_897_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            grp_fu_897_p1 = tmp_6_6_reg_2562;
        end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            grp_fu_897_p1 = tmp_2_5_reg_2547;
        end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            grp_fu_897_p1 = tmp_6_3_reg_2532;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_897_p1 = tmp_2_2_reg_2517;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_897_p1 = tmp_5_7_reg_2502;
        end else begin
            grp_fu_897_p1 = 'bx;
        end
    end else begin
        grp_fu_897_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_913_p0 = temp_imag_load_1_7_reg_685;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_913_p0 = ap_phi_mux_temp_real_load_1_7_phi_fu_699_p4;
        end else begin
            grp_fu_913_p0 = 'bx;
        end
    end else begin
        grp_fu_913_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_913_p1 = tmp_6_7_reg_2584;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_913_p1 = tmp_2_7_reg_2579;
        end else begin
            grp_fu_913_p1 = 'bx;
        end
    end else begin
        grp_fu_913_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_fu_919_p0 = real_sample_load_reg_2190;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_919_p0 = imag_sample_q0;
    end else begin
        grp_fu_919_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_919_p1 = sin_coefficients_tab_10_reg_2307;
    end else if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_919_p1 = cos_coefficients_tab_8_reg_2269;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_919_p1 = sin_coefficients_tab_4_reg_2226;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_919_p1 = cos_coefficients_tab_2_reg_2208;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_919_p1 = 32'd2147483648;
    end else begin
        grp_fu_919_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_fu_925_p0 = imag_sample_load_reg_2199;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_925_p0 = real_sample_q0;
    end else begin
        grp_fu_925_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_925_p1 = cos_coefficients_tab_10_reg_2301;
    end else if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_925_p1 = sin_coefficients_tab_8_reg_2275;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_925_p1 = cos_coefficients_tab_4_reg_2220;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_925_p1 = sin_coefficients_tab_2_reg_2214;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_925_p1 = 32'd2147483648;
    end else begin
        grp_fu_925_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_931_p1 = cos_coefficients_tab_14_reg_2345;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_931_p1 = cos_coefficients_tab_12_reg_2313;
    end else if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_931_p1 = sin_coefficients_tab_8_reg_2275;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_931_p1 = cos_coefficients_tab_6_reg_2257;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_931_p1 = sin_coefficients_tab_2_reg_2214;
    end else begin
        grp_fu_931_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_935_p1 = sin_coefficients_tab_14_reg_2351;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_935_p1 = sin_coefficients_tab_12_reg_2319;
    end else if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_935_p1 = cos_coefficients_tab_8_reg_2269;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_935_p1 = sin_coefficients_tab_6_reg_2263;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_935_p1 = cos_coefficients_tab_2_reg_2208;
    end else begin
        grp_fu_935_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_939_p1 = sin_coefficients_tab_14_reg_2351;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_939_p1 = sin_coefficients_tab_12_reg_2319;
    end else if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_939_p1 = cos_coefficients_tab_10_reg_2301;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_939_p1 = sin_coefficients_tab_6_reg_2263;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_939_p1 = cos_coefficients_tab_4_reg_2220;
    end else begin
        grp_fu_939_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_943_p1 = cos_coefficients_tab_14_reg_2345;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_943_p1 = cos_coefficients_tab_12_reg_2313;
    end else if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_943_p1 = sin_coefficients_tab_10_reg_2307;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_943_p1 = cos_coefficients_tab_6_reg_2257;
    end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        grp_fu_943_p1 = sin_coefficients_tab_4_reg_2226;
    end else begin
        grp_fu_943_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        imag_sample_address0 = zext_ln35_fu_1811_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        imag_sample_address0 = zext_ln28_fu_1709_p1;
    end else begin
        imag_sample_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        imag_sample_ce0 = 1'b1;
    end else begin
        imag_sample_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln33_fu_1799_p2 == 1'd0))) begin
        imag_sample_we0 = 1'b1;
    end else begin
        imag_sample_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        real_sample_address0 = zext_ln35_fu_1811_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        real_sample_address0 = zext_ln28_fu_1709_p1;
    end else begin
        real_sample_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        real_sample_ce0 = 1'b1;
    end else begin
        real_sample_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln33_fu_1799_p2 == 1'd0))) begin
        real_sample_we0 = 1'b1;
    end else begin
        real_sample_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            sin_coefficients_tab_address0 = zext_ln25_6_fu_1793_p1;
        end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            sin_coefficients_tab_address0 = zext_ln25_4_fu_1771_p1;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            sin_coefficients_tab_address0 = zext_ln25_2_fu_1755_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            sin_coefficients_tab_address0 = zext_ln25_fu_1715_p1;
        end else begin
            sin_coefficients_tab_address0 = 'bx;
        end
    end else begin
        sin_coefficients_tab_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            sin_coefficients_tab_address1 = zext_ln25_5_fu_1782_p1;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            sin_coefficients_tab_address1 = zext_ln25_3_fu_1761_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            sin_coefficients_tab_address1 = zext_ln25_1_fu_1733_p1;
        end else begin
            sin_coefficients_tab_address1 = 'bx;
        end
    end else begin
        sin_coefficients_tab_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        sin_coefficients_tab_ce0 = 1'b1;
    end else begin
        sin_coefficients_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        sin_coefficients_tab_ce1 = 1'b1;
    end else begin
        sin_coefficients_tab_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln15_fu_995_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln21_fu_1693_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln21_fu_1693_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln33_fu_1799_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln25_fu_1767_p2 = (shl_ln25_1_reg_2232 + trunc_ln21_reg_2143);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign i_1_fu_1805_p2 = (i_2_reg_864 + 4'd1);

assign i_fu_1001_p2 = (i_0_reg_506 + 4'd1);

assign icmp_ln15_fu_995_p2 = ((i_0_reg_506 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln18_1_fu_1105_p2 = ((trunc_ln17_fu_1007_p1 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln18_2_fu_1119_p2 = ((trunc_ln17_fu_1007_p1 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln18_3_fu_1133_p2 = ((trunc_ln17_fu_1007_p1 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln18_4_fu_1147_p2 = ((trunc_ln17_fu_1007_p1 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln18_5_fu_1161_p2 = ((trunc_ln17_fu_1007_p1 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln18_6_fu_1175_p2 = ((trunc_ln17_fu_1007_p1 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_1091_p2 = ((trunc_ln17_fu_1007_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_1693_p2 = ((ap_phi_mux_j_0_phi_fu_857_p4 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_1799_p2 = ((i_2_reg_864 == 4'd8) ? 1'b1 : 1'b0);

assign imag_sample_d0 = tmp_14_fu_1844_p10;

assign j_fu_1699_p2 = (ap_phi_mux_j_0_phi_fu_857_p4 + 4'd1);

assign real_sample_d0 = tmp_13_fu_1821_p10;

assign select_ln18_10_fu_1221_p3 = ((icmp_ln18_5_fu_1161_p2[0:0] === 1'b1) ? temp_imag_load_1_1208_reg_482 : select_ln18_9_fu_1213_p3);

assign select_ln18_11_fu_1237_p3 = ((icmp_ln18_2_fu_1119_p2[0:0] === 1'b1) ? 32'd0 : temp_imag_load_1_2214_reg_470);

assign select_ln18_12_fu_1245_p3 = ((icmp_ln18_3_fu_1133_p2[0:0] === 1'b1) ? temp_imag_load_1_2214_reg_470 : select_ln18_11_fu_1237_p3);

assign select_ln18_13_fu_1253_p3 = ((icmp_ln18_4_fu_1147_p2[0:0] === 1'b1) ? temp_imag_load_1_2214_reg_470 : select_ln18_12_fu_1245_p3);

assign select_ln18_14_fu_1261_p3 = ((icmp_ln18_5_fu_1161_p2[0:0] === 1'b1) ? temp_imag_load_1_2214_reg_470 : select_ln18_13_fu_1253_p3);

assign select_ln18_15_fu_1277_p3 = ((icmp_ln18_3_fu_1133_p2[0:0] === 1'b1) ? 32'd0 : temp_imag_load_1_3220_reg_458);

assign select_ln18_16_fu_1285_p3 = ((icmp_ln18_4_fu_1147_p2[0:0] === 1'b1) ? temp_imag_load_1_3220_reg_458 : select_ln18_15_fu_1277_p3);

assign select_ln18_17_fu_1293_p3 = ((icmp_ln18_5_fu_1161_p2[0:0] === 1'b1) ? temp_imag_load_1_3220_reg_458 : select_ln18_16_fu_1285_p3);

assign select_ln18_18_fu_1309_p3 = ((icmp_ln18_4_fu_1147_p2[0:0] === 1'b1) ? 32'd0 : temp_imag_load_1_4226_reg_446);

assign select_ln18_19_fu_1317_p3 = ((icmp_ln18_5_fu_1161_p2[0:0] === 1'b1) ? temp_imag_load_1_4226_reg_446 : select_ln18_18_fu_1309_p3);

assign select_ln18_1_fu_1111_p3 = ((icmp_ln18_1_fu_1105_p2[0:0] === 1'b1) ? temp_imag_load_1_0202_reg_494 : select_ln18_fu_1097_p3);

assign select_ln18_20_fu_1333_p3 = ((icmp_ln18_5_fu_1161_p2[0:0] === 1'b1) ? 32'd0 : temp_imag_load_1_5232_reg_434);

assign select_ln18_21_fu_1357_p3 = ((icmp_ln18_fu_1091_p2[0:0] === 1'b1) ? temp_imag_load_1_7244_reg_410 : 32'd0);

assign select_ln18_22_fu_1365_p3 = ((icmp_ln18_1_fu_1105_p2[0:0] === 1'b1) ? temp_imag_load_1_7244_reg_410 : select_ln18_21_fu_1357_p3);

assign select_ln18_23_fu_1373_p3 = ((icmp_ln18_2_fu_1119_p2[0:0] === 1'b1) ? temp_imag_load_1_7244_reg_410 : select_ln18_22_fu_1365_p3);

assign select_ln18_24_fu_1381_p3 = ((icmp_ln18_3_fu_1133_p2[0:0] === 1'b1) ? temp_imag_load_1_7244_reg_410 : select_ln18_23_fu_1373_p3);

assign select_ln18_25_fu_1389_p3 = ((icmp_ln18_4_fu_1147_p2[0:0] === 1'b1) ? temp_imag_load_1_7244_reg_410 : select_ln18_24_fu_1381_p3);

assign select_ln18_26_fu_1397_p3 = ((icmp_ln18_5_fu_1161_p2[0:0] === 1'b1) ? temp_imag_load_1_7244_reg_410 : select_ln18_25_fu_1389_p3);

assign select_ln18_27_fu_1413_p3 = ((icmp_ln18_fu_1091_p2[0:0] === 1'b1) ? 32'd0 : temp_imag_0_0_reg_398);

assign select_ln18_28_fu_1421_p3 = ((icmp_ln18_1_fu_1105_p2[0:0] === 1'b1) ? temp_imag_0_0_reg_398 : select_ln18_27_fu_1413_p3);

assign select_ln18_29_fu_1429_p3 = ((icmp_ln18_2_fu_1119_p2[0:0] === 1'b1) ? temp_imag_0_0_reg_398 : select_ln18_28_fu_1421_p3);

assign select_ln18_2_fu_1125_p3 = ((icmp_ln18_2_fu_1119_p2[0:0] === 1'b1) ? temp_imag_load_1_0202_reg_494 : select_ln18_1_fu_1111_p3);

assign select_ln18_30_fu_1437_p3 = ((icmp_ln18_3_fu_1133_p2[0:0] === 1'b1) ? temp_imag_0_0_reg_398 : select_ln18_29_fu_1429_p3);

assign select_ln18_31_fu_1445_p3 = ((icmp_ln18_4_fu_1147_p2[0:0] === 1'b1) ? temp_imag_0_0_reg_398 : select_ln18_30_fu_1437_p3);

assign select_ln18_32_fu_1453_p3 = ((icmp_ln18_5_fu_1161_p2[0:0] === 1'b1) ? temp_imag_0_0_reg_398 : select_ln18_31_fu_1445_p3);

assign select_ln18_33_fu_1469_p3 = ((icmp_ln18_1_fu_1105_p2[0:0] === 1'b1) ? 32'd0 : temp_imag_1_0_reg_386);

assign select_ln18_34_fu_1477_p3 = ((icmp_ln18_2_fu_1119_p2[0:0] === 1'b1) ? temp_imag_1_0_reg_386 : select_ln18_33_fu_1469_p3);

assign select_ln18_35_fu_1485_p3 = ((icmp_ln18_3_fu_1133_p2[0:0] === 1'b1) ? temp_imag_1_0_reg_386 : select_ln18_34_fu_1477_p3);

assign select_ln18_36_fu_1493_p3 = ((icmp_ln18_4_fu_1147_p2[0:0] === 1'b1) ? temp_imag_1_0_reg_386 : select_ln18_35_fu_1485_p3);

assign select_ln18_37_fu_1501_p3 = ((icmp_ln18_5_fu_1161_p2[0:0] === 1'b1) ? temp_imag_1_0_reg_386 : select_ln18_36_fu_1493_p3);

assign select_ln18_38_fu_1517_p3 = ((icmp_ln18_2_fu_1119_p2[0:0] === 1'b1) ? 32'd0 : temp_imag_2_0_reg_374);

assign select_ln18_39_fu_1525_p3 = ((icmp_ln18_3_fu_1133_p2[0:0] === 1'b1) ? temp_imag_2_0_reg_374 : select_ln18_38_fu_1517_p3);

assign select_ln18_3_fu_1139_p3 = ((icmp_ln18_3_fu_1133_p2[0:0] === 1'b1) ? temp_imag_load_1_0202_reg_494 : select_ln18_2_fu_1125_p3);

assign select_ln18_40_fu_1533_p3 = ((icmp_ln18_4_fu_1147_p2[0:0] === 1'b1) ? temp_imag_2_0_reg_374 : select_ln18_39_fu_1525_p3);

assign select_ln18_41_fu_1541_p3 = ((icmp_ln18_5_fu_1161_p2[0:0] === 1'b1) ? temp_imag_2_0_reg_374 : select_ln18_40_fu_1533_p3);

assign select_ln18_42_fu_1557_p3 = ((icmp_ln18_3_fu_1133_p2[0:0] === 1'b1) ? 32'd0 : temp_imag_3_0_reg_362);

assign select_ln18_43_fu_1565_p3 = ((icmp_ln18_4_fu_1147_p2[0:0] === 1'b1) ? temp_imag_3_0_reg_362 : select_ln18_42_fu_1557_p3);

assign select_ln18_44_fu_1573_p3 = ((icmp_ln18_5_fu_1161_p2[0:0] === 1'b1) ? temp_imag_3_0_reg_362 : select_ln18_43_fu_1565_p3);

assign select_ln18_45_fu_1589_p3 = ((icmp_ln18_4_fu_1147_p2[0:0] === 1'b1) ? 32'd0 : temp_imag_4_0_reg_350);

assign select_ln18_46_fu_1597_p3 = ((icmp_ln18_5_fu_1161_p2[0:0] === 1'b1) ? temp_imag_4_0_reg_350 : select_ln18_45_fu_1589_p3);

assign select_ln18_47_fu_1613_p3 = ((icmp_ln18_5_fu_1161_p2[0:0] === 1'b1) ? 32'd0 : temp_imag_5_0_reg_338);

assign select_ln18_48_fu_1637_p3 = ((icmp_ln18_fu_1091_p2[0:0] === 1'b1) ? temp_imag_7_0_reg_314 : 32'd0);

assign select_ln18_49_fu_1645_p3 = ((icmp_ln18_1_fu_1105_p2[0:0] === 1'b1) ? temp_imag_7_0_reg_314 : select_ln18_48_fu_1637_p3);

assign select_ln18_4_fu_1153_p3 = ((icmp_ln18_4_fu_1147_p2[0:0] === 1'b1) ? temp_imag_load_1_0202_reg_494 : select_ln18_3_fu_1139_p3);

assign select_ln18_50_fu_1653_p3 = ((icmp_ln18_2_fu_1119_p2[0:0] === 1'b1) ? temp_imag_7_0_reg_314 : select_ln18_49_fu_1645_p3);

assign select_ln18_51_fu_1661_p3 = ((icmp_ln18_3_fu_1133_p2[0:0] === 1'b1) ? temp_imag_7_0_reg_314 : select_ln18_50_fu_1653_p3);

assign select_ln18_52_fu_1669_p3 = ((icmp_ln18_4_fu_1147_p2[0:0] === 1'b1) ? temp_imag_7_0_reg_314 : select_ln18_51_fu_1661_p3);

assign select_ln18_53_fu_1677_p3 = ((icmp_ln18_5_fu_1161_p2[0:0] === 1'b1) ? temp_imag_7_0_reg_314 : select_ln18_52_fu_1669_p3);

assign select_ln18_5_fu_1167_p3 = ((icmp_ln18_5_fu_1161_p2[0:0] === 1'b1) ? temp_imag_load_1_0202_reg_494 : select_ln18_4_fu_1153_p3);

assign select_ln18_6_fu_1189_p3 = ((icmp_ln18_1_fu_1105_p2[0:0] === 1'b1) ? 32'd0 : temp_imag_load_1_1208_reg_482);

assign select_ln18_7_fu_1197_p3 = ((icmp_ln18_2_fu_1119_p2[0:0] === 1'b1) ? temp_imag_load_1_1208_reg_482 : select_ln18_6_fu_1189_p3);

assign select_ln18_8_fu_1205_p3 = ((icmp_ln18_3_fu_1133_p2[0:0] === 1'b1) ? temp_imag_load_1_1208_reg_482 : select_ln18_7_fu_1197_p3);

assign select_ln18_9_fu_1213_p3 = ((icmp_ln18_4_fu_1147_p2[0:0] === 1'b1) ? temp_imag_load_1_1208_reg_482 : select_ln18_8_fu_1205_p3);

assign select_ln18_fu_1097_p3 = ((icmp_ln18_fu_1091_p2[0:0] === 1'b1) ? 32'd0 : temp_imag_load_1_0202_reg_494);

assign shl_ln25_1_fu_1743_p3 = {{trunc_ln25_1_reg_2185}, {2'd0}};

assign sub_ln25_1_fu_1777_p2 = (3'd0 - trunc_ln2_reg_2170);

assign sub_ln25_2_fu_1788_p2 = (3'd0 - trunc_ln21_reg_2143);

assign sub_ln25_fu_1750_p2 = (shl_ln25_1_fu_1743_p3 - trunc_ln21_reg_2143);

assign temp_imag_0_19_fu_1461_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? temp_imag_0_0_reg_398 : select_ln18_32_fu_1453_p3);

assign temp_imag_1_110_fu_1509_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? temp_imag_1_0_reg_386 : select_ln18_37_fu_1501_p3);

assign temp_imag_2_111_fu_1549_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? temp_imag_2_0_reg_374 : select_ln18_41_fu_1541_p3);

assign temp_imag_3_112_fu_1581_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? temp_imag_3_0_reg_362 : select_ln18_44_fu_1573_p3);

assign temp_imag_4_113_fu_1605_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? temp_imag_4_0_reg_350 : select_ln18_46_fu_1597_p3);

assign temp_imag_5_114_fu_1621_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? temp_imag_5_0_reg_338 : select_ln18_47_fu_1613_p3);

assign temp_imag_6_115_fu_1629_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? 32'd0 : temp_imag_6_0_reg_326);

assign temp_imag_7_116_fu_1685_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? temp_imag_7_0_reg_314 : select_ln18_53_fu_1677_p3);

assign temp_imag_load_1_0201_fu_1181_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? temp_imag_load_1_0202_reg_494 : select_ln18_5_fu_1167_p3);

assign temp_imag_load_1_1207_fu_1229_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? temp_imag_load_1_1208_reg_482 : select_ln18_10_fu_1221_p3);

assign temp_imag_load_1_2213_fu_1269_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? temp_imag_load_1_2214_reg_470 : select_ln18_14_fu_1261_p3);

assign temp_imag_load_1_3219_fu_1301_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? temp_imag_load_1_3220_reg_458 : select_ln18_17_fu_1293_p3);

assign temp_imag_load_1_4225_fu_1325_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? temp_imag_load_1_4226_reg_446 : select_ln18_19_fu_1317_p3);

assign temp_imag_load_1_5231_fu_1341_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? temp_imag_load_1_5232_reg_434 : select_ln18_20_fu_1333_p3);

assign temp_imag_load_1_6237_fu_1349_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? 32'd0 : temp_imag_load_1_6238_reg_422);

assign temp_imag_load_1_7243_fu_1405_p3 = ((icmp_ln18_6_fu_1175_p2[0:0] === 1'b1) ? temp_imag_load_1_7244_reg_410 : select_ln18_26_fu_1397_p3);

assign temp_real_0_0_load_reg_2003 = 32'd0;

assign temp_real_1_0_load_reg_2008 = 32'd0;

assign temp_real_2_0_load_reg_2013 = 32'd0;

assign temp_real_3_0_load_reg_2018 = 32'd0;

assign temp_real_4_0_load_reg_2023 = 32'd0;

assign temp_real_5_0_load_reg_2028 = 32'd0;

assign temp_real_6_0_load_reg_2033 = 32'd0;

assign temp_real_7_0_load_reg_2038 = 32'd0;

assign temp_real_load_1_reg_1968 = 32'd0;

assign temp_real_load_2_reg_1973 = 32'd0;

assign temp_real_load_3_reg_1978 = 32'd0;

assign temp_real_load_4_reg_1983 = 32'd0;

assign temp_real_load_5_reg_1988 = 32'd0;

assign temp_real_load_6_reg_1993 = 32'd0;

assign temp_real_load_7_reg_1998 = 32'd0;

assign temp_real_load_reg_1963 = 32'd0;

assign trunc_ln17_fu_1007_p1 = i_0_reg_506[2:0];

assign trunc_ln21_fu_1705_p1 = ap_phi_mux_j_0_phi_fu_857_p4[2:0];

assign trunc_ln25_1_fu_1739_p1 = ap_phi_mux_j_0_phi_fu_857_p4[0:0];

assign trunc_ln25_fu_1721_p1 = ap_phi_mux_j_0_phi_fu_857_p4[1:0];

assign trunc_ln2_fu_1725_p3 = {{trunc_ln25_fu_1721_p1}, {1'd0}};

assign trunc_ln35_fu_1817_p1 = i_2_reg_864[2:0];

assign zext_ln25_1_fu_1733_p1 = trunc_ln2_fu_1725_p3;

assign zext_ln25_2_fu_1755_p1 = sub_ln25_fu_1750_p2;

assign zext_ln25_3_fu_1761_p1 = shl_ln25_1_fu_1743_p3;

assign zext_ln25_4_fu_1771_p1 = add_ln25_fu_1767_p2;

assign zext_ln25_5_fu_1782_p1 = sub_ln25_1_fu_1777_p2;

assign zext_ln25_6_fu_1793_p1 = sub_ln25_2_fu_1788_p2;

assign zext_ln25_fu_1715_p1 = trunc_ln21_fu_1705_p1;

assign zext_ln28_fu_1709_p1 = ap_phi_mux_j_0_phi_fu_857_p4;

assign zext_ln35_fu_1811_p1 = i_2_reg_864;

always @ (posedge ap_clk) begin
    trunc_ln2_reg_2170[0] <= 1'b0;
    shl_ln25_1_reg_2232[1:0] <= 2'b00;
end

endmodule //dft
