

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary_x1'
================================================================
* Date:           Sun Sep 18 13:58:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  3231746|  53572610|  10.771 ms|  0.179 sec|  3231746|  53572610|     none|
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------+---------+----------+--------------+-----------+-----------+------+----------+
        |                                                                                                 |  Latency (cycles)  |   Iteration  |  Initiation Interval  | Trip |          |
        |                                            Loop Name                                            |   min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------------------------------------+---------+----------+--------------+-----------+-----------+------+----------+
        |- A_IO_L2_in_boundary_x1_loop_1_A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3      |  3158016|  53498880|  1028 ~ 17415|          -|          -|  3072|        no|
        | + A_IO_L2_in_boundary_x1_loop_5_A_IO_L2_in_boundary_x1_loop_6_A_IO_L2_in_boundary_x1_loop_7     |     1024|      1024|             2|          2|          2|   512|       yes|
        | + A_IO_L2_in_boundary_x1_loop_8_A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11   |    16386|     16386|             5|          2|          2|  8192|       yes|
        | + A_IO_L2_in_boundary_x1_loop_14_A_IO_L2_in_boundary_x1_loop_15_A_IO_L2_in_boundary_x1_loop_16  |     1024|      1024|             2|          2|          2|   512|       yes|
        | + A_IO_L2_in_boundary_x1_loop_17_A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20  |    16386|     16386|             5|          2|          2|  8192|       yes|
        |- A_IO_L2_in_boundary_x1_loop_22_A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25   |    73728|     73728|             9|          -|          -|  8192|        no|
        | + A_IO_L2_in_boundary_x1_loop_26                                                                |        4|         4|             3|          2|          2|     2|       yes|
        +-------------------------------------------------------------------------------------------------+---------+----------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 5
  * Pipeline-2: initiation interval (II) = 2, depth = 2
  * Pipeline-3: initiation interval (II) = 2, depth = 5
  * Pipeline-4: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 5
  Pipeline-0 : II = 2, D = 2, States = { 3 4 }
  Pipeline-1 : II = 2, D = 5, States = { 6 7 8 9 10 }
  Pipeline-2 : II = 2, D = 2, States = { 12 13 }
  Pipeline-3 : II = 2, D = 5, States = { 15 16 17 18 19 }
  Pipeline-4 : II = 2, D = 3, States = { 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 20 
3 --> 5 4 
4 --> 3 
5 --> 11 6 
6 --> 11 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 2 
12 --> 14 13 
13 --> 12 
14 --> 11 15 
15 --> 11 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 26 24 
24 --> 25 
25 --> 23 
26 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_0_x152, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x18, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_0_x152, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x18, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_A_ping_V = alloca i64 1" [./dut.cpp:14667]   --->   Operation 31 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:14668]   --->   Operation 32 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_split_V_36 = alloca i64 1" [./dut.cpp:14706]   --->   Operation 33 'alloca' 'data_split_V_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_split_V_35 = alloca i64 1" [./dut.cpp:14756]   --->   Operation 34 'alloca' 'data_split_V_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:14793]   --->   Operation 35 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln14667 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:14667]   --->   Operation 36 'specmemcore' 'specmemcore_ln14667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln14668 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:14668]   --->   Operation 37 'specmemcore' 'specmemcore_ln14668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_split_V_35_addr = getelementptr i256 %data_split_V_35, i64 0, i64 0" [./dut.cpp:14773]   --->   Operation 38 'getelementptr' 'data_split_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_split_V_35_addr_1 = getelementptr i256 %data_split_V_35, i64 0, i64 1" [./dut.cpp:14773]   --->   Operation 39 'getelementptr' 'data_split_V_35_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_split_V_36_addr = getelementptr i256 %data_split_V_36, i64 0, i64 0" [./dut.cpp:14723]   --->   Operation 40 'getelementptr' 'data_split_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_split_V_36_addr_1 = getelementptr i256 %data_split_V_36, i64 0, i64 1" [./dut.cpp:14723]   --->   Operation 41 'getelementptr' 'data_split_V_36_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln14678 = br void" [./dut.cpp:14678]   --->   Operation 42 'br' 'br_ln14678' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten159 = phi i12 0, void, i12 %add_ln890_281, void %.loopexit1110"   --->   Operation 43 'phi' 'indvar_flatten159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten145 = phi i11 0, void, i11 %select_ln890_334, void %.loopexit1110"   --->   Operation 44 'phi' 'indvar_flatten145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1110"   --->   Operation 45 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%arb_33 = phi i1 0, void, i1 %arb, void %.loopexit1110"   --->   Operation 46 'phi' 'arb_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void, i8 %c2_V_83, void %.loopexit1110"   --->   Operation 47 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.74ns)   --->   "%add_ln890_281 = add i12 %indvar_flatten159, i12 1"   --->   Operation 48 'add' 'add_ln890_281' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns)   --->   "%icmp_ln890 = icmp_eq  i12 %indvar_flatten159, i12 3072"   --->   Operation 49 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split62, void %.preheader.preheader.preheader"   --->   Operation 50 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_1_A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.61ns)   --->   "%icmp_ln890336 = icmp_eq  i11 %indvar_flatten145, i11 768"   --->   Operation 53 'icmp' 'icmp_ln890336' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln14679)   --->   "%or_ln14678 = or i1 %icmp_ln890336, i1 %intra_trans_en" [./dut.cpp:14678]   --->   Operation 54 'or' 'or_ln14678' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.12ns)   --->   "%xor_ln14678 = xor i1 %icmp_ln890336, i1 1" [./dut.cpp:14678]   --->   Operation 55 'xor' 'xor_ln14678' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln14679)   --->   "%and_ln14678 = and i1 %arb_33, i1 %xor_ln14678" [./dut.cpp:14678]   --->   Operation 56 'and' 'and_ln14678' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.58ns)   --->   "%icmp_ln14680 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:14680]   --->   Operation 57 'icmp' 'icmp_ln14680' <Predicate = (!icmp_ln890)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.12ns)   --->   "%and_ln14678_1 = and i1 %icmp_ln14680, i1 %xor_ln14678" [./dut.cpp:14678]   --->   Operation 58 'and' 'and_ln14678_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14679 = or i1 %and_ln14678_1, i1 %or_ln14678" [./dut.cpp:14679]   --->   Operation 60 'or' 'or_ln14679' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln14679)   --->   "%xor_ln14679 = xor i1 %icmp_ln14680, i1 1" [./dut.cpp:14679]   --->   Operation 61 'xor' 'xor_ln14679' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln14679)   --->   "%or_ln14679_1 = or i1 %icmp_ln890336, i1 %xor_ln14679" [./dut.cpp:14679]   --->   Operation 62 'or' 'or_ln14679_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln14679 = and i1 %and_ln14678, i1 %or_ln14679_1" [./dut.cpp:14679]   --->   Operation 63 'and' 'and_ln14679' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln14680 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1198" [./dut.cpp:14680]   --->   Operation 64 'specloopname' 'specloopname_ln14680' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln14684 = br i1 %and_ln14679, void %.preheader9.preheader.preheader, void %.preheader6.preheader.preheader" [./dut.cpp:14684]   --->   Operation 65 'br' 'br_ln14684' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln14690 = br void %.preheader9.preheader" [./dut.cpp:14690]   --->   Operation 66 'br' 'br_ln14690' <Predicate = (!icmp_ln890 & !and_ln14679)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln14740 = br void %.preheader6.preheader" [./dut.cpp:14740]   --->   Operation 67 'br' 'br_ln14740' <Predicate = (!icmp_ln890 & and_ln14679)> <Delay = 0.38>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln14797 = br void %.preheader.preheader" [./dut.cpp:14797]   --->   Operation 68 'br' 'br_ln14797' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i10 %add_ln890_270, void %.preheader9, i10 0, void %.preheader9.preheader.preheader"   --->   Operation 69 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%c4_V_89 = phi i5 %select_ln890_316, void %.preheader9, i5 0, void %.preheader9.preheader.preheader"   --->   Operation 70 'phi' 'c4_V_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %select_ln890_319, void %.preheader9, i7 0, void %.preheader9.preheader.preheader"   --->   Operation 71 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%c5_V_126 = phi i2 %select_ln890_318, void %.preheader9, i2 0, void %.preheader9.preheader.preheader"   --->   Operation 72 'phi' 'c5_V_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%c6_V_139 = phi i5 %add_ln691_1505, void %.preheader9, i5 0, void %.preheader9.preheader.preheader"   --->   Operation 73 'phi' 'c6_V_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.72ns)   --->   "%add_ln890_270 = add i10 %indvar_flatten13, i10 1"   --->   Operation 74 'add' 'add_ln890_270' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.60ns)   --->   "%icmp_ln890_1502 = icmp_eq  i10 %indvar_flatten13, i10 512"   --->   Operation 75 'icmp' 'icmp_ln890_1502' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1502, void %.preheader9, void %.loopexit1108"   --->   Operation 76 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.70ns)   --->   "%add_ln691_1503 = add i5 %c4_V_89, i5 1"   --->   Operation 77 'add' 'add_ln691_1503' <Predicate = (!icmp_ln890_1502)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.59ns)   --->   "%icmp_ln890_1505 = icmp_eq  i7 %indvar_flatten, i7 32"   --->   Operation 78 'icmp' 'icmp_ln890_1505' <Predicate = (!icmp_ln890_1502)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.27ns)   --->   "%select_ln890_315 = select i1 %icmp_ln890_1505, i2 0, i2 %c5_V_126"   --->   Operation 79 'select' 'select_ln890_315' <Predicate = (!icmp_ln890_1502)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.27ns)   --->   "%select_ln890_316 = select i1 %icmp_ln890_1505, i5 %add_ln691_1503, i5 %c4_V_89"   --->   Operation 80 'select' 'select_ln890_316' <Predicate = (!icmp_ln890_1502)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln14700)   --->   "%shl_ln14700 = shl i5 %select_ln890_316, i5 1" [./dut.cpp:14700]   --->   Operation 81 'shl' 'shl_ln14700' <Predicate = (!icmp_ln890_1502)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln890_3)   --->   "%xor_ln890_2 = xor i1 %icmp_ln890_1505, i1 1"   --->   Operation 82 'xor' 'xor_ln890_2' <Predicate = (!icmp_ln890_1502)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.63ns)   --->   "%icmp_ln890_1506 = icmp_eq  i5 %c6_V_139, i5 16"   --->   Operation 83 'icmp' 'icmp_ln890_1506' <Predicate = (!icmp_ln890_1502)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln890_3 = and i1 %icmp_ln890_1506, i1 %xor_ln890_2"   --->   Operation 84 'and' 'and_ln890_3' <Predicate = (!icmp_ln890_1502)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.43ns)   --->   "%add_ln691_1504 = add i2 %select_ln890_315, i2 1"   --->   Operation 85 'add' 'add_ln691_1504' <Predicate = (!icmp_ln890_1502)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_317)   --->   "%or_ln890_1 = or i1 %and_ln890_3, i1 %icmp_ln890_1505"   --->   Operation 86 'or' 'or_ln890_1' <Predicate = (!icmp_ln890_1502)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln890_317 = select i1 %or_ln890_1, i5 0, i5 %c6_V_139"   --->   Operation 87 'select' 'select_ln890_317' <Predicate = (!icmp_ln890_1502)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.27ns)   --->   "%select_ln890_318 = select i1 %and_ln890_3, i2 %add_ln691_1504, i2 %select_ln890_315"   --->   Operation 88 'select' 'select_ln890_318' <Predicate = (!icmp_ln890_1502)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln14700)   --->   "%zext_ln14700 = zext i2 %select_ln890_318" [./dut.cpp:14700]   --->   Operation 89 'zext' 'zext_ln14700' <Predicate = (!icmp_ln890_1502)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14700 = add i5 %shl_ln14700, i5 %zext_ln14700" [./dut.cpp:14700]   --->   Operation 90 'add' 'add_ln14700' <Predicate = (!icmp_ln890_1502)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln890_269 = add i7 %indvar_flatten, i7 1"   --->   Operation 91 'add' 'add_ln890_269' <Predicate = (!icmp_ln890_1502)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.30ns)   --->   "%select_ln890_319 = select i1 %icmp_ln890_1505, i7 1, i7 %add_ln890_269"   --->   Operation 92 'select' 'select_ln890_319' <Predicate = (!icmp_ln890_1502)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_5_A_IO_L2_in_boundary_x1_loop_6_A_IO_L2_in_boundary_x1_loop_7_str"   --->   Operation 93 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_6_A_IO_L2_in_boundary_x1_loop_7_str"   --->   Operation 95 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_905_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14700, i4 0"   --->   Operation 96 'bitconcatenate' 'tmp_905_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln14700_1 = zext i5 %select_ln890_317" [./dut.cpp:14700]   --->   Operation 97 'zext' 'zext_ln14700_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.71ns)   --->   "%add_ln14700_1 = add i9 %tmp_905_cast, i9 %zext_ln14700_1" [./dut.cpp:14700]   --->   Operation 98 'add' 'add_ln14700_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln14700_2 = zext i9 %add_ln14700_1" [./dut.cpp:14700]   --->   Operation 99 'zext' 'zext_ln14700_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln14700_2" [./dut.cpp:14700]   --->   Operation 100 'getelementptr' 'local_A_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln14693 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:14693]   --->   Operation 101 'specpipeline' 'specpipeline_ln14693' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln14693 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1763" [./dut.cpp:14693]   --->   Operation 102 'specloopname' 'specloopname_ln14693' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x18" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 104 [1/1] (1.20ns)   --->   "%store_ln14700 = store i512 %tmp, i9 %local_A_pong_V_addr" [./dut.cpp:14700]   --->   Operation 104 'store' 'store_ln14700' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_4 : Operation 105 [1/1] (0.70ns)   --->   "%add_ln691_1505 = add i5 %select_ln890_317, i5 1"   --->   Operation 105 'add' 'add_ln691_1505' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9.preheader"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.38>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln14709 = br i1 %or_ln14679, void %.loopexit1110, void %.preheader7.preheader.preheader" [./dut.cpp:14709]   --->   Operation 107 'br' 'br_ln14709' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.38ns)   --->   "%br_ln14710 = br void %.preheader7.preheader" [./dut.cpp:14710]   --->   Operation 108 'br' 'br_ln14710' <Predicate = (or_ln14679)> <Delay = 0.38>

State 6 <SV = 4> <Delay = 2.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%indvar_flatten64 = phi i14 %add_ln890_279, void %.preheader7, i14 0, void %.preheader7.preheader.preheader"   --->   Operation 109 'phi' 'indvar_flatten64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%c5_V_128 = phi i2 %select_ln890_329, void %.preheader7, i2 0, void %.preheader7.preheader.preheader"   --->   Operation 110 'phi' 'c5_V_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%indvar_flatten34 = phi i14 %select_ln890_333, void %.preheader7, i14 0, void %.preheader7.preheader.preheader"   --->   Operation 111 'phi' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%c6_V_141 = phi i6 %select_ln890_331, void %.preheader7, i6 0, void %.preheader7.preheader.preheader"   --->   Operation 112 'phi' 'c6_V_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i9 %select_ln890_332, void %.preheader7, i9 0, void %.preheader7.preheader.preheader"   --->   Operation 113 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%c8_V_18 = phi i5 %add_ln691_1513, void %.preheader7, i5 0, void %.preheader7.preheader.preheader"   --->   Operation 114 'phi' 'c8_V_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.76ns)   --->   "%add_ln890_279 = add i14 %indvar_flatten64, i14 1"   --->   Operation 115 'add' 'add_ln890_279' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%div_i_i13 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_141, i32 1, i32 4"   --->   Operation 116 'partselect' 'div_i_i13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_141"   --->   Operation 117 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.65ns)   --->   "%icmp_ln890_1508 = icmp_eq  i14 %indvar_flatten64, i14 8192"   --->   Operation 118 'icmp' 'icmp_ln890_1508' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1508, void %.preheader7, void %.loopexit1110.loopexit389"   --->   Operation 119 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.43ns)   --->   "%add_ln691_1511 = add i2 %c5_V_128, i2 1"   --->   Operation 120 'add' 'add_ln691_1511' <Predicate = (!icmp_ln890_1508)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.65ns)   --->   "%icmp_ln890_1512 = icmp_eq  i14 %indvar_flatten34, i14 4096"   --->   Operation 121 'icmp' 'icmp_ln890_1512' <Predicate = (!icmp_ln890_1508)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.29ns)   --->   "%select_ln890_328 = select i1 %icmp_ln890_1512, i6 0, i6 %c6_V_141"   --->   Operation 122 'select' 'select_ln890_328' <Predicate = (!icmp_ln890_1508)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.27ns)   --->   "%select_ln890_329 = select i1 %icmp_ln890_1512, i2 %add_ln691_1511, i2 %c5_V_128"   --->   Operation 123 'select' 'select_ln890_329' <Predicate = (!icmp_ln890_1508)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln14711)   --->   "%select_ln890_330 = select i1 %icmp_ln890_1512, i4 0, i4 %div_i_i13"   --->   Operation 124 'select' 'select_ln890_330' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln14711_1)   --->   "%xor_ln890_7 = xor i1 %icmp_ln890_1512, i1 1"   --->   Operation 125 'xor' 'xor_ln890_7' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln14711_1)   --->   "%and_ln890_10 = and i1 %empty, i1 %xor_ln890_7"   --->   Operation 126 'and' 'and_ln890_10' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.12ns)   --->   "%xor_ln890_4 = xor i1 %icmp_ln890_1512, i1 1"   --->   Operation 127 'xor' 'xor_ln890_4' <Predicate = (!icmp_ln890_1508)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.63ns)   --->   "%icmp_ln890_1513 = icmp_eq  i5 %c8_V_18, i5 16"   --->   Operation 128 'icmp' 'icmp_ln890_1513' <Predicate = (!icmp_ln890_1508)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln14713_1)   --->   "%and_ln890_6 = and i1 %icmp_ln890_1513, i1 %xor_ln890_4"   --->   Operation 129 'and' 'and_ln890_6' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.59ns)   --->   "%icmp_ln890_1514 = icmp_eq  i9 %indvar_flatten21, i9 128"   --->   Operation 130 'icmp' 'icmp_ln890_1514' <Predicate = (!icmp_ln890_1508)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.12ns)   --->   "%and_ln890_7 = and i1 %icmp_ln890_1514, i1 %xor_ln890_4"   --->   Operation 131 'and' 'and_ln890_7' <Predicate = (!icmp_ln890_1508)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.70ns)   --->   "%add_ln691_1512 = add i6 %select_ln890_328, i6 1"   --->   Operation 132 'add' 'add_ln691_1512' <Predicate = (!icmp_ln890_1508)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln14711)   --->   "%div_i_i579_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1512, i32 1, i32 4"   --->   Operation 133 'partselect' 'div_i_i579_mid1' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln14711 = select i1 %and_ln890_7, i4 %div_i_i579_mid1, i4 %select_ln890_330" [./dut.cpp:14711]   --->   Operation 134 'select' 'select_ln14711' <Predicate = (!icmp_ln890_1508)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln14711_1)   --->   "%empty_2674 = trunc i6 %add_ln691_1512"   --->   Operation 135 'trunc' 'empty_2674' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14711_1 = select i1 %and_ln890_7, i1 %empty_2674, i1 %and_ln890_10" [./dut.cpp:14711]   --->   Operation 136 'select' 'select_ln14711_1' <Predicate = (!icmp_ln890_1508)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln14713_1)   --->   "%xor_ln14711 = xor i1 %icmp_ln890_1514, i1 1" [./dut.cpp:14711]   --->   Operation 137 'xor' 'xor_ln14711' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln14713_1)   --->   "%or_ln14711 = or i1 %icmp_ln890_1512, i1 %xor_ln14711" [./dut.cpp:14711]   --->   Operation 138 'or' 'or_ln14711' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln14713_1)   --->   "%and_ln14711 = and i1 %and_ln890_6, i1 %or_ln14711" [./dut.cpp:14711]   --->   Operation 139 'and' 'and_ln14711' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.29ns)   --->   "%select_ln890_331 = select i1 %and_ln890_7, i6 %add_ln691_1512, i6 %select_ln890_328"   --->   Operation 140 'select' 'select_ln890_331' <Predicate = (!icmp_ln890_1508)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln14713_1)   --->   "%or_ln14713 = or i1 %and_ln14711, i1 %and_ln890_7" [./dut.cpp:14713]   --->   Operation 141 'or' 'or_ln14713' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14713_1 = or i1 %or_ln14713, i1 %icmp_ln890_1512" [./dut.cpp:14713]   --->   Operation 142 'or' 'or_ln14713_1' <Predicate = (!icmp_ln890_1508)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14713 = select i1 %or_ln14713_1, i5 0, i5 %c8_V_18" [./dut.cpp:14713]   --->   Operation 143 'select' 'select_ln14713' <Predicate = (!icmp_ln890_1508)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.71ns)   --->   "%add_ln890_277 = add i9 %indvar_flatten21, i9 1"   --->   Operation 144 'add' 'add_ln890_277' <Predicate = (!icmp_ln890_1508)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_332)   --->   "%or_ln890_4 = or i1 %and_ln890_7, i1 %icmp_ln890_1512"   --->   Operation 145 'or' 'or_ln890_4' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_332 = select i1 %or_ln890_4, i9 1, i9 %add_ln890_277"   --->   Operation 146 'select' 'select_ln890_332' <Predicate = (!icmp_ln890_1508)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.76ns)   --->   "%add_ln890_278 = add i14 %indvar_flatten34, i14 1"   --->   Operation 147 'add' 'add_ln890_278' <Predicate = (!icmp_ln890_1508)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.34ns)   --->   "%select_ln890_333 = select i1 %icmp_ln890_1512, i14 1, i14 %add_ln890_278"   --->   Operation 148 'select' 'select_ln890_333' <Predicate = (!icmp_ln890_1508)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 5> <Delay = 1.90>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln14721)   --->   "%zext_ln14721 = zext i2 %select_ln890_329" [./dut.cpp:14721]   --->   Operation 149 'zext' 'zext_ln14721' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln14721)   --->   "%shl_ln14721 = shl i5 %select_ln14713, i5 1" [./dut.cpp:14721]   --->   Operation 150 'shl' 'shl_ln14721' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14721 = add i5 %shl_ln14721, i5 %zext_ln14721" [./dut.cpp:14721]   --->   Operation 151 'add' 'add_ln14721' <Predicate = (!icmp_ln890_1508)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14721, i4 %select_ln14711" [./dut.cpp:14721]   --->   Operation 152 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln14721_1 = zext i9 %or_ln2" [./dut.cpp:14721]   --->   Operation 153 'zext' 'zext_ln14721_1' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_2 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14721_1" [./dut.cpp:14721]   --->   Operation 154 'getelementptr' 'local_A_ping_V_addr_2' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_7 : Operation 155 [2/2] (1.20ns)   --->   "%in_data_V_28 = load i9 %local_A_ping_V_addr_2" [./dut.cpp:14721]   --->   Operation 155 'load' 'in_data_V_28' <Predicate = (!icmp_ln890_1508)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_7 : Operation 156 [1/1] (0.70ns)   --->   "%add_ln691_1513 = add i5 %select_ln14713, i5 1"   --->   Operation 156 'add' 'add_ln691_1513' <Predicate = (!icmp_ln890_1508)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 1.94>
ST_8 : Operation 157 [1/2] (1.20ns)   --->   "%in_data_V_28 = load i9 %local_A_ping_V_addr_2" [./dut.cpp:14721]   --->   Operation 157 'load' 'in_data_V_28' <Predicate = (!icmp_ln890_1508)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln674_87 = trunc i512 %in_data_V_28"   --->   Operation 158 'trunc' 'trunc_ln674_87' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.74ns)   --->   "%store_ln14723 = store i256 %trunc_ln674_87, i1 %data_split_V_36_addr" [./dut.cpp:14723]   --->   Operation 159 'store' 'store_ln14723' <Predicate = (!icmp_ln890_1508)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_28, i32 256, i32 511"   --->   Operation 160 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.74ns)   --->   "%store_ln14723 = store i256 %p_Result_1, i1 %data_split_V_36_addr_1" [./dut.cpp:14723]   --->   Operation 161 'store' 'store_ln14723' <Predicate = (!icmp_ln890_1508)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 9 <SV = 7> <Delay = 0.74>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln14711 = zext i1 %select_ln14711_1" [./dut.cpp:14711]   --->   Operation 162 'zext' 'zext_ln14711' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%data_split_V_36_addr_2 = getelementptr i256 %data_split_V_36, i64 0, i64 %zext_ln14711" [./dut.cpp:14711]   --->   Operation 163 'getelementptr' 'data_split_V_36_addr_2' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_9 : Operation 164 [2/2] (0.74ns)   --->   "%data_split_V_36_load = load i1 %data_split_V_36_addr_2" [./dut.cpp:14727]   --->   Operation 164 'load' 'data_split_V_36_load' <Predicate = (!icmp_ln890_1508)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 10 <SV = 8> <Delay = 1.96>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_8_A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11_str"   --->   Operation 165 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_9_A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11_str"   --->   Operation 167 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11_str"   --->   Operation 168 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln14715 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:14715]   --->   Operation 169 'specpipeline' 'specpipeline_ln14715' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln14715 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1199" [./dut.cpp:14715]   --->   Operation 170 'specloopname' 'specloopname_ln14715' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>
ST_10 : Operation 171 [1/2] (0.74ns)   --->   "%data_split_V_36_load = load i1 %data_split_V_36_addr_2" [./dut.cpp:14727]   --->   Operation 171 'load' 'data_split_V_36_load' <Predicate = (!icmp_ln890_1508)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_10 : Operation 172 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x152, i256 %data_split_V_36_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 172 'write' 'write_ln174' <Predicate = (!icmp_ln890_1508)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7.preheader"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!icmp_ln890_1508)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.03>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1110"   --->   Operation 174 'br' 'br_ln0' <Predicate = (!and_ln14679 & or_ln14679)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1110"   --->   Operation 175 'br' 'br_ln0' <Predicate = (and_ln14679 & or_ln14679)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln14679, i1 1" [./dut.cpp:14786]   --->   Operation 176 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.70ns)   --->   "%add_ln691_1514 = add i8 %c2_V, i8 1"   --->   Operation 177 'add' 'add_ln691_1514' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node c2_V_83)   --->   "%or_ln691 = or i1 %and_ln14678_1, i1 %icmp_ln890336"   --->   Operation 178 'or' 'or_ln691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.30ns) (out node of the LUT)   --->   "%c2_V_83 = select i1 %or_ln691, i8 1, i8 %add_ln691_1514"   --->   Operation 179 'select' 'c2_V_83' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.73ns)   --->   "%add_ln890_280 = add i11 %indvar_flatten145, i11 1"   --->   Operation 180 'add' 'add_ln890_280' <Predicate = (!icmp_ln890336)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.30ns)   --->   "%select_ln890_334 = select i1 %icmp_ln890336, i11 1, i11 %add_ln890_280"   --->   Operation 181 'select' 'select_ln890_334' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 182 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 2.29>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%indvar_flatten86 = phi i10 %add_ln890_268, void %.preheader6, i10 0, void %.preheader6.preheader.preheader"   --->   Operation 183 'phi' 'indvar_flatten86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %select_ln890_311, void %.preheader6, i5 0, void %.preheader6.preheader.preheader"   --->   Operation 184 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%indvar_flatten72 = phi i7 %select_ln890_314, void %.preheader6, i7 0, void %.preheader6.preheader.preheader"   --->   Operation 185 'phi' 'indvar_flatten72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%c5_V_125 = phi i2 %select_ln890_313, void %.preheader6, i2 0, void %.preheader6.preheader.preheader"   --->   Operation 186 'phi' 'c5_V_125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%c6_V_138 = phi i5 %add_ln691_1502, void %.preheader6, i5 0, void %.preheader6.preheader.preheader"   --->   Operation 187 'phi' 'c6_V_138' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.72ns)   --->   "%add_ln890_268 = add i10 %indvar_flatten86, i10 1"   --->   Operation 188 'add' 'add_ln890_268' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.60ns)   --->   "%icmp_ln890_1501 = icmp_eq  i10 %indvar_flatten86, i10 512"   --->   Operation 189 'icmp' 'icmp_ln890_1501' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1501, void %.preheader6, void %.loopexit1109"   --->   Operation 190 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.70ns)   --->   "%add_ln691_1500 = add i5 %c4_V, i5 1"   --->   Operation 191 'add' 'add_ln691_1500' <Predicate = (!icmp_ln890_1501)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.59ns)   --->   "%icmp_ln890_1503 = icmp_eq  i7 %indvar_flatten72, i7 32"   --->   Operation 192 'icmp' 'icmp_ln890_1503' <Predicate = (!icmp_ln890_1501)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/1] (0.27ns)   --->   "%select_ln890_310 = select i1 %icmp_ln890_1503, i2 0, i2 %c5_V_125"   --->   Operation 193 'select' 'select_ln890_310' <Predicate = (!icmp_ln890_1501)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.27ns)   --->   "%select_ln890_311 = select i1 %icmp_ln890_1503, i5 %add_ln691_1500, i5 %c4_V"   --->   Operation 194 'select' 'select_ln890_311' <Predicate = (!icmp_ln890_1501)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln14750)   --->   "%shl_ln14750 = shl i5 %select_ln890_311, i5 1" [./dut.cpp:14750]   --->   Operation 195 'shl' 'shl_ln14750' <Predicate = (!icmp_ln890_1501)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln890_2)   --->   "%xor_ln890_1 = xor i1 %icmp_ln890_1503, i1 1"   --->   Operation 196 'xor' 'xor_ln890_1' <Predicate = (!icmp_ln890_1501)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.63ns)   --->   "%icmp_ln890_1504 = icmp_eq  i5 %c6_V_138, i5 16"   --->   Operation 197 'icmp' 'icmp_ln890_1504' <Predicate = (!icmp_ln890_1501)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln890_2 = and i1 %icmp_ln890_1504, i1 %xor_ln890_1"   --->   Operation 198 'and' 'and_ln890_2' <Predicate = (!icmp_ln890_1501)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.43ns)   --->   "%add_ln691_1501 = add i2 %select_ln890_310, i2 1"   --->   Operation 199 'add' 'add_ln691_1501' <Predicate = (!icmp_ln890_1501)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_312)   --->   "%or_ln890 = or i1 %and_ln890_2, i1 %icmp_ln890_1503"   --->   Operation 200 'or' 'or_ln890' <Predicate = (!icmp_ln890_1501)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln890_312 = select i1 %or_ln890, i5 0, i5 %c6_V_138"   --->   Operation 201 'select' 'select_ln890_312' <Predicate = (!icmp_ln890_1501)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (0.27ns)   --->   "%select_ln890_313 = select i1 %and_ln890_2, i2 %add_ln691_1501, i2 %select_ln890_310"   --->   Operation 202 'select' 'select_ln890_313' <Predicate = (!icmp_ln890_1501)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln14750)   --->   "%zext_ln14750 = zext i2 %select_ln890_313" [./dut.cpp:14750]   --->   Operation 203 'zext' 'zext_ln14750' <Predicate = (!icmp_ln890_1501)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14750 = add i5 %shl_ln14750, i5 %zext_ln14750" [./dut.cpp:14750]   --->   Operation 204 'add' 'add_ln14750' <Predicate = (!icmp_ln890_1501)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten72, i7 1"   --->   Operation 205 'add' 'add_ln890' <Predicate = (!icmp_ln890_1501)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.30ns)   --->   "%select_ln890_314 = select i1 %icmp_ln890_1503, i7 1, i7 %add_ln890"   --->   Operation 206 'select' 'select_ln890_314' <Predicate = (!icmp_ln890_1501)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 3> <Delay = 2.41>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_14_A_IO_L2_in_boundary_x1_loop_15_A_IO_L2_in_boundary_x1_loop_16_str"   --->   Operation 207 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 208 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_15_A_IO_L2_in_boundary_x1_loop_16_str"   --->   Operation 209 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_902_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14750, i4 0"   --->   Operation 210 'bitconcatenate' 'tmp_902_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln14750_1 = zext i5 %select_ln890_312" [./dut.cpp:14750]   --->   Operation 211 'zext' 'zext_ln14750_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.71ns)   --->   "%add_ln14750_1 = add i9 %tmp_902_cast, i9 %zext_ln14750_1" [./dut.cpp:14750]   --->   Operation 212 'add' 'add_ln14750_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln14750_2 = zext i9 %add_ln14750_1" [./dut.cpp:14750]   --->   Operation 213 'zext' 'zext_ln14750_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_1 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14750_2" [./dut.cpp:14750]   --->   Operation 214 'getelementptr' 'local_A_ping_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%specpipeline_ln14743 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:14743]   --->   Operation 215 'specpipeline' 'specpipeline_ln14743' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln14743 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1203" [./dut.cpp:14743]   --->   Operation 216 'specloopname' 'specloopname_ln14743' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (1.21ns)   --->   "%tmp_738 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x18" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 217 'read' 'tmp_738' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_13 : Operation 218 [1/1] (1.20ns)   --->   "%store_ln14750 = store i512 %tmp_738, i9 %local_A_ping_V_addr_1" [./dut.cpp:14750]   --->   Operation 218 'store' 'store_ln14750' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_13 : Operation 219 [1/1] (0.70ns)   --->   "%add_ln691_1502 = add i5 %select_ln890_312, i5 1"   --->   Operation 219 'add' 'add_ln691_1502' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 220 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 0.38>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln14759 = br i1 %or_ln14679, void %.loopexit1110, void %.preheader5.preheader.preheader" [./dut.cpp:14759]   --->   Operation 221 'br' 'br_ln14759' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.38ns)   --->   "%br_ln14760 = br void %.preheader5.preheader" [./dut.cpp:14760]   --->   Operation 222 'br' 'br_ln14760' <Predicate = (or_ln14679)> <Delay = 0.38>

State 15 <SV = 4> <Delay = 2.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%indvar_flatten137 = phi i14 %add_ln890_276, void %.preheader5, i14 0, void %.preheader5.preheader.preheader"   --->   Operation 223 'phi' 'indvar_flatten137' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%c5_V_127 = phi i2 %select_ln890_323, void %.preheader5, i2 0, void %.preheader5.preheader.preheader"   --->   Operation 224 'phi' 'c5_V_127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%indvar_flatten107 = phi i14 %select_ln890_327, void %.preheader5, i14 0, void %.preheader5.preheader.preheader"   --->   Operation 225 'phi' 'indvar_flatten107' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%c6_V_140 = phi i6 %select_ln890_325, void %.preheader5, i6 0, void %.preheader5.preheader.preheader"   --->   Operation 226 'phi' 'c6_V_140' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%indvar_flatten94 = phi i9 %select_ln890_326, void %.preheader5, i9 0, void %.preheader5.preheader.preheader"   --->   Operation 227 'phi' 'indvar_flatten94' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%c8_V_17 = phi i5 %add_ln691_1510, void %.preheader5, i5 0, void %.preheader5.preheader.preheader"   --->   Operation 228 'phi' 'c8_V_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.76ns)   --->   "%add_ln890_276 = add i14 %indvar_flatten137, i14 1"   --->   Operation 229 'add' 'add_ln890_276' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%div_i_i12 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_140, i32 1, i32 4"   --->   Operation 230 'partselect' 'div_i_i12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%empty_2675 = trunc i6 %c6_V_140"   --->   Operation 231 'trunc' 'empty_2675' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.65ns)   --->   "%icmp_ln890_1507 = icmp_eq  i14 %indvar_flatten137, i14 8192"   --->   Operation 232 'icmp' 'icmp_ln890_1507' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1507, void %.preheader5, void %.loopexit1110.loopexit"   --->   Operation 233 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.43ns)   --->   "%add_ln691_1508 = add i2 %c5_V_127, i2 1"   --->   Operation 234 'add' 'add_ln691_1508' <Predicate = (!icmp_ln890_1507)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/1] (0.65ns)   --->   "%icmp_ln890_1509 = icmp_eq  i14 %indvar_flatten107, i14 4096"   --->   Operation 235 'icmp' 'icmp_ln890_1509' <Predicate = (!icmp_ln890_1507)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [1/1] (0.29ns)   --->   "%select_ln890_322 = select i1 %icmp_ln890_1509, i6 0, i6 %c6_V_140"   --->   Operation 236 'select' 'select_ln890_322' <Predicate = (!icmp_ln890_1507)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 237 [1/1] (0.27ns)   --->   "%select_ln890_323 = select i1 %icmp_ln890_1509, i2 %add_ln691_1508, i2 %c5_V_127"   --->   Operation 237 'select' 'select_ln890_323' <Predicate = (!icmp_ln890_1507)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln14761)   --->   "%select_ln890_324 = select i1 %icmp_ln890_1509, i4 0, i4 %div_i_i12"   --->   Operation 238 'select' 'select_ln890_324' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln14761_1)   --->   "%xor_ln890_6 = xor i1 %icmp_ln890_1509, i1 1"   --->   Operation 239 'xor' 'xor_ln890_6' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln14761_1)   --->   "%and_ln890_9 = and i1 %empty_2675, i1 %xor_ln890_6"   --->   Operation 240 'and' 'and_ln890_9' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 241 [1/1] (0.12ns)   --->   "%xor_ln890_3 = xor i1 %icmp_ln890_1509, i1 1"   --->   Operation 241 'xor' 'xor_ln890_3' <Predicate = (!icmp_ln890_1507)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 242 [1/1] (0.63ns)   --->   "%icmp_ln890_1510 = icmp_eq  i5 %c8_V_17, i5 16"   --->   Operation 242 'icmp' 'icmp_ln890_1510' <Predicate = (!icmp_ln890_1507)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln14763_1)   --->   "%and_ln890_4 = and i1 %icmp_ln890_1510, i1 %xor_ln890_3"   --->   Operation 243 'and' 'and_ln890_4' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 244 [1/1] (0.59ns)   --->   "%icmp_ln890_1511 = icmp_eq  i9 %indvar_flatten94, i9 128"   --->   Operation 244 'icmp' 'icmp_ln890_1511' <Predicate = (!icmp_ln890_1507)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 245 [1/1] (0.12ns)   --->   "%and_ln890_5 = and i1 %icmp_ln890_1511, i1 %xor_ln890_3"   --->   Operation 245 'and' 'and_ln890_5' <Predicate = (!icmp_ln890_1507)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.70ns)   --->   "%add_ln691_1509 = add i6 %select_ln890_322, i6 1"   --->   Operation 246 'add' 'add_ln691_1509' <Predicate = (!icmp_ln890_1507)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln14761)   --->   "%div_i_i367_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1509, i32 1, i32 4"   --->   Operation 247 'partselect' 'div_i_i367_mid1' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln14761 = select i1 %and_ln890_5, i4 %div_i_i367_mid1, i4 %select_ln890_324" [./dut.cpp:14761]   --->   Operation 248 'select' 'select_ln14761' <Predicate = (!icmp_ln890_1507)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln14761_1)   --->   "%empty_2676 = trunc i6 %add_ln691_1509"   --->   Operation 249 'trunc' 'empty_2676' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14761_1 = select i1 %and_ln890_5, i1 %empty_2676, i1 %and_ln890_9" [./dut.cpp:14761]   --->   Operation 250 'select' 'select_ln14761_1' <Predicate = (!icmp_ln890_1507)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node or_ln14763_1)   --->   "%xor_ln14761 = xor i1 %icmp_ln890_1511, i1 1" [./dut.cpp:14761]   --->   Operation 251 'xor' 'xor_ln14761' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node or_ln14763_1)   --->   "%or_ln14761 = or i1 %icmp_ln890_1509, i1 %xor_ln14761" [./dut.cpp:14761]   --->   Operation 252 'or' 'or_ln14761' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln14763_1)   --->   "%and_ln14761 = and i1 %and_ln890_4, i1 %or_ln14761" [./dut.cpp:14761]   --->   Operation 253 'and' 'and_ln14761' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.29ns)   --->   "%select_ln890_325 = select i1 %and_ln890_5, i6 %add_ln691_1509, i6 %select_ln890_322"   --->   Operation 254 'select' 'select_ln890_325' <Predicate = (!icmp_ln890_1507)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_ln14763_1)   --->   "%or_ln14763 = or i1 %and_ln14761, i1 %and_ln890_5" [./dut.cpp:14763]   --->   Operation 255 'or' 'or_ln14763' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14763_1 = or i1 %or_ln14763, i1 %icmp_ln890_1509" [./dut.cpp:14763]   --->   Operation 256 'or' 'or_ln14763_1' <Predicate = (!icmp_ln890_1507)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14763 = select i1 %or_ln14763_1, i5 0, i5 %c8_V_17" [./dut.cpp:14763]   --->   Operation 257 'select' 'select_ln14763' <Predicate = (!icmp_ln890_1507)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 258 [1/1] (0.71ns)   --->   "%add_ln890_274 = add i9 %indvar_flatten94, i9 1"   --->   Operation 258 'add' 'add_ln890_274' <Predicate = (!icmp_ln890_1507)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_326)   --->   "%or_ln890_3 = or i1 %and_ln890_5, i1 %icmp_ln890_1509"   --->   Operation 259 'or' 'or_ln890_3' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_326 = select i1 %or_ln890_3, i9 1, i9 %add_ln890_274"   --->   Operation 260 'select' 'select_ln890_326' <Predicate = (!icmp_ln890_1507)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 261 [1/1] (0.76ns)   --->   "%add_ln890_275 = add i14 %indvar_flatten107, i14 1"   --->   Operation 261 'add' 'add_ln890_275' <Predicate = (!icmp_ln890_1507)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/1] (0.34ns)   --->   "%select_ln890_327 = select i1 %icmp_ln890_1509, i14 1, i14 %add_ln890_275"   --->   Operation 262 'select' 'select_ln890_327' <Predicate = (!icmp_ln890_1507)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 5> <Delay = 1.90>
ST_16 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln14771)   --->   "%zext_ln14771 = zext i2 %select_ln890_323" [./dut.cpp:14771]   --->   Operation 263 'zext' 'zext_ln14771' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln14771)   --->   "%shl_ln14771 = shl i5 %select_ln14763, i5 1" [./dut.cpp:14771]   --->   Operation 264 'shl' 'shl_ln14771' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14771 = add i5 %shl_ln14771, i5 %zext_ln14771" [./dut.cpp:14771]   --->   Operation 265 'add' 'add_ln14771' <Predicate = (!icmp_ln890_1507)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14771, i4 %select_ln14761" [./dut.cpp:14771]   --->   Operation 266 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln14771_1 = zext i9 %or_ln1" [./dut.cpp:14771]   --->   Operation 267 'zext' 'zext_ln14771_1' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_1 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln14771_1" [./dut.cpp:14771]   --->   Operation 268 'getelementptr' 'local_A_pong_V_addr_1' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_16 : Operation 269 [2/2] (1.20ns)   --->   "%in_data_V_27 = load i9 %local_A_pong_V_addr_1" [./dut.cpp:14771]   --->   Operation 269 'load' 'in_data_V_27' <Predicate = (!icmp_ln890_1507)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_16 : Operation 270 [1/1] (0.70ns)   --->   "%add_ln691_1510 = add i5 %select_ln14763, i5 1"   --->   Operation 270 'add' 'add_ln691_1510' <Predicate = (!icmp_ln890_1507)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 1.94>
ST_17 : Operation 271 [1/2] (1.20ns)   --->   "%in_data_V_27 = load i9 %local_A_pong_V_addr_1" [./dut.cpp:14771]   --->   Operation 271 'load' 'in_data_V_27' <Predicate = (!icmp_ln890_1507)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln674_86 = trunc i512 %in_data_V_27"   --->   Operation 272 'trunc' 'trunc_ln674_86' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.74ns)   --->   "%store_ln14773 = store i256 %trunc_ln674_86, i1 %data_split_V_35_addr" [./dut.cpp:14773]   --->   Operation 273 'store' 'store_ln14773' <Predicate = (!icmp_ln890_1507)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%p_Result_4596_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_27, i32 256, i32 511"   --->   Operation 274 'partselect' 'p_Result_4596_1' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.74ns)   --->   "%store_ln14773 = store i256 %p_Result_4596_1, i1 %data_split_V_35_addr_1" [./dut.cpp:14773]   --->   Operation 275 'store' 'store_ln14773' <Predicate = (!icmp_ln890_1507)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 18 <SV = 7> <Delay = 0.74>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln14761 = zext i1 %select_ln14761_1" [./dut.cpp:14761]   --->   Operation 276 'zext' 'zext_ln14761' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%data_split_V_35_addr_2 = getelementptr i256 %data_split_V_35, i64 0, i64 %zext_ln14761" [./dut.cpp:14761]   --->   Operation 277 'getelementptr' 'data_split_V_35_addr_2' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_18 : Operation 278 [2/2] (0.74ns)   --->   "%data_split_V_35_load = load i1 %data_split_V_35_addr_2" [./dut.cpp:14777]   --->   Operation 278 'load' 'data_split_V_35_load' <Predicate = (!icmp_ln890_1507)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 19 <SV = 8> <Delay = 1.96>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_17_A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20_str"   --->   Operation 279 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 280 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_19 : Operation 281 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_18_A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20_str"   --->   Operation 281 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_19 : Operation 282 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20_str"   --->   Operation 282 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_19 : Operation 283 [1/1] (0.00ns)   --->   "%specpipeline_ln14765 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:14765]   --->   Operation 283 'specpipeline' 'specpipeline_ln14765' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "%specloopname_ln14765 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1166" [./dut.cpp:14765]   --->   Operation 284 'specloopname' 'specloopname_ln14765' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>
ST_19 : Operation 285 [1/2] (0.74ns)   --->   "%data_split_V_35_load = load i1 %data_split_V_35_addr_2" [./dut.cpp:14777]   --->   Operation 285 'load' 'data_split_V_35_load' <Predicate = (!icmp_ln890_1507)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_19 : Operation 286 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x152, i256 %data_split_V_35_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 286 'write' 'write_ln174' <Predicate = (!icmp_ln890_1507)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_19 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5.preheader"   --->   Operation 287 'br' 'br_ln0' <Predicate = (!icmp_ln890_1507)> <Delay = 0.00>

State 20 <SV = 2> <Delay = 2.00>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%indvar_flatten210 = phi i14 %add_ln890_273, void, i14 0, void %.preheader.preheader.preheader"   --->   Operation 288 'phi' 'indvar_flatten210' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %select_ln890_307, void, i2 0, void %.preheader.preheader.preheader"   --->   Operation 289 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%indvar_flatten180 = phi i14 %select_ln890_321, void, i14 0, void %.preheader.preheader.preheader"   --->   Operation 290 'phi' 'indvar_flatten180' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 291 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %select_ln890_309, void, i6 0, void %.preheader.preheader.preheader"   --->   Operation 291 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%indvar_flatten167 = phi i9 %select_ln890_320, void, i9 0, void %.preheader.preheader.preheader"   --->   Operation 292 'phi' 'indvar_flatten167' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 293 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1506, void, i5 0, void %.preheader.preheader.preheader"   --->   Operation 293 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 294 [1/1] (0.76ns)   --->   "%add_ln890_273 = add i14 %indvar_flatten210, i14 1"   --->   Operation 294 'add' 'add_ln890_273' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 295 'partselect' 'div_i_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "%empty_2677 = trunc i6 %c6_V"   --->   Operation 296 'trunc' 'empty_2677' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 297 [1/1] (0.65ns)   --->   "%icmp_ln890_1497 = icmp_eq  i14 %indvar_flatten210, i14 8192"   --->   Operation 297 'icmp' 'icmp_ln890_1497' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1497, void %.preheader, void %.loopexit"   --->   Operation 298 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 299 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %c5_V, i2 1"   --->   Operation 299 'add' 'add_ln691' <Predicate = (!icmp_ln890_1497)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 300 [1/1] (0.65ns)   --->   "%icmp_ln890_1498 = icmp_eq  i14 %indvar_flatten180, i14 4096"   --->   Operation 300 'icmp' 'icmp_ln890_1498' <Predicate = (!icmp_ln890_1497)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 301 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %icmp_ln890_1498, i6 0, i6 %c6_V"   --->   Operation 301 'select' 'select_ln890' <Predicate = (!icmp_ln890_1497)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 302 [1/1] (0.27ns)   --->   "%select_ln890_307 = select i1 %icmp_ln890_1498, i2 %add_ln691, i2 %c5_V"   --->   Operation 302 'select' 'select_ln890_307' <Predicate = (!icmp_ln890_1497)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln14798)   --->   "%select_ln890_308 = select i1 %icmp_ln890_1498, i4 0, i4 %div_i_i"   --->   Operation 303 'select' 'select_ln890_308' <Predicate = (!icmp_ln890_1497)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln14798_1)   --->   "%xor_ln890_5 = xor i1 %icmp_ln890_1498, i1 1"   --->   Operation 304 'xor' 'xor_ln890_5' <Predicate = (!icmp_ln890_1497)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln14798_1)   --->   "%and_ln890_8 = and i1 %empty_2677, i1 %xor_ln890_5"   --->   Operation 305 'and' 'and_ln890_8' <Predicate = (!icmp_ln890_1497)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 306 [1/1] (0.12ns)   --->   "%xor_ln890 = xor i1 %icmp_ln890_1498, i1 1"   --->   Operation 306 'xor' 'xor_ln890' <Predicate = (!icmp_ln890_1497)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 307 [1/1] (0.63ns)   --->   "%icmp_ln890_1499 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 307 'icmp' 'icmp_ln890_1499' <Predicate = (!icmp_ln890_1497)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_ln14800_1)   --->   "%and_ln890 = and i1 %icmp_ln890_1499, i1 %xor_ln890"   --->   Operation 308 'and' 'and_ln890' <Predicate = (!icmp_ln890_1497)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 309 [1/1] (0.59ns)   --->   "%icmp_ln890_1500 = icmp_eq  i9 %indvar_flatten167, i9 128"   --->   Operation 309 'icmp' 'icmp_ln890_1500' <Predicate = (!icmp_ln890_1497)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 310 [1/1] (0.12ns)   --->   "%and_ln890_1 = and i1 %icmp_ln890_1500, i1 %xor_ln890"   --->   Operation 310 'and' 'and_ln890_1' <Predicate = (!icmp_ln890_1497)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 311 [1/1] (0.70ns)   --->   "%add_ln691_1499 = add i6 %select_ln890, i6 1"   --->   Operation 311 'add' 'add_ln691_1499' <Predicate = (!icmp_ln890_1497)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln14798)   --->   "%div_i_i203_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1499, i32 1, i32 4"   --->   Operation 312 'partselect' 'div_i_i203_mid1' <Predicate = (!icmp_ln890_1497)> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln14798 = select i1 %and_ln890_1, i4 %div_i_i203_mid1, i4 %select_ln890_308" [./dut.cpp:14798]   --->   Operation 313 'select' 'select_ln14798' <Predicate = (!icmp_ln890_1497)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln14798_1)   --->   "%empty_2678 = trunc i6 %add_ln691_1499"   --->   Operation 314 'trunc' 'empty_2678' <Predicate = (!icmp_ln890_1497)> <Delay = 0.00>
ST_20 : Operation 315 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14798_1 = select i1 %and_ln890_1, i1 %empty_2678, i1 %and_ln890_8" [./dut.cpp:14798]   --->   Operation 315 'select' 'select_ln14798_1' <Predicate = (!icmp_ln890_1497)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node or_ln14800_1)   --->   "%xor_ln14798 = xor i1 %icmp_ln890_1500, i1 1" [./dut.cpp:14798]   --->   Operation 316 'xor' 'xor_ln14798' <Predicate = (!icmp_ln890_1497)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln14800_1)   --->   "%or_ln14798 = or i1 %icmp_ln890_1498, i1 %xor_ln14798" [./dut.cpp:14798]   --->   Operation 317 'or' 'or_ln14798' <Predicate = (!icmp_ln890_1497)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln14800_1)   --->   "%and_ln14798 = and i1 %and_ln890, i1 %or_ln14798" [./dut.cpp:14798]   --->   Operation 318 'and' 'and_ln14798' <Predicate = (!icmp_ln890_1497)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 319 [1/1] (0.29ns)   --->   "%select_ln890_309 = select i1 %and_ln890_1, i6 %add_ln691_1499, i6 %select_ln890"   --->   Operation 319 'select' 'select_ln890_309' <Predicate = (!icmp_ln890_1497)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node or_ln14800_1)   --->   "%or_ln14800 = or i1 %and_ln14798, i1 %and_ln890_1" [./dut.cpp:14800]   --->   Operation 320 'or' 'or_ln14800' <Predicate = (!icmp_ln890_1497)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 321 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14800_1 = or i1 %or_ln14800, i1 %icmp_ln890_1498" [./dut.cpp:14800]   --->   Operation 321 'or' 'or_ln14800_1' <Predicate = (!icmp_ln890_1497)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 322 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14800 = select i1 %or_ln14800_1, i5 0, i5 %c8_V" [./dut.cpp:14800]   --->   Operation 322 'select' 'select_ln14800' <Predicate = (!icmp_ln890_1497)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%ret_ln14852 = ret" [./dut.cpp:14852]   --->   Operation 323 'ret' 'ret_ln14852' <Predicate = (icmp_ln890_1497)> <Delay = 0.00>

State 21 <SV = 3> <Delay = 1.90>
ST_21 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln14808)   --->   "%zext_ln14808 = zext i2 %select_ln890_307" [./dut.cpp:14808]   --->   Operation 324 'zext' 'zext_ln14808' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln14808)   --->   "%shl_ln14808 = shl i5 %select_ln14800, i5 1" [./dut.cpp:14808]   --->   Operation 325 'shl' 'shl_ln14808' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14808 = add i5 %shl_ln14808, i5 %zext_ln14808" [./dut.cpp:14808]   --->   Operation 326 'add' 'add_ln14808' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14808, i4 %select_ln14798" [./dut.cpp:14808]   --->   Operation 327 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln14808_1 = zext i9 %or_ln" [./dut.cpp:14808]   --->   Operation 328 'zext' 'zext_ln14808_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14808_1" [./dut.cpp:14808]   --->   Operation 329 'getelementptr' 'local_A_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 330 [2/2] (1.20ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:14808]   --->   Operation 330 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 22 <SV = 4> <Delay = 1.20>
ST_22 : Operation 331 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_22_A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25_str"   --->   Operation 331 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 332 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_23_A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25_str"   --->   Operation 333 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln14798 = zext i1 %select_ln14798_1" [./dut.cpp:14798]   --->   Operation 334 'zext' 'zext_ln14798' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25_str"   --->   Operation 335 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%specloopname_ln14802 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1204" [./dut.cpp:14802]   --->   Operation 336 'specloopname' 'specloopname_ln14802' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 337 [1/2] (1.20ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:14808]   --->   Operation 337 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%data_split_V_addr170 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln14798" [./dut.cpp:14798]   --->   Operation 338 'getelementptr' 'data_split_V_addr170' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.38ns)   --->   "%br_ln14809 = br void" [./dut.cpp:14809]   --->   Operation 339 'br' 'br_ln14809' <Predicate = true> <Delay = 0.38>

State 23 <SV = 5> <Delay = 1.08>
ST_23 : Operation 340 [1/1] (0.00ns)   --->   "%n_V = phi i2 %add_ln691_1507, void %ifFalse, i2 0, void %.preheader"   --->   Operation 340 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 341 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %zext_ln1497, void %ifFalse, i512 %in_data_V, void %.preheader"   --->   Operation 341 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 342 [1/1] (0.43ns)   --->   "%add_ln691_1507 = add i2 %n_V, i2 1"   --->   Operation 342 'add' 'add_ln691_1507' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 343 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 343 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 344 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln14809 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:14809]   --->   Operation 345 'br' 'br_ln14809' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i2 %n_V"   --->   Operation 346 'zext' 'zext_ln878' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %p_Val2_s"   --->   Operation 347 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%data_split_V_addr_353 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:14810]   --->   Operation 348 'getelementptr' 'data_split_V_addr_353' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 349 [1/1] (0.74ns)   --->   "%store_ln14810 = store i256 %trunc_ln674, i1 %data_split_V_addr_353" [./dut.cpp:14810]   --->   Operation 349 'store' 'store_ln14810' <Predicate = (!icmp_ln878)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "%r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 350 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 351 [1/1] (0.34ns)   --->   "%icmp_ln878_69 = icmp_eq  i2 %add_ln691_1507, i2 2"   --->   Operation 351 'icmp' 'icmp_ln878_69' <Predicate = (!icmp_ln878)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %icmp_ln878_69, void %ifFalse, void %ifTrue"   --->   Operation 352 'br' 'br_ln878' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_23 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 353 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 24 <SV = 6> <Delay = 0.74>
ST_24 : Operation 354 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431"   --->   Operation 354 'specpipeline' 'specpipeline_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_24 : Operation 355 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1205"   --->   Operation 355 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_24 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i256 %r"   --->   Operation 356 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_24 : Operation 357 [2/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr170" [./dut.cpp:14814]   --->   Operation 357 'load' 'data_split_V_load' <Predicate = (!icmp_ln878 & icmp_ln878_69)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 25 <SV = 7> <Delay = 1.96>
ST_25 : Operation 358 [1/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr170" [./dut.cpp:14814]   --->   Operation 358 'load' 'data_split_V_load' <Predicate = (icmp_ln878_69)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_25 : Operation 359 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x152, i256 %data_split_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 359 'write' 'write_ln174' <Predicate = (icmp_ln878_69)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 360 'br' 'br_ln0' <Predicate = (icmp_ln878_69)> <Delay = 0.00>

State 26 <SV = 6> <Delay = 1.10>
ST_26 : Operation 361 [1/1] (0.70ns)   --->   "%add_ln691_1506 = add i5 %select_ln14800, i5 1"   --->   Operation 361 'add' 'add_ln691_1506' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 362 [1/1] (0.71ns)   --->   "%add_ln890_271 = add i9 %indvar_flatten167, i9 1"   --->   Operation 362 'add' 'add_ln890_271' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_320)   --->   "%or_ln890_2 = or i1 %and_ln890_1, i1 %icmp_ln890_1498"   --->   Operation 363 'or' 'or_ln890_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 364 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_320 = select i1 %or_ln890_2, i9 1, i9 %add_ln890_271"   --->   Operation 364 'select' 'select_ln890_320' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 365 [1/1] (0.76ns)   --->   "%add_ln890_272 = add i14 %indvar_flatten180, i14 1"   --->   Operation 365 'add' 'add_ln890_272' <Predicate = (!icmp_ln890_1498)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 366 [1/1] (0.34ns)   --->   "%select_ln890_321 = select i1 %icmp_ln890_1498, i14 1, i14 %add_ln890_272"   --->   Operation 366 'select' 'select_ln890_321' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 367 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten159') with incoming values : ('add_ln890_281') [20]  (0.387 ns)

 <State 2>: 0.983ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten145') with incoming values : ('select_ln890_334') [21]  (0 ns)
	'icmp' operation ('icmp_ln890336') [31]  (0.617 ns)
	'xor' operation ('xor_ln14678', ./dut.cpp:14678) [33]  (0.122 ns)
	'and' operation ('and_ln14678_1', ./dut.cpp:14678) [36]  (0.122 ns)
	'or' operation ('or_ln14679', ./dut.cpp:14679) [38]  (0.122 ns)

 <State 3>: 2.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('select_ln890_319') [49]  (0 ns)
	'icmp' operation ('icmp_ln890_1505') [59]  (0.6 ns)
	'select' operation ('select_ln890_315') [60]  (0.278 ns)
	'add' operation ('add_ln691_1504') [66]  (0.436 ns)
	'select' operation ('select_ln890_318') [70]  (0.278 ns)
	'add' operation ('add_ln14700', ./dut.cpp:14700) [72]  (0.707 ns)

 <State 4>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x18' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [80]  (1.22 ns)
	'store' operation ('store_ln14700', ./dut.cpp:14700) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:14668 [81]  (1.2 ns)

 <State 5>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten64') with incoming values : ('add_ln890_279') [91]  (0.387 ns)

 <State 6>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten34') with incoming values : ('select_ln890_333') [93]  (0 ns)
	'icmp' operation ('icmp_ln890_1512') [106]  (0.652 ns)
	'select' operation ('select_ln890_328') [107]  (0.293 ns)
	'add' operation ('add_ln691_1512') [118]  (0.706 ns)
	'select' operation ('select_ln14711', ./dut.cpp:14711) [121]  (0.351 ns)

 <State 7>: 1.91ns
The critical path consists of the following:
	'add' operation ('add_ln14721', ./dut.cpp:14721) [134]  (0.707 ns)
	'getelementptr' operation ('local_A_ping_V_addr_2', ./dut.cpp:14721) [137]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:14721) on array 'local_A_ping.V', ./dut.cpp:14667 [140]  (1.2 ns)

 <State 8>: 1.95ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:14721) on array 'local_A_ping.V', ./dut.cpp:14667 [140]  (1.2 ns)
	'store' operation ('store_ln14723', ./dut.cpp:14723) of variable 'trunc_ln674_87' on array 'data_split.V', ./dut.cpp:14706 [142]  (0.746 ns)

 <State 9>: 0.746ns
The critical path consists of the following:
	'getelementptr' operation ('data_split_V_36_addr_2', ./dut.cpp:14711) [145]  (0 ns)
	'load' operation ('data_split_V_36_load', ./dut.cpp:14727) on array 'data_split.V', ./dut.cpp:14706 [146]  (0.746 ns)

 <State 10>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_36_load', ./dut.cpp:14727) on array 'data_split.V', ./dut.cpp:14706 [146]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x152' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [147]  (1.22 ns)

 <State 11>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_280') [275]  (0.735 ns)
	'select' operation ('select_ln890_334') [276]  (0.301 ns)

 <State 12>: 2.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten72') with incoming values : ('select_ln890_314') [162]  (0 ns)
	'icmp' operation ('icmp_ln890_1503') [172]  (0.6 ns)
	'select' operation ('select_ln890_310') [173]  (0.278 ns)
	'add' operation ('add_ln691_1501') [179]  (0.436 ns)
	'select' operation ('select_ln890_313') [183]  (0.278 ns)
	'add' operation ('add_ln14750', ./dut.cpp:14750) [185]  (0.707 ns)

 <State 13>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x18' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [193]  (1.22 ns)
	'store' operation ('store_ln14750', ./dut.cpp:14750) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:14667 [194]  (1.2 ns)

 <State 14>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten137') with incoming values : ('add_ln890_276') [204]  (0.387 ns)

 <State 15>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten107') with incoming values : ('select_ln890_327') [206]  (0 ns)
	'icmp' operation ('icmp_ln890_1509') [219]  (0.652 ns)
	'select' operation ('select_ln890_322') [220]  (0.293 ns)
	'add' operation ('add_ln691_1509') [231]  (0.706 ns)
	'select' operation ('select_ln14761', ./dut.cpp:14761) [234]  (0.351 ns)

 <State 16>: 1.91ns
The critical path consists of the following:
	'add' operation ('add_ln14771', ./dut.cpp:14771) [247]  (0.707 ns)
	'getelementptr' operation ('local_A_pong_V_addr_1', ./dut.cpp:14771) [250]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:14771) on array 'local_A_pong.V', ./dut.cpp:14668 [253]  (1.2 ns)

 <State 17>: 1.95ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:14771) on array 'local_A_pong.V', ./dut.cpp:14668 [253]  (1.2 ns)
	'store' operation ('store_ln14773', ./dut.cpp:14773) of variable 'trunc_ln674_86' on array 'data_split.V', ./dut.cpp:14756 [255]  (0.746 ns)

 <State 18>: 0.746ns
The critical path consists of the following:
	'getelementptr' operation ('data_split_V_35_addr_2', ./dut.cpp:14761) [258]  (0 ns)
	'load' operation ('data_split_V_35_load', ./dut.cpp:14777) on array 'data_split.V', ./dut.cpp:14756 [259]  (0.746 ns)

 <State 19>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_35_load', ./dut.cpp:14777) on array 'data_split.V', ./dut.cpp:14756 [259]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x152' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [260]  (1.22 ns)

 <State 20>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten180') with incoming values : ('select_ln890_321') [283]  (0 ns)
	'icmp' operation ('icmp_ln890_1498') [296]  (0.652 ns)
	'select' operation ('select_ln890') [297]  (0.293 ns)
	'add' operation ('add_ln691_1499') [308]  (0.706 ns)
	'select' operation ('select_ln14798', ./dut.cpp:14798) [311]  (0.351 ns)

 <State 21>: 1.91ns
The critical path consists of the following:
	'add' operation ('add_ln14808', ./dut.cpp:14808) [324]  (0.707 ns)
	'getelementptr' operation ('local_A_ping_V_addr', ./dut.cpp:14808) [327]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:14808) on array 'local_A_ping.V', ./dut.cpp:14667 [329]  (1.2 ns)

 <State 22>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:14808) on array 'local_A_ping.V', ./dut.cpp:14667 [329]  (1.2 ns)

 <State 23>: 1.09ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1507') [333]  (0 ns)
	'add' operation ('add_ln691_1507') [335]  (0.436 ns)
	'icmp' operation ('icmp_ln878_69') [348]  (0.343 ns)
	blocking operation 0.31 ns on control path)

 <State 24>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:14814) on array 'data_split.V', ./dut.cpp:14793 [351]  (0.746 ns)

 <State 25>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:14814) on array 'data_split.V', ./dut.cpp:14793 [351]  (0.746 ns)
	fifo write on port 'fifo_A_PE_3_0_x152' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [352]  (1.22 ns)

 <State 26>: 1.11ns
The critical path consists of the following:
	'add' operation ('add_ln890_272') [361]  (0.765 ns)
	'select' operation ('select_ln890_321') [362]  (0.342 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
