# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do SystemVerilogUART_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Art/Desktop/SystemVerilogUART {C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:39 on Apr 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Art/Desktop/SystemVerilogUART" C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 15:25:39 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:52 on Apr 07,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 15:25:52 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:52 on Apr 07,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv 
# -- Compiling module uart_testbench
# 
# Top level modules:
# 	uart_testbench
# End time: 15:25:52 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.uart_testbench
# vsim -gui -l msim_transcript work.uart_testbench 
# Start time: 15:26:06 on Apr 07,2019
# Loading sv_std.std
# Loading work.uart_testbench
# Loading work.uart_tx
# Loading work.uart_rx
add wave -position insertpoint sim:/uart_testbench/uart_tx_inst/*
# Break key hit
add wave -position insertpoint sim:/uart_testbench/uart_rx_inst/*
run -all
# RX Failed
# ** Note: $stop    : C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv(57)
#    Time: 78170 ns  Iteration: 1  Instance: /uart_testbench
# Break in Module uart_testbench at C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv line 57
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:10 on Apr 07,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 15:30:10 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:10 on Apr 07,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv 
# -- Compiling module uart_testbench
# 
# Top level modules:
# 	uart_testbench
# End time: 15:30:10 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.uart_testbench
# End time: 15:30:24 on Apr 07,2019, Elapsed time: 0:04:18
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.uart_testbench 
# Start time: 15:30:24 on Apr 07,2019
# Loading sv_std.std
# Loading work.uart_testbench
# Loading work.uart_tx
# Loading work.uart_rx
add wave -position insertpoint sim:/uart_testbench/uart_rx_inst/*
run -all
# RX Failed
# ** Note: $stop    : C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv(57)
#    Time: 78170 ns  Iteration: 1  Instance: /uart_testbench
# Break in Module uart_testbench at C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv line 57
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:09 on Apr 07,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 15:33:09 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:09 on Apr 07,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv 
# -- Compiling module uart_testbench
# 
# Top level modules:
# 	uart_testbench
# End time: 15:33:09 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:20 on Apr 07,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 15:33:20 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:20 on Apr 07,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv 
# -- Compiling module uart_testbench
# 
# Top level modules:
# 	uart_testbench
# End time: 15:33:20 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.uart_rx work.uart_testbench work.uart_tx
# End time: 15:33:41 on Apr 07,2019, Elapsed time: 0:03:17
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.uart_rx work.uart_testbench work.uart_tx 
# Start time: 15:33:41 on Apr 07,2019
# Loading sv_std.std
# Loading work.uart_rx
# Loading work.uart_testbench
# Loading work.uart_tx
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:46 on Apr 07,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 15:33:46 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:46 on Apr 07,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv 
# -- Compiling module uart_testbench
# 
# Top level modules:
# 	uart_testbench
# End time: 15:33:46 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.uart_testbench
# End time: 15:33:54 on Apr 07,2019, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.uart_testbench 
# Start time: 15:33:54 on Apr 07,2019
# Loading sv_std.std
# Loading work.uart_testbench
# Loading work.uart_tx
# Loading work.uart_rx
add wave -position insertpoint sim:/uart_testbench/uart_rx_inst/*
run -all
# RX Failed
# ** Note: $stop    : C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv(58)
#    Time: 86850 ns  Iteration: 1  Instance: /uart_testbench
# Break in Module uart_testbench at C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv line 58
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:58 on Apr 07,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 15:38:58 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:58 on Apr 07,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv 
# -- Compiling module uart_testbench
# 
# Top level modules:
# 	uart_testbench
# End time: 15:38:58 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:58 on Apr 07,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 15:38:58 on Apr 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.uart_testbench
# End time: 15:39:08 on Apr 07,2019, Elapsed time: 0:05:14
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.uart_testbench 
# Start time: 15:39:08 on Apr 07,2019
# Loading sv_std.std
# Loading work.uart_testbench
# Loading work.uart_tx
# Loading work.uart_rx
add wave -position insertpoint sim:/uart_testbench/uart_rx_inst/*
run -all
# RX Passed
# ** Note: $stop    : C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv(56)
#    Time: 86850 ns  Iteration: 1  Instance: /uart_testbench
# Break in Module uart_testbench at C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv line 56
