#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Jul 12 10:08:09 2025
# Process ID: 29024
# Current directory: F:/FPGA/buzzer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22304 F:\FPGA\buzzer\buzzer.xpr
# Log file: F:/FPGA/buzzer/vivado.log
# Journal file: F:/FPGA/buzzer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/buzzer/buzzer.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'F:/FPGA/buzzer/buzzer.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1250.227 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 10:09:37 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 10:09:37 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-02:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1250.227 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81B00A
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
import_files -norecurse {F:/FPGA/project_shift_register/project_shift_register.srcs/sources_1/new/fnd_cycle.v C:/Users/pscsp/Downloads/PWM_2021/PWM.srcs/sources_1/new/pwm_duty_cycle_control.v F:/FPGA/project_shift_register/project_shift_register.srcs/sources_1/new/fnd_controller.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open F:/FPGA/buzzer/buzzer.srcs/sources_1/new/pwm_servo.v w ]
add_files F:/FPGA/buzzer/buzzer.srcs/sources_1/new/pwm_servo.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 10:37:16 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 10:37:16 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
close [ open F:/FPGA/buzzer/buzzer.srcs/sources_1/new/oven_fnd.v w ]
add_files F:/FPGA/buzzer/buzzer.srcs/sources_1/new/oven_fnd.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 10:46:36 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 10:46:36 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
import_files -norecurse F:/FPGA/project_shift_register/project_shift_register.srcs/sources_1/new/tick_generator.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 10:48:35 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 10:48:35 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 10:49:33 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 10:49:33 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 10:50:38 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 10:50:38 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 11:19:45 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 11:19:45 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 11:26:07 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 11:26:07 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 11:30:55 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 11:30:55 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 11:35:55 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 11:35:55 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 11:42:42 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 11:42:42 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 11:50:49 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 11:50:49 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 11:54:19 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 11:54:19 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 11:56:52 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 11:56:52 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 12:02:24 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 12:02:24 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 12:34:01 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 12:34:01 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 15:07:10 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 15:07:10 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 15:10:55 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 15:10:55 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 15:12:48 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 15:12:48 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 15:16:26 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 15:16:26 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 15:25:49 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 15:25:49 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 15:28:39 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 15:28:39 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 15:33:00 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 15:33:00 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 15:46:07 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 15:46:07 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 15:53:04 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 15:53:04 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 16:00:07 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 16:00:07 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 16:07:54 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 16:07:54 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 16:11:41 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 16:11:41 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 16:55:16 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 16:55:16 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 17:02:12 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 17:02:12 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 17:25:45 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 17:25:45 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 17:29:00 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 17:29:00 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 17:39:21 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 17:39:21 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 17:44:38 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 17:44:38 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 17:52:25 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 17:52:25 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 17:56:05 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 17:56:05 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 17:56:31 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 17:56:31 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 18:02:02 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 18:02:02 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 18:19:53 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 18:19:53 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 18:28:07 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 18:28:07 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 18:29:33 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 18:29:33 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 18:32:46 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 18:32:46 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 18:41:29 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 18:41:29 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 18:43:27 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 18:43:27 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 18:49:59 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 18:49:59 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 19:11:05 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 19:11:05 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 19:12:13 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 19:12:14 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 19:16:28 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 19:16:28 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 19:21:02 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 19:21:02 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 19:31:28 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 19:31:28 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 19:35:19 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 19:35:19 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA/buzzer/buzzer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jul 12 19:35:46 2025] Launched synth_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/synth_1/runme.log
[Sat Jul 12 19:35:46 2025] Launched impl_1...
Run output will be captured here: F:/FPGA/buzzer/buzzer.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/buzzer/buzzer.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge_detector
INFO: [VRFC 10-311] analyzing module btn_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/buzzer_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/fnd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller_row
INFO: [VRFC 10-311] analyzing module fnd_display_row
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-311] analyzing module fnd_digit_select
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-311] analyzing module fnd_display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/fnd_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/freq_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/oven_fnd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oven_fnd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/pwm_duty_cycle_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_duty_cycle_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/pwm_servo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_servo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-311] analyzing module tick_generator_1s
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'input_data' [F:/FPGA/buzzer/buzzer.srcs/sources_1/new/oven_fnd.v:117]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 4. Module btn_edge_detector(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 43. Module btn_debounce(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 4. Module btn_edge_detector(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 43. Module btn_debounce(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator_default
Compiling module xil_defaultlib.tick_generator_1s
Compiling module xil_defaultlib.btn_debounce(WIDTH=3'b101)
Compiling module xil_defaultlib.btn_edge_detector(WIDTH=3'b101)
Compiling module xil_defaultlib.freq_generator
Compiling module xil_defaultlib.buzzer_sequence
Compiling module xil_defaultlib.fnd_digit_select
Compiling module xil_defaultlib.fnd_display_row
Compiling module xil_defaultlib.fnd_controller_row
Compiling module xil_defaultlib.fnd_cycle
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.fnd_display
Compiling module xil_defaultlib.fnd_controller
Compiling module xil_defaultlib.oven_fnd
Compiling module xil_defaultlib.pwm_duty_cycle_control
Compiling module xil_defaultlib.pwm_servo
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 12 19:58:15 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3139.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3189.289 ; gain = 49.551
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge_detector
INFO: [VRFC 10-311] analyzing module btn_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/buzzer_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/fnd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller_row
INFO: [VRFC 10-311] analyzing module fnd_display_row
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-311] analyzing module fnd_digit_select
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-311] analyzing module fnd_display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/fnd_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/freq_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/oven_fnd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oven_fnd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/pwm_duty_cycle_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_duty_cycle_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/pwm_servo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_servo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-311] analyzing module tick_generator_1s
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'input_data' [F:/FPGA/buzzer/buzzer.srcs/sources_1/new/oven_fnd.v:117]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 4. Module btn_edge_detector(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 43. Module btn_debounce(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 4. Module btn_edge_detector(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 43. Module btn_debounce(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator_default
Compiling module xil_defaultlib.tick_generator_1s
Compiling module xil_defaultlib.btn_debounce(WIDTH=3'b101)
Compiling module xil_defaultlib.btn_edge_detector(WIDTH=3'b101)
Compiling module xil_defaultlib.freq_generator
Compiling module xil_defaultlib.buzzer_sequence
Compiling module xil_defaultlib.fnd_digit_select
Compiling module xil_defaultlib.fnd_display_row
Compiling module xil_defaultlib.fnd_controller_row
Compiling module xil_defaultlib.fnd_cycle
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.fnd_display
Compiling module xil_defaultlib.fnd_controller
Compiling module xil_defaultlib.oven_fnd
Compiling module xil_defaultlib.pwm_duty_cycle_control
Compiling module xil_defaultlib.pwm_servo
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3189.289 ; gain = 0.000
run all
$finish called at time : 145000100 ns : File "F:/FPGA/buzzer/buzzer.srcs/sim_1/new/tb_top.v" Line 62
run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3193.254 ; gain = 3.965
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge_detector
INFO: [VRFC 10-311] analyzing module btn_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/buzzer_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/fnd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller_row
INFO: [VRFC 10-311] analyzing module fnd_display_row
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-311] analyzing module fnd_digit_select
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-311] analyzing module fnd_display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/fnd_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/freq_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/oven_fnd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oven_fnd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/pwm_duty_cycle_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_duty_cycle_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/pwm_servo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_servo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-311] analyzing module tick_generator_1s
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'input_data' [F:/FPGA/buzzer/buzzer.srcs/sources_1/new/oven_fnd.v:117]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 4. Module btn_edge_detector(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 43. Module btn_debounce(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 4. Module btn_edge_detector(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 43. Module btn_debounce(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator_default
Compiling module xil_defaultlib.tick_generator_1s
Compiling module xil_defaultlib.btn_debounce(WIDTH=3'b101)
Compiling module xil_defaultlib.btn_edge_detector(WIDTH=3'b101)
Compiling module xil_defaultlib.freq_generator
Compiling module xil_defaultlib.buzzer_sequence
Compiling module xil_defaultlib.fnd_digit_select
Compiling module xil_defaultlib.fnd_display_row
Compiling module xil_defaultlib.fnd_controller_row
Compiling module xil_defaultlib.fnd_cycle
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.fnd_display
Compiling module xil_defaultlib.fnd_controller
Compiling module xil_defaultlib.oven_fnd
Compiling module xil_defaultlib.pwm_duty_cycle_control
Compiling module xil_defaultlib.pwm_servo
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3322.922 ; gain = 0.000
run all
$finish called at time : 145000100 ns : File "F:/FPGA/buzzer/buzzer.srcs/sim_1/new/tb_top.v" Line 62
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3323.109 ; gain = 0.188
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge_detector
INFO: [VRFC 10-311] analyzing module btn_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/buzzer_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/fnd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller_row
INFO: [VRFC 10-311] analyzing module fnd_display_row
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-311] analyzing module fnd_digit_select
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-311] analyzing module fnd_display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/fnd_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/freq_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/oven_fnd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oven_fnd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/pwm_duty_cycle_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_duty_cycle_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/pwm_servo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_servo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-311] analyzing module tick_generator_1s
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'input_data' [F:/FPGA/buzzer/buzzer.srcs/sources_1/new/oven_fnd.v:117]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 4. Module btn_edge_detector(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 43. Module btn_debounce(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 4. Module btn_edge_detector(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 43. Module btn_debounce(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator_default
Compiling module xil_defaultlib.tick_generator_1s
Compiling module xil_defaultlib.btn_debounce(WIDTH=3'b101)
Compiling module xil_defaultlib.btn_edge_detector(WIDTH=3'b101)
Compiling module xil_defaultlib.freq_generator
Compiling module xil_defaultlib.buzzer_sequence
Compiling module xil_defaultlib.fnd_digit_select
Compiling module xil_defaultlib.fnd_display_row
Compiling module xil_defaultlib.fnd_controller_row
Compiling module xil_defaultlib.fnd_cycle
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.fnd_display
Compiling module xil_defaultlib.fnd_controller
Compiling module xil_defaultlib.oven_fnd
Compiling module xil_defaultlib.pwm_duty_cycle_control
Compiling module xil_defaultlib.pwm_servo
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3323.301 ; gain = 0.184
run all
$finish called at time : 145000100 ns : File "F:/FPGA/buzzer/buzzer.srcs/sim_1/new/tb_top.v" Line 62
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 3323.422 ; gain = 0.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge_detector
INFO: [VRFC 10-311] analyzing module btn_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/buzzer_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer_sequence
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/fnd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller_row
INFO: [VRFC 10-311] analyzing module fnd_display_row
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-311] analyzing module fnd_digit_select
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-311] analyzing module fnd_display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/fnd_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/freq_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/oven_fnd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oven_fnd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/pwm_duty_cycle_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_duty_cycle_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/pwm_servo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_servo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-311] analyzing module tick_generator_1s
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/buzzer/buzzer.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'input_data' [F:/FPGA/buzzer/buzzer.srcs/sources_1/new/oven_fnd.v:117]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 4. Module btn_edge_detector(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 43. Module btn_debounce(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 4. Module btn_edge_detector(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FPGA/buzzer/buzzer.srcs/sources_1/imports/sources_1/imports/new/btn_debouncer.v" Line 43. Module btn_debounce(WIDTH=3'b101) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tick_generator_default
Compiling module xil_defaultlib.tick_generator_1s
Compiling module xil_defaultlib.btn_debounce(WIDTH=3'b101)
Compiling module xil_defaultlib.btn_edge_detector(WIDTH=3'b101)
Compiling module xil_defaultlib.freq_generator
Compiling module xil_defaultlib.buzzer_sequence
Compiling module xil_defaultlib.fnd_digit_select
Compiling module xil_defaultlib.fnd_display_row
Compiling module xil_defaultlib.fnd_controller_row
Compiling module xil_defaultlib.fnd_cycle
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.fnd_display
Compiling module xil_defaultlib.fnd_controller
Compiling module xil_defaultlib.oven_fnd
Compiling module xil_defaultlib.pwm_duty_cycle_control
Compiling module xil_defaultlib.pwm_servo
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3323.422 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3323.785 ; gain = 0.363
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA/buzzer/buzzer.sim/sim_1/behav/xsim'
"xelab -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669c23fdcc254593938f9e992854b7ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'input_data' [F:/FPGA/buzzer/buzzer.srcs/sources_1/new/oven_fnd.v:117]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3323.785 ; gain = 0.000
run all
$finish called at time : 235000100 ns : File "F:/FPGA/buzzer/buzzer.srcs/sim_1/new/tb_top.v" Line 62
run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 3324.543 ; gain = 0.758
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
