#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16b51a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16c8990 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x16b5630 .functor NOT 1, L_0x17240b0, C4<0>, C4<0>, C4<0>;
L_0x1723e40 .functor XOR 12, L_0x1723d00, L_0x1723da0, C4<000000000000>, C4<000000000000>;
L_0x1723fa0 .functor XOR 12, L_0x1723e40, L_0x1723f00, C4<000000000000>, C4<000000000000>;
v0x171fd30_0 .net *"_ivl_10", 11 0, L_0x1723f00;  1 drivers
v0x171fe30_0 .net *"_ivl_12", 11 0, L_0x1723fa0;  1 drivers
v0x171ff10_0 .net *"_ivl_2", 11 0, L_0x1723c60;  1 drivers
v0x171ffd0_0 .net *"_ivl_4", 11 0, L_0x1723d00;  1 drivers
v0x17200b0_0 .net *"_ivl_6", 11 0, L_0x1723da0;  1 drivers
v0x17201e0_0 .net *"_ivl_8", 11 0, L_0x1723e40;  1 drivers
v0x17202c0_0 .var "clk", 0 0;
v0x1720360_0 .net "in", 0 0, v0x171eb30_0;  1 drivers
v0x1720400_0 .net "next_state_dut", 9 0, v0x171f6e0_0;  1 drivers
v0x1720530_0 .net "next_state_ref", 9 0, L_0x17234e0;  1 drivers
v0x1720640_0 .net "out1_dut", 0 0, v0x171f7a0_0;  1 drivers
v0x17206e0_0 .net "out1_ref", 0 0, L_0x16b8480;  1 drivers
v0x1720780_0 .net "out2_dut", 0 0, v0x171f870_0;  1 drivers
v0x1720820_0 .net "out2_ref", 0 0, L_0x16b9320;  1 drivers
v0x17208f0_0 .net "state", 9 0, v0x171ee60_0;  1 drivers
v0x1720990_0 .var/2u "stats1", 287 0;
v0x1720a30_0 .var/2u "strobe", 0 0;
v0x1720be0_0 .net "tb_match", 0 0, L_0x17240b0;  1 drivers
v0x1720cb0_0 .net "tb_mismatch", 0 0, L_0x16b5630;  1 drivers
v0x1720d50_0 .net "wavedrom_enable", 0 0, v0x171f0a0_0;  1 drivers
v0x1720e20_0 .net "wavedrom_title", 511 0, v0x171f160_0;  1 drivers
L_0x1723c60 .concat [ 1 1 10 0], L_0x16b9320, L_0x16b8480, L_0x17234e0;
L_0x1723d00 .concat [ 1 1 10 0], L_0x16b9320, L_0x16b8480, L_0x17234e0;
L_0x1723da0 .concat [ 1 1 10 0], v0x171f870_0, v0x171f7a0_0, v0x171f6e0_0;
L_0x1723f00 .concat [ 1 1 10 0], L_0x16b9320, L_0x16b8480, L_0x17234e0;
L_0x17240b0 .cmp/eeq 12, L_0x1723c60, L_0x1723fa0;
S_0x16c8b20 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x16c8990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x16b8480 .functor OR 1, L_0x1720f70, L_0x1721010, C4<0>, C4<0>;
L_0x16b9320 .functor OR 1, L_0x17211a0, L_0x1721240, C4<0>, C4<0>;
L_0x16b9a70 .functor OR 1, L_0x1721720, L_0x17217c0, C4<0>, C4<0>;
L_0x16b6480 .functor OR 1, L_0x16b9a70, L_0x1721950, C4<0>, C4<0>;
L_0x16d64f0 .functor OR 1, L_0x16b6480, L_0x1721ac0, C4<0>, C4<0>;
L_0x16f51c0 .functor AND 1, L_0x1721400, L_0x16d64f0, C4<1>, C4<1>;
L_0x1721ea0 .functor OR 1, L_0x1721cf0, L_0x1721d90, C4<0>, C4<0>;
L_0x1722050 .functor OR 1, L_0x1721ea0, L_0x1721fb0, C4<0>, C4<0>;
L_0x17221b0 .functor AND 1, v0x171eb30_0, L_0x1722050, C4<1>, C4<1>;
L_0x1721e30 .functor AND 1, v0x171eb30_0, L_0x1722270, C4<1>, C4<1>;
L_0x17226f0 .functor AND 1, v0x171eb30_0, L_0x1722440, C4<1>, C4<1>;
L_0x1722890 .functor AND 1, v0x171eb30_0, L_0x1722760, C4<1>, C4<1>;
L_0x1722a60 .functor AND 1, v0x171eb30_0, L_0x17229c0, C4<1>, C4<1>;
L_0x1722c90 .functor AND 1, v0x171eb30_0, L_0x1722b50, C4<1>, C4<1>;
L_0x1722950 .functor OR 1, L_0x1722e00, L_0x1722ea0, C4<0>, C4<0>;
L_0x17230f0 .functor AND 1, v0x171eb30_0, L_0x1722950, C4<1>, C4<1>;
L_0x17233a0 .functor AND 1, L_0x1722bf0, L_0x1723240, C4<1>, C4<1>;
L_0x1723a60 .functor AND 1, L_0x1723850, L_0x17239c0, C4<1>, C4<1>;
v0x16b8630_0 .net *"_ivl_1", 0 0, L_0x1720f70;  1 drivers
v0x16b9430_0 .net *"_ivl_100", 0 0, L_0x1723850;  1 drivers
v0x16b94d0_0 .net *"_ivl_102", 0 0, L_0x17239c0;  1 drivers
v0x16b9ce0_0 .net *"_ivl_104", 0 0, L_0x1723a60;  1 drivers
v0x16b9d80_0 .net *"_ivl_15", 0 0, L_0x1721400;  1 drivers
v0x16b65d0_0 .net *"_ivl_17", 4 0, L_0x1721530;  1 drivers
v0x16b6670_0 .net *"_ivl_19", 0 0, L_0x1721720;  1 drivers
v0x171b630_0 .net *"_ivl_21", 0 0, L_0x17217c0;  1 drivers
v0x171b710_0 .net *"_ivl_22", 0 0, L_0x16b9a70;  1 drivers
v0x171b7f0_0 .net *"_ivl_25", 0 0, L_0x1721950;  1 drivers
v0x171b8d0_0 .net *"_ivl_26", 0 0, L_0x16b6480;  1 drivers
v0x171b9b0_0 .net *"_ivl_29", 0 0, L_0x1721ac0;  1 drivers
v0x171ba90_0 .net *"_ivl_3", 0 0, L_0x1721010;  1 drivers
v0x171bb70_0 .net *"_ivl_30", 0 0, L_0x16d64f0;  1 drivers
v0x171bc50_0 .net *"_ivl_33", 0 0, L_0x16f51c0;  1 drivers
v0x171bd10_0 .net *"_ivl_37", 0 0, L_0x1721cf0;  1 drivers
v0x171bdf0_0 .net *"_ivl_39", 0 0, L_0x1721d90;  1 drivers
v0x171bed0_0 .net *"_ivl_40", 0 0, L_0x1721ea0;  1 drivers
v0x171bfb0_0 .net *"_ivl_43", 0 0, L_0x1721fb0;  1 drivers
v0x171c090_0 .net *"_ivl_44", 0 0, L_0x1722050;  1 drivers
v0x171c170_0 .net *"_ivl_47", 0 0, L_0x17221b0;  1 drivers
v0x171c230_0 .net *"_ivl_51", 0 0, L_0x1722270;  1 drivers
v0x171c310_0 .net *"_ivl_53", 0 0, L_0x1721e30;  1 drivers
v0x171c3d0_0 .net *"_ivl_57", 0 0, L_0x1722440;  1 drivers
v0x171c4b0_0 .net *"_ivl_59", 0 0, L_0x17226f0;  1 drivers
v0x171c570_0 .net *"_ivl_63", 0 0, L_0x1722760;  1 drivers
v0x171c650_0 .net *"_ivl_65", 0 0, L_0x1722890;  1 drivers
v0x171c710_0 .net *"_ivl_69", 0 0, L_0x17229c0;  1 drivers
v0x171c7f0_0 .net *"_ivl_7", 0 0, L_0x17211a0;  1 drivers
v0x171c8d0_0 .net *"_ivl_71", 0 0, L_0x1722a60;  1 drivers
v0x171c990_0 .net *"_ivl_75", 0 0, L_0x1722b50;  1 drivers
v0x171ca70_0 .net *"_ivl_77", 0 0, L_0x1722c90;  1 drivers
v0x171cb30_0 .net *"_ivl_81", 0 0, L_0x1722e00;  1 drivers
v0x171ce20_0 .net *"_ivl_83", 0 0, L_0x1722ea0;  1 drivers
v0x171cf00_0 .net *"_ivl_84", 0 0, L_0x1722950;  1 drivers
v0x171cfe0_0 .net *"_ivl_87", 0 0, L_0x17230f0;  1 drivers
v0x171d0a0_0 .net *"_ivl_9", 0 0, L_0x1721240;  1 drivers
v0x171d180_0 .net *"_ivl_91", 0 0, L_0x1722bf0;  1 drivers
v0x171d240_0 .net *"_ivl_93", 0 0, L_0x1723240;  1 drivers
v0x171d320_0 .net *"_ivl_95", 0 0, L_0x17233a0;  1 drivers
v0x171d3e0_0 .net "in", 0 0, v0x171eb30_0;  alias, 1 drivers
v0x171d4a0_0 .net "next_state", 9 0, L_0x17234e0;  alias, 1 drivers
v0x171d580_0 .net "out1", 0 0, L_0x16b8480;  alias, 1 drivers
v0x171d640_0 .net "out2", 0 0, L_0x16b9320;  alias, 1 drivers
v0x171d700_0 .net "state", 9 0, v0x171ee60_0;  alias, 1 drivers
L_0x1720f70 .part v0x171ee60_0, 8, 1;
L_0x1721010 .part v0x171ee60_0, 9, 1;
L_0x17211a0 .part v0x171ee60_0, 7, 1;
L_0x1721240 .part v0x171ee60_0, 9, 1;
L_0x1721400 .reduce/nor v0x171eb30_0;
L_0x1721530 .part v0x171ee60_0, 0, 5;
L_0x1721720 .reduce/or L_0x1721530;
L_0x17217c0 .part v0x171ee60_0, 7, 1;
L_0x1721950 .part v0x171ee60_0, 8, 1;
L_0x1721ac0 .part v0x171ee60_0, 9, 1;
L_0x1721cf0 .part v0x171ee60_0, 0, 1;
L_0x1721d90 .part v0x171ee60_0, 8, 1;
L_0x1721fb0 .part v0x171ee60_0, 9, 1;
L_0x1722270 .part v0x171ee60_0, 1, 1;
L_0x1722440 .part v0x171ee60_0, 2, 1;
L_0x1722760 .part v0x171ee60_0, 3, 1;
L_0x17229c0 .part v0x171ee60_0, 4, 1;
L_0x1722b50 .part v0x171ee60_0, 5, 1;
L_0x1722e00 .part v0x171ee60_0, 6, 1;
L_0x1722ea0 .part v0x171ee60_0, 7, 1;
L_0x1722bf0 .reduce/nor v0x171eb30_0;
L_0x1723240 .part v0x171ee60_0, 5, 1;
LS_0x17234e0_0_0 .concat8 [ 1 1 1 1], L_0x16f51c0, L_0x17221b0, L_0x1721e30, L_0x17226f0;
LS_0x17234e0_0_4 .concat8 [ 1 1 1 1], L_0x1722890, L_0x1722a60, L_0x1722c90, L_0x17230f0;
LS_0x17234e0_0_8 .concat8 [ 1 1 0 0], L_0x17233a0, L_0x1723a60;
L_0x17234e0 .concat8 [ 4 4 2 0], LS_0x17234e0_0_0, LS_0x17234e0_0_4, LS_0x17234e0_0_8;
L_0x1723850 .reduce/nor v0x171eb30_0;
L_0x17239c0 .part v0x171ee60_0, 6, 1;
S_0x171d880 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x16c8990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x171e8b0_0 .net "clk", 0 0, v0x17202c0_0;  1 drivers
v0x171e990_0 .var/2s "errored1", 31 0;
v0x171ea70_0 .var/2s "errored2", 31 0;
v0x171eb30_0 .var "in", 0 0;
v0x171ebd0_0 .net "next_state_dut", 9 0, v0x171f6e0_0;  alias, 1 drivers
v0x171ece0_0 .net "next_state_ref", 9 0, L_0x17234e0;  alias, 1 drivers
v0x171eda0_0 .var/2s "onehot_error", 31 0;
v0x171ee60_0 .var "state", 9 0;
v0x171ef20_0 .var "state_error", 9 0;
v0x171efe0_0 .net "tb_match", 0 0, L_0x17240b0;  alias, 1 drivers
v0x171f0a0_0 .var "wavedrom_enable", 0 0;
v0x171f160_0 .var "wavedrom_title", 511 0;
E_0x16c47d0 .event negedge, v0x171e8b0_0;
E_0x16c4a20 .event posedge, v0x171e8b0_0;
S_0x171dac0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x171d880;
 .timescale -12 -12;
v0x171dd00_0 .var/2s "i", 31 0;
E_0x16c40a0/0 .event negedge, v0x171e8b0_0;
E_0x16c40a0/1 .event posedge, v0x171e8b0_0;
E_0x16c40a0 .event/or E_0x16c40a0/0, E_0x16c40a0/1;
S_0x171de00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x171d880;
 .timescale -12 -12;
v0x171e000_0 .var/2s "i", 31 0;
S_0x171e0e0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x171d880;
 .timescale -12 -12;
v0x171e2c0_0 .var/2s "i", 31 0;
S_0x171e3a0 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x171d880;
 .timescale -12 -12;
v0x171e580_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x171e680 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x171d880;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x171f340 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x16c8990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
v0x171f5d0_0 .net "in", 0 0, v0x171eb30_0;  alias, 1 drivers
v0x171f6e0_0 .var "next_state", 9 0;
v0x171f7a0_0 .var "out1", 0 0;
v0x171f870_0 .var "out2", 0 0;
v0x171f910_0 .net "state", 9 0, v0x171ee60_0;  alias, 1 drivers
E_0x16aba20 .event anyedge, v0x171d3e0_0, v0x171d700_0;
S_0x171fb10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x16c8990;
 .timescale -12 -12;
E_0x16fd880 .event anyedge, v0x1720a30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1720a30_0;
    %nor/r;
    %assign/vec4 v0x1720a30_0, 0;
    %wait E_0x16fd880;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x171d880;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x171e990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x171ea70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x171eda0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x171ef20_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x171d880;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16c4a20;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x16c40a0;
    %load/vec4 v0x171ef20_0;
    %load/vec4 v0x171ece0_0;
    %load/vec4 v0x171ebd0_0;
    %xor;
    %or;
    %assign/vec4 v0x171ef20_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x171d880;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x171ee60_0, 0;
    %wait E_0x16c47d0;
    %fork t_1, S_0x171dac0;
    %jmp t_0;
    .scope S_0x171dac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x171dd00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x171dd00_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x16c40a0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x171dd00_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x171ee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x171eb30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x171dd00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x171dd00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x171d880;
t_0 %join;
    %fork t_3, S_0x171de00;
    %jmp t_2;
    .scope S_0x171de00;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x171e000_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x171e000_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x16c40a0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x171e000_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x171ee60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x171eb30_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x171e000_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x171e000_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x171d880;
t_2 %join;
    %wait E_0x16c47d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x171e680;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16c40a0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x171ee60_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x171eb30_0, 0;
    %load/vec4 v0x171efe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x171eda0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x171eda0_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x171e990_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16c40a0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x171ee60_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x171eb30_0, 0;
    %load/vec4 v0x171efe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x171e990_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x171e990_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x171eda0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x171e990_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x171ea70_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16c40a0;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x171ee60_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x171eb30_0, 0;
    %load/vec4 v0x171efe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x171ea70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x171ea70_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x171eda0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x171ea70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x171eda0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x171e990_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x171ea70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x171e0e0;
    %jmp t_4;
    .scope S_0x171e0e0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x171e2c0_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x171e2c0_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x171ef20_0;
    %load/vec4 v0x171e2c0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x171e2c0_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x171e2c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x171e2c0_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x171d880;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x171f340;
T_6 ;
    %wait E_0x16aba20;
    %load/vec4 v0x171f5d0_0;
    %inv;
    %load/vec4 v0x171f910_0;
    %parti/s 5, 0, 2;
    %or/r;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 7, 4;
    %or;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 8, 5;
    %or;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 9, 5;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171f6e0_0, 4, 1;
    %load/vec4 v0x171f5d0_0;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 8, 5;
    %or;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 9, 5;
    %or;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171f6e0_0, 4, 1;
    %load/vec4 v0x171f5d0_0;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171f6e0_0, 4, 1;
    %load/vec4 v0x171f5d0_0;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171f6e0_0, 4, 1;
    %load/vec4 v0x171f5d0_0;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 3, 3;
    %and;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171f6e0_0, 4, 1;
    %load/vec4 v0x171f5d0_0;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 4, 4;
    %and;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171f6e0_0, 4, 1;
    %load/vec4 v0x171f5d0_0;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 5, 4;
    %and;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171f6e0_0, 4, 1;
    %load/vec4 v0x171f5d0_0;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 7, 4;
    %or;
    %and;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171f6e0_0, 4, 1;
    %load/vec4 v0x171f5d0_0;
    %inv;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 5, 4;
    %and;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171f6e0_0, 4, 1;
    %load/vec4 v0x171f5d0_0;
    %inv;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 6, 4;
    %and;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x171f6e0_0, 4, 1;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 9, 5;
    %or;
    %store/vec4 v0x171f7a0_0, 0, 1;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x171f910_0;
    %parti/s 1, 9, 5;
    %or;
    %store/vec4 v0x171f870_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x16c8990;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17202c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1720a30_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x16c8990;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x17202c0_0;
    %inv;
    %store/vec4 v0x17202c0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x16c8990;
T_9 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x171e8b0_0, v0x1720cb0_0, v0x1720360_0, v0x17208f0_0, v0x1720530_0, v0x1720400_0, v0x17206e0_0, v0x1720640_0, v0x1720820_0, v0x1720780_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x16c8990;
T_10 ;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_10.3 ;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_10.5 ;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1720990_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x16c8990;
T_11 ;
    %wait E_0x16c40a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1720990_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720990_0, 4, 32;
    %load/vec4 v0x1720be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720990_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1720990_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720990_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1720530_0;
    %load/vec4 v0x1720530_0;
    %load/vec4 v0x1720400_0;
    %xor;
    %load/vec4 v0x1720530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720990_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720990_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x17206e0_0;
    %load/vec4 v0x17206e0_0;
    %load/vec4 v0x1720640_0;
    %xor;
    %load/vec4 v0x17206e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720990_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720990_0, 4, 32;
T_11.8 ;
    %load/vec4 v0x1720820_0;
    %load/vec4 v0x1720820_0;
    %load/vec4 v0x1720780_0;
    %xor;
    %load/vec4 v0x1720820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.12, 6;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720990_0, 4, 32;
T_11.14 ;
    %load/vec4 v0x1720990_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1720990_0, 4, 32;
T_11.12 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/fsm_onehot/iter0/response4/top_module.sv";
