#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jun 07 14:32:37 2017
# Process ID: 6900
# Current directory: C:/CR/Projeto/Task_53
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8868 C:\CR\Projeto\Task_53\Task_53.xpr
# Log file: C:/CR/Projeto/Task_53/vivado.log
# Journal file: C:/CR/Projeto/Task_53\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CR/Projeto/Task_53/Task_53.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/CR/Projeto/Task_53/UserDefinedRepository'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CR/Repositorio/Repository/Nexys4DispCont'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CR/Repositorio/Repository/MemoryDisp2017'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CR/Repositorio/Repository/FirstBlockDes2017'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CR/Repositorio/Repository/BinToBCD2017'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/cr/projeto/task_53'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ua.pt:user:BinToBCD16:1.0'. The one found in IP location 'c:/cr/projeto/task_53/UserDefinedRepository/BCD16bit/BCD16bit.srcs/sources_1/imports/6' will take precedence over the same IP in locations: 
   c:/CR/Repositorio/Repository/BinToBCD2017/BinToBCD2017.srcs/sources_1/imports/6
   c:/cr/projeto/task_53/UserDefinedRepository/Binary_to_BCD16/Binary_to_BCD16.srcs/sources_1/imports
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ua.pt:user:EightDisplayControl:1.0'. The one found in IP location 'c:/cr/projeto/task_53/UserDefinedRepository/DisplayControl/DisplayControl.srcs/sources_1/imports/extras' will take precedence over the same IP in location c:/cr/projeto/task_53/UserDefinedRepository/DisplayControl32inputs4bits/DisplayControl32inputs4bits.srcs/sources_1/imports/displays_old
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 847.336 ; gain = 191.375
open_bd_design {C:/CR/Projeto/Task_53/Task_53.srcs/sources_1/bd/task_design_1/task_design_1.bd}
Adding cell -- ua.pt:user:EightDispControl:1.0 - EightDispControl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_8
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_9
Adding cell -- xilinx.com:user:VGA_for_block:1.0 - VGA_for_block_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_10
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_11
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- ua.pt:user:unroll:1.0 - unroll_0
Adding cell -- xilinx.com:user:FSM_max_common_divisor:1.0 - FSM_max_common_divisor_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <task_design_1> from BD file <C:/CR/Projeto/Task_53/Task_53.srcs/sources_1/bd/task_design_1/task_design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 897.914 ; gain = 48.883
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/CR/Projeto/Task_53/Task_53.srcs/sources_1/bd/task_design_1/hdl/task_design_1_wrapper.vhd" into library xil_defaultlib [C:/CR/Projeto/Task_53/Task_53.srcs/sources_1/bd/task_design_1/hdl/task_design_1_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/CR/Projeto/Task_53/Task_53.srcs/sources_1/bd/task_design_1/hdl/task_design_1.vhd" into library xil_defaultlib [C:/CR/Projeto/Task_53/Task_53.srcs/sources_1/bd/task_design_1/hdl/task_design_1.vhd:1]
[Wed Jun 07 14:33:38 2017] Launched synth_1...
Run output will be captured here: C:/CR/Projeto/Task_53/Task_53.runs/synth_1/runme.log
update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
1
launch_runs impl_1
[Wed Jun 07 14:47:27 2017] Launched impl_1...
Run output will be captured here: C:/CR/Projeto/Task_53/Task_53.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Jun 07 14:52:18 2017] Launched impl_1...
Run output will be captured here: C:/CR/Projeto/Task_53/Task_53.runs/impl_1/runme.log
file copy -force C:/CR/Projeto/Task_53/Task_53.runs/impl_1/task_design_1_wrapper.sysdef C:/CR/Projeto/Task_53/Task_53.sdk/task_design_1_wrapper.hdf

launch_sdk -workspace C:/CR/Projeto/Task_53/Task_53.sdk -hwspec C:/CR/Projeto/Task_53/Task_53.sdk/task_design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/CR/Projeto/Task_53/Task_53.sdk -hwspec C:/CR/Projeto/Task_53/Task_53.sdk/task_design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name FSM_max_common_divisor_v1_0_project -directory C:/CR/Projeto/Task_53/Task_53.tmp/FSM_max_common_divisor_v1_0_project c:/cr/projeto/task_53/UserDefinedRepository/FSM_Common_Divisor/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/CR/Projeto/Task_53/UserDefinedRepository'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CR/Repositorio/Repository/Nexys4DispCont'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CR/Repositorio/Repository/MemoryDisp2017'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CR/Repositorio/Repository/FirstBlockDes2017'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CR/Repositorio/Repository/BinToBCD2017'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/cr/projeto/task_53'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/cr/projeto/task_53' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/cr/projeto/task_53/task_53.tmp/fsm_max_common_divisor_v1_0_project'.)
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ua.pt:user:BinToBCD16:1.0'. The one found in IP location 'c:/cr/projeto/task_53/UserDefinedRepository/BCD16bit/BCD16bit.srcs/sources_1/imports/6' will take precedence over the same IP in locations: 
   c:/CR/Repositorio/Repository/BinToBCD2017/BinToBCD2017.srcs/sources_1/imports/6
   c:/cr/projeto/task_53/UserDefinedRepository/Binary_to_BCD16/Binary_to_BCD16.srcs/sources_1/imports
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ua.pt:user:EightDisplayControl:1.0'. The one found in IP location 'c:/cr/projeto/task_53/UserDefinedRepository/DisplayControl/DisplayControl.srcs/sources_1/imports/extras' will take precedence over the same IP in location c:/cr/projeto/task_53/UserDefinedRepository/DisplayControl32inputs4bits/DisplayControl32inputs4bits.srcs/sources_1/imports/displays_old
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.852 ; gain = 58.898
current_project Task_53
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
ipx::edit_ip_in_project -upgrade true -name FSM_max_common_divisor_v1_0_project -directory C:/CR/Projeto/Task_53/Task_53.tmp/FSM_max_common_divisor_v1_0_project c:/cr/projeto/task_53/UserDefinedRepository/FSM_Common_Divisor/component.xml
ERROR: [Ipptcl 7-561] A project named 'FSM_max_common_divisor_v1_0_project' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 07 15:51:15 2017...
