\hypertarget{stm32f4xx__hal__usart_8h}{}\section{Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/stm32f4xx\+\_\+hal\+\_\+usart.h File Reference}
\label{stm32f4xx__hal__usart_8h}\index{Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/stm32f4xx\+\_\+hal\+\_\+usart.\+h@{Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/stm32f4xx\+\_\+hal\+\_\+usart.\+h}}


Header file of U\+S\+A\+RT H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\\*
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_u_s_a_r_t___init_type_def}{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT Init Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_s_a_r_t___error___code_ga17532bdd4160fffddb630e7c8bcbb2f6}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+N\+O\+NE}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___u_s_a_r_t___error___code_ga269cd569ad4cdd7f71fb981a4ab1f798}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+PE}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___u_s_a_r_t___error___code_ga249f36e7ac22c4f4bce2f4ab8b8341a4}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+NE}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___u_s_a_r_t___error___code_ga34fc0a7c8c2485f49c12d86c731d4a8b}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+FE}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___u_s_a_r_t___error___code_gae9a3360202080eefcffba1defac9e2a9}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+RE}~((uint32\+\_\+t)0x00000008)
\item 
\#define \hyperlink{group___u_s_a_r_t___error___code_ga49cb372d5bf22d7de63b4ab1579a3527}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+MA}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+W\+O\+R\+D\+L\+E\+N\+G\+T\+H\+\_\+8B}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+W\+O\+R\+D\+L\+E\+N\+G\+T\+H\+\_\+9B}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+M})
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+0\+\_\+5}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+0})
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+2}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+1})
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+1\+\_\+5}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+0} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+1}))
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+CE})
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+CE} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+PS}))
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+RX}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE})
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+TX}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE})
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+T\+X\+\_\+\+RX}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE} $\vert$\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE}))
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+L\+K\+EN})
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+OL})
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+P\+H\+A\+S\+E\+\_\+1\+E\+D\+GE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+P\+H\+A\+S\+E\+\_\+2\+E\+D\+GE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+HA})
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+CL})
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+N\+A\+C\+K\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+N\+A\+CK})
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+N\+A\+C\+K\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+TC}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+I\+D\+LE}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+O\+RE}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+NE}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+FE}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+PE}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+IE}))
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+IE}))
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+IE}))
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+IE}))
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+IE}))
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+D\+IE}))
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+S\+IE}))
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX $<$$<$ 28 $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+IE}))
\item 
\#define \hyperlink{group___u_s_a_r_t___exported___macros_ga953ddcf8e901974e9f73e7d337238170}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$State = \hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5ab78adc4ded45529f2cf9e74150e49696}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET})
\begin{DoxyCompactList}\small\item\em Reset U\+S\+A\+RT handle state. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_s_a_r_t___exported___macros_ga16b9a5a85a8edc0464db168c2db21b3a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified Smartcard flag is set or not. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_s_a_r_t___exported___macros_gaff3cb6ff740b240764e7844eaf3d6807}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the specified Smartcard pending flags. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_s_a_r_t___exported___macros_ga8d03cf61b8ec17b505cb4eac48333632}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the U\+S\+A\+RT PE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_s_a_r_t___exported___macros_ga816bc7a3be6d6a96e4b69078679d9d4c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\hyperlink{group___u_s_a_r_t___exported___macros_ga8d03cf61b8ec17b505cb4eac48333632}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the U\+S\+A\+RT FE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_s_a_r_t___exported___macros_ga740fe9f08804ae46a8421a4ecc81a734}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\hyperlink{group___u_s_a_r_t___exported___macros_ga8d03cf61b8ec17b505cb4eac48333632}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the U\+S\+A\+RT NE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_s_a_r_t___exported___macros_gacf8140c2c877760459410dfa3cf2f4b3}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\hyperlink{group___u_s_a_r_t___exported___macros_ga8d03cf61b8ec17b505cb4eac48333632}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the U\+A\+RT O\+RE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_s_a_r_t___exported___macros_ga9805694ed8725e6b1f52c5f16cf7bbef}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\hyperlink{group___u_s_a_r_t___exported___macros_ga8d03cf61b8ec17b505cb4eac48333632}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the U\+S\+A\+RT I\+D\+LE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_s_a_r_t___exported___macros_ga2258521c741456b4254064958ca7ef51}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified U\+S\+A\+RT interrupts. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)
\item 
\#define \hyperlink{group___u_s_a_r_t___exported___macros_ga3ab781c75a319bd41e4b64098259f018}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks whether the specified U\+S\+A\+RT interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_s_a_r_t___exported___macros_gab18a3100efa1cf12b5874cadec193e04}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R3$\vert$= \hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT})
\begin{DoxyCompactList}\small\item\em Macro to enable the U\+S\+A\+RT\textquotesingle{}s one bit sample method. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_s_a_r_t___exported___macros_ga78be92ca3073a9029f4696dc2fbb7b71}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R3 \&= (uint16\+\_\+t)$\sim$((uint16\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}))
\begin{DoxyCompactList}\small\item\em Macro to disable the U\+S\+A\+RT\textquotesingle{}s one bit sample method. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_s_a_r_t___exported___macros_ga60e106d6d610ea5fa1ab2d5ca079a8cf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~( (\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 $\vert$=  \hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE})
\begin{DoxyCompactList}\small\item\em Enable U\+S\+A\+RT. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_s_a_r_t___exported___macros_ga8cc760b7a382db42655d21a5edbfc227}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~( (\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \&=  $\sim$\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE})
\begin{DoxyCompactList}\small\item\em Disable U\+S\+A\+RT. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_s_a_r_t___private___constants_ga034341c78baf4241878310a22ec76a06}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+M\+A\+SK}
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT interruptions flag mask. \end{DoxyCompactList}\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}~1
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}~2
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}~3
\item 
\#define {\bfseries I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+N\+A\+C\+K\+\_\+\+S\+T\+A\+TE}(N\+A\+CK)
\item 
\#define {\bfseries I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+L\+A\+S\+T\+B\+IT}(L\+A\+S\+T\+B\+IT)
\item 
\#define {\bfseries I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+P\+H\+A\+SE}(C\+P\+HA)~(((C\+P\+HA) == U\+S\+A\+R\+T\+\_\+\+P\+H\+A\+S\+E\+\_\+1\+E\+D\+GE) $\vert$$\vert$ ((C\+P\+HA) == U\+S\+A\+R\+T\+\_\+\+P\+H\+A\+S\+E\+\_\+2\+E\+D\+GE))
\item 
\#define {\bfseries I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(C\+P\+OL)~(((C\+P\+OL) == U\+S\+A\+R\+T\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW) $\vert$$\vert$ ((C\+P\+OL) == U\+S\+A\+R\+T\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH))
\item 
\#define {\bfseries I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+C\+L\+O\+CK}(C\+L\+O\+CK)
\item 
\#define {\bfseries I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+W\+O\+R\+D\+\_\+\+L\+E\+N\+G\+TH}(L\+E\+N\+G\+TH)
\item 
\#define {\bfseries I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+S\+T\+O\+P\+B\+I\+TS}(S\+T\+O\+P\+B\+I\+TS)
\item 
\#define {\bfseries I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+P\+A\+R\+I\+TY}(P\+A\+R\+I\+TY)
\item 
\#define {\bfseries I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+M\+O\+DE}(M\+O\+DE)~((((M\+O\+DE) \& (uint32\+\_\+t)0x\+F\+F\+F3) == 0x00) \&\& ((\+M\+O\+D\+E) != (uint32\+\_\+t)0x00))
\item 
\#define {\bfseries I\+S\+\_\+\+U\+S\+A\+R\+T\+\_\+\+B\+A\+U\+D\+R\+A\+TE}(B\+A\+U\+D\+R\+A\+TE)~((B\+A\+U\+D\+R\+A\+TE) $<$ 10500001)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+D\+IV}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(((\+\_\+\+P\+C\+L\+K\+\_\+)$\ast$25)/(2$\ast$(\+\_\+\+B\+A\+U\+D\+\_\+)))
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+NT}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(U\+S\+A\+R\+T\+\_\+\+D\+IV((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+))/100)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+D\+I\+V\+F\+R\+AQ}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(((U\+S\+A\+R\+T\+\_\+\+D\+IV((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) -\/ (U\+S\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+NT((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) $\ast$ 100)) $\ast$ 16 + 50) / 100)
\item 
\#define {\bfseries U\+S\+A\+R\+T\+\_\+\+B\+RR}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~((U\+S\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+NT((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) $<$$<$ 4)$\vert$(U\+S\+A\+R\+T\+\_\+\+D\+I\+V\+F\+R\+AQ((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) \& 0x0\+F))
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group___u_s_a_r_t___exported___types_ga502e7abdfa6b24f0f6b40cf60c7383c5}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+State\+Type\+Def} \{ \\*
\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5ab78adc4ded45529f2cf9e74150e49696}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET} = 0x00, 
\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5ac707f3dc06c16fce84d167b03441e3d1}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+A\+DY} = 0x01, 
\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5af29d38beb8203761692149ce14a9cbdb}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+SY} = 0x02, 
\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5a2ee8ab5e15829c484ab4c4fbec68d3f6}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+TX} = 0x12, 
\\*
\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5a4943f2dd7af684bfad7688b16e149f0d}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+RX} = 0x22, 
\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5aab5458c5e3bf1fbd3065ef8fb0109e63}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+T\+X\+\_\+\+RX} = 0x32, 
\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5a7e3fd9d81ea140c60b8ace92fa0efb06}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+I\+M\+E\+O\+UT} = 0x03, 
\hyperlink{group___u_s_a_r_t___exported___types_gga502e7abdfa6b24f0f6b40cf60c7383c5a3bd9b34183b2942ab9b8bb8e9f2beb13}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+OR} = 0x04
 \}\begin{DoxyCompactList}\small\item\em H\+AL State structures definition. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Init} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+De\+Init} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Msp\+Init} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Msp\+De\+Init} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Transmit} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart, uint8\+\_\+t $\ast$p\+Tx\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Receive} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Transmit\+Receive} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Transmit\+\_\+\+IT} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart, uint8\+\_\+t $\ast$p\+Tx\+Data, uint16\+\_\+t Size)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Receive\+\_\+\+IT} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Transmit\+Receive\+\_\+\+IT} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Transmit\+\_\+\+D\+MA} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart, uint8\+\_\+t $\ast$p\+Tx\+Data, uint16\+\_\+t Size)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Receive\+\_\+\+D\+MA} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Transmit\+Receive\+\_\+\+D\+MA} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Pause} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Resume} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Stop} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+I\+R\+Q\+Handler} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Tx\+Cplt\+Callback} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Tx\+Half\+Cplt\+Callback} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Rx\+Cplt\+Callback} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Rx\+Half\+Cplt\+Callback} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Tx\+Rx\+Cplt\+Callback} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Error\+Callback} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
\hyperlink{group___u_s_a_r_t___exported___types_ga502e7abdfa6b24f0f6b40cf60c7383c5}{H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+State\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Get\+State} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+Get\+Error} (\hyperlink{struct_u_s_a_r_t___handle_type_def}{U\+S\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$husart)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of U\+S\+A\+RT H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+4.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
09-\/\+October-\/2015 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2015 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 