

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_8'
================================================================
* Date:           Thu Apr 13 22:42:43 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Latency
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.724 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026| 10.260 us | 10.260 us |  1026|  1026|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_pqcrystals_dilithium2_ref_poly_caddq_label3  |     1024|     1024|         2|          1|          1|  1024|    yes   |
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (1.35ns)   --->   "br label %1" [dilithium2/polyvec.c:202]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %add_ln202, %pqcrystals_dilithium2_ref_poly_caddq_label3 ]" [dilithium2/polyvec.c:202]   --->   Operation 6 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %select_ln203_1, %pqcrystals_dilithium2_ref_poly_caddq_label3 ]" [dilithium2/polyvec.c:203]   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %0 ], [ %i_4, %pqcrystals_dilithium2_ref_poly_caddq_label3 ]"   --->   Operation 8 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.52ns)   --->   "%icmp_ln202 = icmp eq i11 %indvar_flatten, -1024" [dilithium2/polyvec.c:202]   --->   Operation 9 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (1.76ns)   --->   "%add_ln202 = add i11 %indvar_flatten, 1" [dilithium2/polyvec.c:202]   --->   Operation 10 'add' 'add_ln202' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln202, label %2, label %pqcrystals_dilithium2_ref_poly_caddq_label3" [dilithium2/polyvec.c:202]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [dilithium2/polyvec.c:202]   --->   Operation 12 'add' 'i' <Predicate = (!icmp_ln202)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.34ns)   --->   "%icmp_ln50 = icmp eq i9 %i_0_i, -256" [dilithium2/poly.c:50->dilithium2/polyvec.c:203]   --->   Operation 13 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln202)> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.07ns)   --->   "%select_ln203 = select i1 %icmp_ln50, i9 0, i9 %i_0_i" [dilithium2/polyvec.c:203]   --->   Operation 14 'select' 'select_ln203' <Predicate = (!icmp_ln202)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.79ns)   --->   "%select_ln203_1 = select i1 %icmp_ln50, i3 %i, i3 %i_0" [dilithium2/polyvec.c:203]   --->   Operation 15 'select' 'select_ln203_1' <Predicate = (!icmp_ln202)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %select_ln203_1, i8 0)" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i11 %tmp to i12" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 17 'zext' 'zext_ln51' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i9 %select_ln203 to i12" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 18 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "%add_ln51 = add i12 %zext_ln51_1, %zext_ln51" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 19 'add' 'add_ln51' <Predicate = (!icmp_ln202)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i12 %add_ln51 to i64" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 20 'zext' 'zext_ln51_2' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %zext_ln51_2" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 21 'getelementptr' 'v_vec_coeffs_addr' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 22 'load' 'v_vec_coeffs_load' <Predicate = (!icmp_ln202)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%i_4 = add i9 %select_ln203, 1" [dilithium2/poly.c:50->dilithium2/polyvec.c:203]   --->   Operation 23 'add' 'i_4' <Predicate = (!icmp_ln202)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.72>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([46 x i8]* @L_pqcrystals_dilithi_2)"   --->   Operation 24 'specloopname' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 25 'speclooptripcount' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @p_str223) nounwind" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([44 x i8]* @p_str223)" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 27 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 28 'specpipeline' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 29 'load' 'v_vec_coeffs_load' <Predicate = (!icmp_ln202)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %v_vec_coeffs_load, i32 31)" [dilithium2/reduce.c:51->dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 30 'bitselect' 'tmp_2' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%select_ln51 = select i1 %tmp_2, i32 8380417, i32 0" [dilithium2/reduce.c:51->dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 31 'select' 'select_ln51' <Predicate = (!icmp_ln202)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (2.18ns) (out node of the LUT)   --->   "%add_ln51_1 = add nsw i32 %v_vec_coeffs_load, %select_ln51" [dilithium2/reduce.c:51->dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 32 'add' 'add_ln51_1' <Predicate = (!icmp_ln202)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.77ns)   --->   "store i32 %add_ln51_1, i32* %v_vec_coeffs_addr, align 4" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 33 'store' <Predicate = (!icmp_ln202)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([44 x i8]* @p_str223, i32 %tmp_i)" [dilithium2/poly.c:51->dilithium2/polyvec.c:203]   --->   Operation 34 'specregionend' 'empty' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [dilithium2/poly.c:50->dilithium2/polyvec.c:203]   --->   Operation 35 'br' <Predicate = (!icmp_ln202)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [dilithium2/polyvec.c:204]   --->   Operation 36 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', dilithium2/polyvec.c:202) with incoming values : ('add_ln202', dilithium2/polyvec.c:202) [4]  (1.35 ns)

 <State 2>: 6.95ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dilithium2/poly.c:50->dilithium2/polyvec.c:203) [6]  (0 ns)
	'icmp' operation ('icmp_ln50', dilithium2/poly.c:50->dilithium2/polyvec.c:203) [14]  (1.34 ns)
	'select' operation ('select_ln203', dilithium2/polyvec.c:203) [15]  (1.07 ns)
	'add' operation ('add_ln51', dilithium2/poly.c:51->dilithium2/polyvec.c:203) [23]  (1.76 ns)
	'getelementptr' operation ('v_vec_coeffs_addr', dilithium2/poly.c:51->dilithium2/polyvec.c:203) [25]  (0 ns)
	'load' operation ('a', dilithium2/poly.c:51->dilithium2/polyvec.c:203) on array 'v_vec_coeffs' [26]  (2.77 ns)

 <State 3>: 7.72ns
The critical path consists of the following:
	'load' operation ('a', dilithium2/poly.c:51->dilithium2/polyvec.c:203) on array 'v_vec_coeffs' [26]  (2.77 ns)
	'add' operation ('a', dilithium2/reduce.c:51->dilithium2/poly.c:51->dilithium2/polyvec.c:203) [29]  (2.18 ns)
	'store' operation ('store_ln51', dilithium2/poly.c:51->dilithium2/polyvec.c:203) of variable 'a', dilithium2/reduce.c:51->dilithium2/poly.c:51->dilithium2/polyvec.c:203 on array 'v_vec_coeffs' [30]  (2.77 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
