

================================================================
== Synthesis Summary Report of 'scheduler_hls'
================================================================
+ General Information: 
    * Date:           Tue Nov 25 16:31:25 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        scheduler_hls
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+-------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |     Modules     | Issue|      |     Latency     | Iteration|         | Trip |          |      |    |          |           |     |
    |     & Loops     | Type | Slack| (cycles)|  (ns) |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +-----------------+------+------+---------+-------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ scheduler_hls  |     -|  4.54|        0|  0.000|         -|        1|     -|        no|     -|   -|  48 (~0%)|  529 (~0%)|    -|
    +-----------------+------+------+---------+-------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------------+---------+-----------+----------+
| Port            | Mode    | Direction | Bitwidth |
+-----------------+---------+-----------+----------+
| STATE           | ap_vld  | out       | 32       |
| axis_in_last    | ap_none | in        | 1        |
| axis_in_ready   | ap_vld  | out       | 1        |
| axis_in_valid   | ap_none | in        | 1        |
| cntrl_busy      | ap_vld  | out       | 1        |
| cntrl_layer_idx | ap_vld  | out       | 32       |
| cntrl_reset_n   | ap_none | in        | 1        |
| cntrl_start     | ap_none | in        | 1        |
| cntrl_start_out | ap_vld  | out       | 1        |
| compute_done    | ap_none | in        | 1        |
| compute_op      | ap_vld  | out       | 32       |
| compute_ready   | ap_none | in        | 1        |
| compute_start   | ap_vld  | out       | 1        |
| dma_done        | ap_none | in        | 1        |
| done            | ap_vld  | out       | 1        |
| requant_done    | ap_none | in        | 1        |
| requant_op      | ap_vld  | out       | 32       |
| requant_ready   | ap_none | in        | 1        |
| requant_start   | ap_vld  | out       | 1        |
| stream_done     | ap_none | in        | 1        |
| stream_ready    | ap_none | in        | 1        |
| stream_start    | ap_vld  | out       | 1        |
| wl_addr_sel     | ap_vld  | out       | 32       |
| wl_head         | ap_vld  | out       | 32       |
| wl_layer        | ap_vld  | out       | 32       |
| wl_ready        | ap_none | in        | 1        |
| wl_start        | ap_vld  | out       | 1        |
| wl_tile         | ap_vld  | out       | 32       |
+-----------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+---------------+
| Argument        | Direction | Datatype      |
+-----------------+-----------+---------------+
| cntrl_start     | in        | bool          |
| cntrl_reset_n   | in        | bool          |
| cntrl_layer_idx | out       | unsigned int& |
| cntrl_busy      | out       | bool&         |
| cntrl_start_out | out       | bool&         |
| axis_in_valid   | in        | bool          |
| axis_in_last    | in        | bool          |
| axis_in_ready   | out       | bool&         |
| wl_ready        | in        | bool          |
| wl_start        | out       | bool&         |
| wl_addr_sel     | out       | int&          |
| wl_layer        | out       | int&          |
| wl_head         | out       | int&          |
| wl_tile         | out       | int&          |
| dma_done        | in        | bool          |
| compute_ready   | in        | bool          |
| compute_done    | in        | bool          |
| requant_ready   | in        | bool          |
| requant_done    | in        | bool          |
| compute_start   | out       | bool&         |
| compute_op      | out       | int&          |
| requant_start   | out       | bool&         |
| requant_op      | out       | int&          |
| stream_ready    | in        | bool          |
| stream_start    | out       | bool&         |
| stream_done     | in        | bool          |
| done            | out       | bool&         |
| STATE           | out       | SchedState&   |
+-----------------+-----------+---------------+

* SW-to-HW Mapping
+-----------------+------------------------+---------+
| Argument        | HW Interface           | HW Type |
+-----------------+------------------------+---------+
| cntrl_start     | cntrl_start            | port    |
| cntrl_reset_n   | cntrl_reset_n          | port    |
| cntrl_layer_idx | cntrl_layer_idx        | port    |
| cntrl_layer_idx | cntrl_layer_idx_ap_vld | port    |
| cntrl_busy      | cntrl_busy             | port    |
| cntrl_busy      | cntrl_busy_ap_vld      | port    |
| cntrl_start_out | cntrl_start_out        | port    |
| cntrl_start_out | cntrl_start_out_ap_vld | port    |
| axis_in_valid   | axis_in_valid          | port    |
| axis_in_last    | axis_in_last           | port    |
| axis_in_ready   | axis_in_ready          | port    |
| axis_in_ready   | axis_in_ready_ap_vld   | port    |
| wl_ready        | wl_ready               | port    |
| wl_start        | wl_start               | port    |
| wl_start        | wl_start_ap_vld        | port    |
| wl_addr_sel     | wl_addr_sel            | port    |
| wl_addr_sel     | wl_addr_sel_ap_vld     | port    |
| wl_layer        | wl_layer               | port    |
| wl_layer        | wl_layer_ap_vld        | port    |
| wl_head         | wl_head                | port    |
| wl_head         | wl_head_ap_vld         | port    |
| wl_tile         | wl_tile                | port    |
| wl_tile         | wl_tile_ap_vld         | port    |
| dma_done        | dma_done               | port    |
| compute_ready   | compute_ready          | port    |
| compute_done    | compute_done           | port    |
| requant_ready   | requant_ready          | port    |
| requant_done    | requant_done           | port    |
| compute_start   | compute_start          | port    |
| compute_start   | compute_start_ap_vld   | port    |
| compute_op      | compute_op             | port    |
| compute_op      | compute_op_ap_vld      | port    |
| requant_start   | requant_start          | port    |
| requant_start   | requant_start_ap_vld   | port    |
| requant_op      | requant_op             | port    |
| requant_op      | requant_op_ap_vld      | port    |
| stream_ready    | stream_ready           | port    |
| stream_start    | stream_start           | port    |
| stream_start    | stream_start_ap_vld    | port    |
| stream_done     | stream_done            | port    |
| done            | done                   | port    |
| done            | done_ap_vld            | port    |
| STATE           | STATE                  | port    |
| STATE           | STATE_ap_vld           | port    |
+-----------------+------------------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+------------+-------+--------+---------+
| Name                    | DSP | Pragma | Variable   | Op    | Impl   | Latency |
+-------------------------+-----+--------+------------+-------+--------+---------+
| + scheduler_hls         | 0   |        |            |       |        |         |
|   add_ln304_fu_1589_p2  |     |        | add_ln304  | add   | fabric | 0       |
|   icmp_ln304_fu_1605_p2 |     |        | icmp_ln304 | setlt | auto   | 0       |
|   xor_ln293_fu_1639_p2  |     |        | xor_ln293  | xor   | auto   | 0       |
|   or_ln293_fu_1645_p2   |     |        | or_ln293   | or    | auto   | 0       |
|   and_ln297_fu_1657_p2  |     |        | and_ln297  | and   | auto   | 0       |
|   xor_ln282_fu_1679_p2  |     |        | xor_ln282  | xor   | auto   | 0       |
|   or_ln282_fu_1685_p2   |     |        | or_ln282   | or    | auto   | 0       |
|   and_ln286_fu_1697_p2  |     |        | and_ln286  | and   | auto   | 0       |
|   xor_ln258_fu_1727_p2  |     |        | xor_ln258  | xor   | auto   | 0       |
|   or_ln258_fu_1733_p2   |     |        | or_ln258   | or    | auto   | 0       |
|   grp_fu_1432_p2        |     |        | and_ln262  | and   | auto   | 0       |
|   xor_ln268_fu_1757_p2  |     |        | xor_ln268  | xor   | auto   | 0       |
|   or_ln268_fu_1763_p2   |     |        | or_ln268   | or    | auto   | 0       |
|   grp_fu_1432_p2        |     |        | and_ln272  | and   | auto   | 0       |
|   xor_ln248_fu_1793_p2  |     |        | xor_ln248  | xor   | auto   | 0       |
|   or_ln248_fu_1799_p2   |     |        | or_ln248   | or    | auto   | 0       |
|   grp_fu_1432_p2        |     |        | and_ln252  | and   | auto   | 0       |
|   xor_ln234_fu_1827_p2  |     |        | xor_ln234  | xor   | auto   | 0       |
|   or_ln234_fu_1833_p2   |     |        | or_ln234   | or    | auto   | 0       |
|   and_ln238_fu_1845_p2  |     |        | and_ln238  | and   | auto   | 0       |
|   xor_ln223_fu_1867_p2  |     |        | xor_ln223  | xor   | auto   | 0       |
|   or_ln223_fu_1873_p2   |     |        | or_ln223   | or    | auto   | 0       |
|   and_ln227_fu_1885_p2  |     |        | and_ln227  | and   | auto   | 0       |
|   xor_ln212_fu_1907_p2  |     |        | xor_ln212  | xor   | auto   | 0       |
|   or_ln212_fu_1913_p2   |     |        | or_ln212   | or    | auto   | 0       |
|   and_ln216_fu_1925_p2  |     |        | and_ln216  | and   | auto   | 0       |
|   xor_ln201_fu_1947_p2  |     |        | xor_ln201  | xor   | auto   | 0       |
|   or_ln201_fu_1953_p2   |     |        | or_ln201   | or    | auto   | 0       |
|   and_ln205_fu_1965_p2  |     |        | and_ln205  | and   | auto   | 0       |
|   xor_ln190_fu_1987_p2  |     |        | xor_ln190  | xor   | auto   | 0       |
|   or_ln190_fu_1993_p2   |     |        | or_ln190   | or    | auto   | 0       |
|   and_ln194_fu_2005_p2  |     |        | and_ln194  | and   | auto   | 0       |
|   and_ln166_fu_2083_p2  |     |        | and_ln166  | and   | auto   | 0       |
|   xor_ln314_fu_2099_p2  |     |        | xor_ln314  | xor   | auto   | 0       |
|   or_ln314_fu_2105_p2   |     |        | or_ln314   | or    | auto   | 0       |
|   and_ln317_fu_2117_p2  |     |        | and_ln317  | and   | auto   | 0       |
+-------------------------+-----+--------+------------+-------+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Type  | Options                  | Location                                                                                                                               |
+-------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| RESET | variable=st              | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:69 in scheduler_hls, st              |
| RESET | variable=layer_idx       | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:71 in scheduler_hls, layer_idx       |
| RESET | variable=attn_started    | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:75 in scheduler_hls, attn_started    |
| RESET | variable=attn_done       | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:77 in scheduler_hls, attn_done       |
| RESET | variable=attn_group_done | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:79 in scheduler_hls, attn_group_done |
| RESET | variable=concat_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:83 in scheduler_hls, concat_started  |
| RESET | variable=outproj_started | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:85 in scheduler_hls, outproj_started |
| RESET | variable=resid0_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:87 in scheduler_hls, resid0_started  |
| RESET | variable=ln0_started     | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:89 in scheduler_hls, ln0_started     |
| RESET | variable=ffn_stage       | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:92 in scheduler_hls, ffn_stage       |
| RESET | variable=ffn_started     | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:94 in scheduler_hls, ffn_started     |
| RESET | variable=resid1_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:96 in scheduler_hls, resid1_started  |
| RESET | variable=ln1_started     | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:98 in scheduler_hls, ln1_started     |
| RESET | variable=stream_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:100 in scheduler_hls, stream_started |
+-------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


