ARM GAS  /tmp/ccJnUmCG.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"init.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c"
  20              		.section	.text.MX_SDIO_SD_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SDIO_SD_Init:
  27              	.LFB141:
   1:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** /*
   2:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  * init.c
   3:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  *
   4:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  *  Created on: May 5, 2025
   5:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  *      Author: Dat Hoang
   6:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  */
   7:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** #include "init.h"
   8:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** #include "fatfs.h"
   9:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** #include "usb_device.h"
  10:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** #include "usb_com.h"
  11:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** #include "uart.h"
  12:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** 
  13:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** #define NRF_CE_Pin GPIO_PIN_6
  14:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** #define NRF_CE_GPIO_Port GPIOB
  15:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** #define NRF_CSN_Pin GPIO_PIN_7
  16:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** #define NRF_CSN_GPIO_Port GPIOB
  17:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** 
  18:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** I2C_HandleTypeDef hi2c2;
  19:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** 
  20:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** SD_HandleTypeDef hsd;
  21:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** DMA_HandleTypeDef hdma_sdio_rx;
  22:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** DMA_HandleTypeDef hdma_sdio_tx;
  23:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** 
  24:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** SPI_HandleTypeDef hspi1;
  25:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** SPI_HandleTypeDef hspi3;
  26:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** 
  27:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** UART_HandleTypeDef huart1;
  28:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** UART_HandleTypeDef huart2;
  29:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** DMA_HandleTypeDef hdma_usart2_rx;
  30:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** DMA_HandleTypeDef hdma_usart2_tx;
  31:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** 
ARM GAS  /tmp/ccJnUmCG.s 			page 2


  32:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** static void SystemClock_Config(void);
  33:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** static void MX_GPIO_Init(void);
  34:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** static void MX_DMA_Init(void);
  35:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** static void MX_I2C2_Init(void);
  36:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** static void MX_SPI3_Init(void);
  37:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** static void MX_SDIO_SD_Init(void);
  38:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** static void MX_SPI1_Init(void);
  39:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** static void MX_USART2_UART_Init(void);
  40:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** static void MX_USART1_UART_Init(void);
  41:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** 
  42:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** void stm32_init(void){
  43:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     HAL_Init();
  44:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****   
  45:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     SystemClock_Config();
  46:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****   
  47:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_GPIO_Init();
  48:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_DMA_Init();
  49:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_I2C2_Init();
  50:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_SPI3_Init();
  51:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_SDIO_SD_Init();
  52:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_FATFS_Init();
  53:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_SPI1_Init();
  54:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_USART2_UART_Init();
  55:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_USB_DEVICE_Init();
  56:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_USART1_UART_Init();
  57:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** }
  58:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** 
  59:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** /**
  60:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****   * @brief System Clock Configuration
  61:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****   * @retval None
  62:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****   */
  63:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  void SystemClock_Config(void)
  64:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  {
  65:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  66:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  67:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
  68:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /** Configure the main internal regulator output voltage
  69:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    */
  70:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_PWR_CLK_ENABLE();
  71:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  72:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
  73:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /** Initializes the RCC Oscillators according to the specified parameters
  74:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * in the RCC_OscInitTypeDef structure.
  75:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    */
  76:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  77:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  78:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  79:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  80:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLM = 4;
  81:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLN = 72;
  82:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  83:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLQ = 3;
  84:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  85:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
  86:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****      Error_Handler();
  87:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
  88:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
ARM GAS  /tmp/ccJnUmCG.s 			page 3


  89:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /** Initializes the CPU, AHB and APB buses clocks
  90:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    */
  91:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  92:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  93:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  94:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  95:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  96:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  97:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
  98:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  99:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 100:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****      Error_Handler();
 101:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
 102:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  }
 103:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 104:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /**
 105:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @brief I2C2 Initialization Function
 106:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @param None
 107:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @retval None
 108:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    */
 109:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  static void MX_I2C2_Init(void)
 110:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  {
 111:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 112:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN I2C2_Init 0 */
 113:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 114:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END I2C2_Init 0 */
 115:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 116:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN I2C2_Init 1 */
 117:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 118:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END I2C2_Init 1 */
 119:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Instance = I2C2;
 120:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.ClockSpeed = 100000;
 121:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 122:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.OwnAddress1 = 0;
 123:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 124:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 125:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.OwnAddress2 = 0;
 126:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 127:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 128:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 129:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 130:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****      Error_Handler();
 131:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
 132:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN I2C2_Init 2 */
 133:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 134:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END I2C2_Init 2 */
 135:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 136:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  }
 137:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 138:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /**
 139:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @brief SDIO Initialization Function
 140:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @param None
 141:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @retval None
 142:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    */
 143:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  static void MX_SDIO_SD_Init(void)
 144:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  {
  28              		.loc 1 144 2 view -0
ARM GAS  /tmp/ccJnUmCG.s 			page 4


  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 145:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 146:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN SDIO_Init 0 */
 147:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 148:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END SDIO_Init 0 */
 149:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 150:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN SDIO_Init 1 */
 151:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 152:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END SDIO_Init 1 */
 153:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hsd.Instance = SDIO;
  33              		.loc 1 153 4 view .LVU1
  34              		.loc 1 153 17 is_stmt 0 view .LVU2
  35 0000 054B     		ldr	r3, .L2
  36 0002 064A     		ldr	r2, .L2+4
  37 0004 1A60     		str	r2, [r3]
 154:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
  38              		.loc 1 154 4 is_stmt 1 view .LVU3
  39              		.loc 1 154 23 is_stmt 0 view .LVU4
  40 0006 0022     		movs	r2, #0
  41 0008 5A60     		str	r2, [r3, #4]
 155:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
  42              		.loc 1 155 4 is_stmt 1 view .LVU5
  43              		.loc 1 155 25 is_stmt 0 view .LVU6
  44 000a 9A60     		str	r2, [r3, #8]
 156:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
  45              		.loc 1 156 4 is_stmt 1 view .LVU7
  46              		.loc 1 156 28 is_stmt 0 view .LVU8
  47 000c DA60     		str	r2, [r3, #12]
 157:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
  48              		.loc 1 157 4 is_stmt 1 view .LVU9
  49              		.loc 1 157 21 is_stmt 0 view .LVU10
  50 000e 1A61     		str	r2, [r3, #16]
 158:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
  51              		.loc 1 158 4 is_stmt 1 view .LVU11
  52              		.loc 1 158 33 is_stmt 0 view .LVU12
  53 0010 5A61     		str	r2, [r3, #20]
 159:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hsd.Init.ClockDiv = 4;
  54              		.loc 1 159 4 is_stmt 1 view .LVU13
  55              		.loc 1 159 22 is_stmt 0 view .LVU14
  56 0012 0422     		movs	r2, #4
  57 0014 9A61     		str	r2, [r3, #24]
 160:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN SDIO_Init 2 */
 161:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 162:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END SDIO_Init 2 */
 163:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 164:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  }
  58              		.loc 1 164 2 view .LVU15
  59 0016 7047     		bx	lr
  60              	.L3:
  61              		.align	2
  62              	.L2:
  63 0018 00000000 		.word	hsd
  64 001c 002C0140 		.word	1073818624
  65              		.cfi_endproc
ARM GAS  /tmp/ccJnUmCG.s 			page 5


  66              	.LFE141:
  68              		.section	.text.MX_GPIO_Init,"ax",%progbits
  69              		.align	1
  70              		.syntax unified
  71              		.thumb
  72              		.thumb_func
  74              	MX_GPIO_Init:
  75              	.LFB147:
 165:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 166:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /**
 167:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @brief SPI1 Initialization Function
 168:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @param None
 169:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @retval None
 170:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    */
 171:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  static void MX_SPI1_Init(void)
 172:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  {
 173:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 174:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN SPI1_Init 0 */
 175:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 176:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END SPI1_Init 0 */
 177:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 178:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN SPI1_Init 1 */
 179:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 180:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END SPI1_Init 1 */
 181:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* SPI1 parameter configuration*/
 182:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Instance = SPI1;
 183:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.Mode = SPI_MODE_MASTER;
 184:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 185:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 186:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 187:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 188:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.NSS = SPI_NSS_SOFT;
 189:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 190:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 191:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 192:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 193:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.CRCPolynomial = 10;
 194:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 195:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 196:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****      Error_Handler();
 197:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
 198:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN SPI1_Init 2 */
 199:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 200:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END SPI1_Init 2 */
 201:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 202:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  }
 203:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 204:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /**
 205:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @brief SPI3 Initialization Function
 206:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @param None
 207:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @retval None
 208:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    */
 209:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  static void MX_SPI3_Init(void)
 210:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  {
 211:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 212:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN SPI3_Init 0 */
 213:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
ARM GAS  /tmp/ccJnUmCG.s 			page 6


 214:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END SPI3_Init 0 */
 215:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 216:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN SPI3_Init 1 */
 217:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 218:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END SPI3_Init 1 */
 219:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* SPI3 parameter configuration*/
 220:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Instance = SPI3;
 221:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.Mode = SPI_MODE_MASTER;
 222:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 223:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 224:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 225:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 226:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.NSS = SPI_NSS_SOFT;
 227:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 228:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 229:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 230:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 231:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.CRCPolynomial = 10;
 232:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_SPI_Init(&hspi3) != HAL_OK)
 233:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 234:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****      Error_Handler();
 235:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
 236:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN SPI3_Init 2 */
 237:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 238:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END SPI3_Init 2 */
 239:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 240:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  }
 241:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 242:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /**
 243:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @brief USART1 Initialization Function
 244:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @param None
 245:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @retval None
 246:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    */
 247:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  static void MX_USART1_UART_Init(void)
 248:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  {
 249:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 250:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN USART1_Init 0 */
 251:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 252:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END USART1_Init 0 */
 253:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 254:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN USART1_Init 1 */
 255:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 256:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END USART1_Init 1 */
 257:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Instance = USART1;
 258:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.BaudRate = 115200;
 259:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 260:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.StopBits = UART_STOPBITS_1;
 261:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.Parity = UART_PARITY_NONE;
 262:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.Mode = UART_MODE_TX_RX;
 263:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 264:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 265:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_UART_Init(&huart1) != HAL_OK)
 266:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 267:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****      Error_Handler();
 268:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
 269:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN USART1_Init 2 */
 270:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
ARM GAS  /tmp/ccJnUmCG.s 			page 7


 271:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END USART1_Init 2 */
 272:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 273:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  }
 274:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 275:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /**
 276:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @brief USART2 Initialization Function
 277:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @param None
 278:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @retval None
 279:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    */
 280:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  static void MX_USART2_UART_Init(void)
 281:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  {
 282:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 283:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN USART2_Init 0 */
 284:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 285:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END USART2_Init 0 */
 286:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 287:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN USART2_Init 1 */
 288:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 289:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END USART2_Init 1 */
 290:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Instance = USART2;
 291:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.BaudRate = 9600;
 292:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 293:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.StopBits = UART_STOPBITS_1;
 294:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.Parity = UART_PARITY_NONE;
 295:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.Mode = UART_MODE_TX_RX;
 296:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 297:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 298:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_UART_Init(&huart2) != HAL_OK)
 299:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 300:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****      Error_Handler();
 301:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
 302:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN USART2_Init 2 */
 303:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 304:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE END USART2_Init 2 */
 305:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 306:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  }
 307:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 308:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /**
 309:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * Enable DMA controller clock
 310:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    */
 311:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  static void MX_DMA_Init(void)
 312:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  {
 313:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 314:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* DMA controller clock enable */
 315:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_DMA2_CLK_ENABLE();
 316:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_DMA1_CLK_ENABLE();
 317:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 318:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* DMA interrupt init */
 319:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* DMA1_Stream5_IRQn interrupt configuration */
 320:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 321:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 322:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* DMA1_Stream6_IRQn interrupt configuration */
 323:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 324:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 325:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* DMA2_Stream3_IRQn interrupt configuration */
 326:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 327:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
ARM GAS  /tmp/ccJnUmCG.s 			page 8


 328:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* DMA2_Stream6_IRQn interrupt configuration */
 329:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 330:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 331:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 332:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  }
 333:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 334:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /**
 335:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @brief GPIO Initialization Function
 336:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @param None
 337:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @retval None
 338:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    */
 339:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  static void MX_GPIO_Init(void)
 340:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  {
  76              		.loc 1 340 2 is_stmt 1 view -0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 48
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  81              	.LCFI0:
  82              		.cfi_def_cfa_offset 28
  83              		.cfi_offset 4, -28
  84              		.cfi_offset 5, -24
  85              		.cfi_offset 6, -20
  86              		.cfi_offset 7, -16
  87              		.cfi_offset 8, -12
  88              		.cfi_offset 9, -8
  89              		.cfi_offset 14, -4
  90 0004 8DB0     		sub	sp, sp, #52
  91              	.LCFI1:
  92              		.cfi_def_cfa_offset 80
 341:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitTypeDef GPIO_InitStruct = {0};
  93              		.loc 1 341 4 view .LVU17
  94              		.loc 1 341 21 is_stmt 0 view .LVU18
  95 0006 0024     		movs	r4, #0
  96 0008 0794     		str	r4, [sp, #28]
  97 000a 0894     		str	r4, [sp, #32]
  98 000c 0994     		str	r4, [sp, #36]
  99 000e 0A94     		str	r4, [sp, #40]
 100 0010 0B94     		str	r4, [sp, #44]
 342:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /* USER CODE BEGIN MX_GPIO_Init_1 */
 343:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /* USER CODE END MX_GPIO_Init_1 */
 344:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 345:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* GPIO Ports Clock Enable */
 346:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_GPIOE_CLK_ENABLE();
 101              		.loc 1 346 4 is_stmt 1 view .LVU19
 102              	.LBB4:
 103              		.loc 1 346 4 view .LVU20
 104 0012 0194     		str	r4, [sp, #4]
 105              		.loc 1 346 4 view .LVU21
 106 0014 4A4B     		ldr	r3, .L6
 107 0016 1A6B     		ldr	r2, [r3, #48]
 108 0018 42F01002 		orr	r2, r2, #16
 109 001c 1A63     		str	r2, [r3, #48]
 110              		.loc 1 346 4 view .LVU22
 111 001e 1A6B     		ldr	r2, [r3, #48]
 112 0020 02F01002 		and	r2, r2, #16
 113 0024 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/ccJnUmCG.s 			page 9


 114              		.loc 1 346 4 view .LVU23
 115 0026 019A     		ldr	r2, [sp, #4]
 116              	.LBE4:
 117              		.loc 1 346 4 view .LVU24
 347:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_GPIOH_CLK_ENABLE();
 118              		.loc 1 347 4 view .LVU25
 119              	.LBB5:
 120              		.loc 1 347 4 view .LVU26
 121 0028 0294     		str	r4, [sp, #8]
 122              		.loc 1 347 4 view .LVU27
 123 002a 1A6B     		ldr	r2, [r3, #48]
 124 002c 42F08002 		orr	r2, r2, #128
 125 0030 1A63     		str	r2, [r3, #48]
 126              		.loc 1 347 4 view .LVU28
 127 0032 1A6B     		ldr	r2, [r3, #48]
 128 0034 02F08002 		and	r2, r2, #128
 129 0038 0292     		str	r2, [sp, #8]
 130              		.loc 1 347 4 view .LVU29
 131 003a 029A     		ldr	r2, [sp, #8]
 132              	.LBE5:
 133              		.loc 1 347 4 view .LVU30
 348:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_GPIOA_CLK_ENABLE();
 134              		.loc 1 348 4 view .LVU31
 135              	.LBB6:
 136              		.loc 1 348 4 view .LVU32
 137 003c 0394     		str	r4, [sp, #12]
 138              		.loc 1 348 4 view .LVU33
 139 003e 1A6B     		ldr	r2, [r3, #48]
 140 0040 42F00102 		orr	r2, r2, #1
 141 0044 1A63     		str	r2, [r3, #48]
 142              		.loc 1 348 4 view .LVU34
 143 0046 1A6B     		ldr	r2, [r3, #48]
 144 0048 02F00102 		and	r2, r2, #1
 145 004c 0392     		str	r2, [sp, #12]
 146              		.loc 1 348 4 view .LVU35
 147 004e 039A     		ldr	r2, [sp, #12]
 148              	.LBE6:
 149              		.loc 1 348 4 view .LVU36
 349:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_GPIOC_CLK_ENABLE();
 150              		.loc 1 349 4 view .LVU37
 151              	.LBB7:
 152              		.loc 1 349 4 view .LVU38
 153 0050 0494     		str	r4, [sp, #16]
 154              		.loc 1 349 4 view .LVU39
 155 0052 1A6B     		ldr	r2, [r3, #48]
 156 0054 42F00402 		orr	r2, r2, #4
 157 0058 1A63     		str	r2, [r3, #48]
 158              		.loc 1 349 4 view .LVU40
 159 005a 1A6B     		ldr	r2, [r3, #48]
 160 005c 02F00402 		and	r2, r2, #4
 161 0060 0492     		str	r2, [sp, #16]
 162              		.loc 1 349 4 view .LVU41
 163 0062 049A     		ldr	r2, [sp, #16]
 164              	.LBE7:
 165              		.loc 1 349 4 view .LVU42
 350:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_GPIOB_CLK_ENABLE();
 166              		.loc 1 350 4 view .LVU43
ARM GAS  /tmp/ccJnUmCG.s 			page 10


 167              	.LBB8:
 168              		.loc 1 350 4 view .LVU44
 169 0064 0594     		str	r4, [sp, #20]
 170              		.loc 1 350 4 view .LVU45
 171 0066 1A6B     		ldr	r2, [r3, #48]
 172 0068 42F00202 		orr	r2, r2, #2
 173 006c 1A63     		str	r2, [r3, #48]
 174              		.loc 1 350 4 view .LVU46
 175 006e 1A6B     		ldr	r2, [r3, #48]
 176 0070 02F00202 		and	r2, r2, #2
 177 0074 0592     		str	r2, [sp, #20]
 178              		.loc 1 350 4 view .LVU47
 179 0076 059A     		ldr	r2, [sp, #20]
 180              	.LBE8:
 181              		.loc 1 350 4 view .LVU48
 351:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_GPIOD_CLK_ENABLE();
 182              		.loc 1 351 4 view .LVU49
 183              	.LBB9:
 184              		.loc 1 351 4 view .LVU50
 185 0078 0694     		str	r4, [sp, #24]
 186              		.loc 1 351 4 view .LVU51
 187 007a 1A6B     		ldr	r2, [r3, #48]
 188 007c 42F00802 		orr	r2, r2, #8
 189 0080 1A63     		str	r2, [r3, #48]
 190              		.loc 1 351 4 view .LVU52
 191 0082 1B6B     		ldr	r3, [r3, #48]
 192 0084 03F00803 		and	r3, r3, #8
 193 0088 0693     		str	r3, [sp, #24]
 194              		.loc 1 351 4 view .LVU53
 195 008a 069B     		ldr	r3, [sp, #24]
 196              	.LBE9:
 197              		.loc 1 351 4 view .LVU54
 352:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 353:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /*Configure GPIO pin Output Level */
 354:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8
 198              		.loc 1 354 4 view .LVU55
 199 008c DFF8BC90 		ldr	r9, .L6+12
 200 0090 2246     		mov	r2, r4
 201 0092 41F68C71 		movw	r1, #8076
 202 0096 4846     		mov	r0, r9
 203 0098 FFF7FEFF 		bl	HAL_GPIO_WritePin
 204              	.LVL0:
 355:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****                            |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 356:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 357:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /*Configure GPIO pin Output Level */
 358:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 205              		.loc 1 358 4 view .LVU56
 206 009c 294F     		ldr	r7, .L6+4
 207 009e 2246     		mov	r2, r4
 208 00a0 1021     		movs	r1, #16
 209 00a2 3846     		mov	r0, r7
 210 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 211              	.LVL1:
 359:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 360:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /*Configure GPIO pin Output Level */
 361:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 212              		.loc 1 361 4 view .LVU57
ARM GAS  /tmp/ccJnUmCG.s 			page 11


 213 00a8 274E     		ldr	r6, .L6+8
 214 00aa 0122     		movs	r2, #1
 215 00ac 8021     		movs	r1, #128
 216 00ae 3046     		mov	r0, r6
 217 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 218              	.LVL2:
 362:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 363:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /*Configure GPIO pin Output Level */
 364:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_GPIO_WritePin(GPIOB, NRF_CE_Pin|NRF_CSN_Pin, GPIO_PIN_RESET);
 219              		.loc 1 364 4 view .LVU58
 220 00b4 DFF89880 		ldr	r8, .L6+16
 221 00b8 2246     		mov	r2, r4
 222 00ba C021     		movs	r1, #192
 223 00bc 4046     		mov	r0, r8
 224 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 225              	.LVL3:
 365:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 366:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /*Configure GPIO pins : PE2 PE3 PE7 PE8
 367:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****                             PE9 PE10 PE11 PE12 */
 368:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8
 226              		.loc 1 368 4 view .LVU59
 227              		.loc 1 368 24 is_stmt 0 view .LVU60
 228 00c2 41F68C73 		movw	r3, #8076
 229 00c6 0793     		str	r3, [sp, #28]
 369:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****                            |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 370:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 230              		.loc 1 370 4 is_stmt 1 view .LVU61
 231              		.loc 1 370 25 is_stmt 0 view .LVU62
 232 00c8 0125     		movs	r5, #1
 233 00ca 0895     		str	r5, [sp, #32]
 371:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Pull = GPIO_NOPULL;
 234              		.loc 1 371 4 is_stmt 1 view .LVU63
 235              		.loc 1 371 25 is_stmt 0 view .LVU64
 236 00cc 0994     		str	r4, [sp, #36]
 372:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 237              		.loc 1 372 4 is_stmt 1 view .LVU65
 238              		.loc 1 372 26 is_stmt 0 view .LVU66
 239 00ce 0A94     		str	r4, [sp, #40]
 373:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 240              		.loc 1 373 4 is_stmt 1 view .LVU67
 241 00d0 07A9     		add	r1, sp, #28
 242 00d2 4846     		mov	r0, r9
 243 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 244              	.LVL4:
 374:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 375:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /*Configure GPIO pin : PC4 */
 376:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Pin = GPIO_PIN_4;
 245              		.loc 1 376 4 view .LVU68
 246              		.loc 1 376 24 is_stmt 0 view .LVU69
 247 00d8 1023     		movs	r3, #16
 248 00da 0793     		str	r3, [sp, #28]
 377:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 249              		.loc 1 377 4 is_stmt 1 view .LVU70
 250              		.loc 1 377 25 is_stmt 0 view .LVU71
 251 00dc 0895     		str	r5, [sp, #32]
 378:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Pull = GPIO_NOPULL;
 252              		.loc 1 378 4 is_stmt 1 view .LVU72
ARM GAS  /tmp/ccJnUmCG.s 			page 12


 253              		.loc 1 378 25 is_stmt 0 view .LVU73
 254 00de 0994     		str	r4, [sp, #36]
 379:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 255              		.loc 1 379 4 is_stmt 1 view .LVU74
 256              		.loc 1 379 26 is_stmt 0 view .LVU75
 257 00e0 0A94     		str	r4, [sp, #40]
 380:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 258              		.loc 1 380 4 is_stmt 1 view .LVU76
 259 00e2 07A9     		add	r1, sp, #28
 260 00e4 3846     		mov	r0, r7
 261 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 262              	.LVL5:
 381:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 382:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /*Configure GPIO pin : PD15 */
 383:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Pin = GPIO_PIN_15;
 263              		.loc 1 383 4 view .LVU77
 264              		.loc 1 383 24 is_stmt 0 view .LVU78
 265 00ea 4FF40043 		mov	r3, #32768
 266 00ee 0793     		str	r3, [sp, #28]
 384:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 267              		.loc 1 384 4 is_stmt 1 view .LVU79
 268              		.loc 1 384 25 is_stmt 0 view .LVU80
 269 00f0 4FF48813 		mov	r3, #1114112
 270 00f4 0893     		str	r3, [sp, #32]
 385:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Pull = GPIO_NOPULL;
 271              		.loc 1 385 4 is_stmt 1 view .LVU81
 272              		.loc 1 385 25 is_stmt 0 view .LVU82
 273 00f6 0994     		str	r4, [sp, #36]
 386:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 274              		.loc 1 386 4 is_stmt 1 view .LVU83
 275 00f8 07A9     		add	r1, sp, #28
 276 00fa 3046     		mov	r0, r6
 277 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 278              	.LVL6:
 387:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 388:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /*Configure GPIO pin : PC7 */
 389:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Pin = GPIO_PIN_7;
 279              		.loc 1 389 4 view .LVU84
 280              		.loc 1 389 24 is_stmt 0 view .LVU85
 281 0100 4FF08009 		mov	r9, #128
 282 0104 CDF81C90 		str	r9, [sp, #28]
 390:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 283              		.loc 1 390 4 is_stmt 1 view .LVU86
 284              		.loc 1 390 25 is_stmt 0 view .LVU87
 285 0108 0894     		str	r4, [sp, #32]
 391:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 286              		.loc 1 391 4 is_stmt 1 view .LVU88
 287              		.loc 1 391 25 is_stmt 0 view .LVU89
 288 010a 0223     		movs	r3, #2
 289 010c 0993     		str	r3, [sp, #36]
 392:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 290              		.loc 1 392 4 is_stmt 1 view .LVU90
 291 010e 07A9     		add	r1, sp, #28
 292 0110 3846     		mov	r0, r7
 293 0112 FFF7FEFF 		bl	HAL_GPIO_Init
 294              	.LVL7:
 393:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
ARM GAS  /tmp/ccJnUmCG.s 			page 13


 394:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /*Configure GPIO pin : PD7 */
 395:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Pin = GPIO_PIN_7;
 295              		.loc 1 395 4 view .LVU91
 296              		.loc 1 395 24 is_stmt 0 view .LVU92
 297 0116 CDF81C90 		str	r9, [sp, #28]
 396:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 298              		.loc 1 396 4 is_stmt 1 view .LVU93
 299              		.loc 1 396 25 is_stmt 0 view .LVU94
 300 011a 0895     		str	r5, [sp, #32]
 397:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 397 4 is_stmt 1 view .LVU95
 302              		.loc 1 397 25 is_stmt 0 view .LVU96
 303 011c 0994     		str	r4, [sp, #36]
 398:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 304              		.loc 1 398 4 is_stmt 1 view .LVU97
 305              		.loc 1 398 26 is_stmt 0 view .LVU98
 306 011e 0A94     		str	r4, [sp, #40]
 399:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 307              		.loc 1 399 4 is_stmt 1 view .LVU99
 308 0120 07A9     		add	r1, sp, #28
 309 0122 3046     		mov	r0, r6
 310 0124 FFF7FEFF 		bl	HAL_GPIO_Init
 311              	.LVL8:
 400:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 401:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /*Configure GPIO pins : NRF_CE_Pin NRF_CSN_Pin */
 402:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Pin = NRF_CE_Pin|NRF_CSN_Pin;
 312              		.loc 1 402 4 view .LVU100
 313              		.loc 1 402 24 is_stmt 0 view .LVU101
 314 0128 C023     		movs	r3, #192
 315 012a 0793     		str	r3, [sp, #28]
 403:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 316              		.loc 1 403 4 is_stmt 1 view .LVU102
 317              		.loc 1 403 25 is_stmt 0 view .LVU103
 318 012c 0895     		str	r5, [sp, #32]
 404:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Pull = GPIO_NOPULL;
 319              		.loc 1 404 4 is_stmt 1 view .LVU104
 320              		.loc 1 404 25 is_stmt 0 view .LVU105
 321 012e 0994     		str	r4, [sp, #36]
 405:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 322              		.loc 1 405 4 is_stmt 1 view .LVU106
 323              		.loc 1 405 26 is_stmt 0 view .LVU107
 324 0130 0A94     		str	r4, [sp, #40]
 406:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 325              		.loc 1 406 4 is_stmt 1 view .LVU108
 326 0132 07A9     		add	r1, sp, #28
 327 0134 4046     		mov	r0, r8
 328 0136 FFF7FEFF 		bl	HAL_GPIO_Init
 329              	.LVL9:
 407:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 408:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /* USER CODE BEGIN MX_GPIO_Init_2 */
 409:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /* USER CODE END MX_GPIO_Init_2 */
 410:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  }
 330              		.loc 1 410 2 is_stmt 0 view .LVU109
 331 013a 0DB0     		add	sp, sp, #52
 332              	.LCFI2:
 333              		.cfi_def_cfa_offset 28
 334              		@ sp needed
ARM GAS  /tmp/ccJnUmCG.s 			page 14


 335 013c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 336              	.L7:
 337              		.align	2
 338              	.L6:
 339 0140 00380240 		.word	1073887232
 340 0144 00080240 		.word	1073874944
 341 0148 000C0240 		.word	1073875968
 342 014c 00100240 		.word	1073876992
 343 0150 00040240 		.word	1073873920
 344              		.cfi_endproc
 345              	.LFE147:
 347              		.section	.text.MX_DMA_Init,"ax",%progbits
 348              		.align	1
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 353              	MX_DMA_Init:
 354              	.LFB146:
 312:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 355              		.loc 1 312 2 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 8
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359 0000 10B5     		push	{r4, lr}
 360              	.LCFI3:
 361              		.cfi_def_cfa_offset 8
 362              		.cfi_offset 4, -8
 363              		.cfi_offset 14, -4
 364 0002 82B0     		sub	sp, sp, #8
 365              	.LCFI4:
 366              		.cfi_def_cfa_offset 16
 315:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_DMA1_CLK_ENABLE();
 367              		.loc 1 315 4 view .LVU111
 368              	.LBB10:
 315:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_DMA1_CLK_ENABLE();
 369              		.loc 1 315 4 view .LVU112
 370 0004 0024     		movs	r4, #0
 371 0006 0094     		str	r4, [sp]
 315:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_DMA1_CLK_ENABLE();
 372              		.loc 1 315 4 view .LVU113
 373 0008 1A4B     		ldr	r3, .L10
 374 000a 1A6B     		ldr	r2, [r3, #48]
 375 000c 42F48002 		orr	r2, r2, #4194304
 376 0010 1A63     		str	r2, [r3, #48]
 315:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_DMA1_CLK_ENABLE();
 377              		.loc 1 315 4 view .LVU114
 378 0012 1A6B     		ldr	r2, [r3, #48]
 379 0014 02F48002 		and	r2, r2, #4194304
 380 0018 0092     		str	r2, [sp]
 315:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_DMA1_CLK_ENABLE();
 381              		.loc 1 315 4 view .LVU115
 382 001a 009A     		ldr	r2, [sp]
 383              	.LBE10:
 315:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_RCC_DMA1_CLK_ENABLE();
 384              		.loc 1 315 4 view .LVU116
 316:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 385              		.loc 1 316 4 view .LVU117
ARM GAS  /tmp/ccJnUmCG.s 			page 15


 386              	.LBB11:
 316:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 387              		.loc 1 316 4 view .LVU118
 388 001c 0194     		str	r4, [sp, #4]
 316:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 389              		.loc 1 316 4 view .LVU119
 390 001e 1A6B     		ldr	r2, [r3, #48]
 391 0020 42F40012 		orr	r2, r2, #2097152
 392 0024 1A63     		str	r2, [r3, #48]
 316:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 393              		.loc 1 316 4 view .LVU120
 394 0026 1B6B     		ldr	r3, [r3, #48]
 395 0028 03F40013 		and	r3, r3, #2097152
 396 002c 0193     		str	r3, [sp, #4]
 316:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 397              		.loc 1 316 4 view .LVU121
 398 002e 019B     		ldr	r3, [sp, #4]
 399              	.LBE11:
 316:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 400              		.loc 1 316 4 view .LVU122
 320:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 401              		.loc 1 320 4 view .LVU123
 402 0030 2246     		mov	r2, r4
 403 0032 2146     		mov	r1, r4
 404 0034 1020     		movs	r0, #16
 405 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 406              	.LVL10:
 321:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* DMA1_Stream6_IRQn interrupt configuration */
 407              		.loc 1 321 4 view .LVU124
 408 003a 1020     		movs	r0, #16
 409 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 410              	.LVL11:
 323:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 411              		.loc 1 323 4 view .LVU125
 412 0040 2246     		mov	r2, r4
 413 0042 2146     		mov	r1, r4
 414 0044 1120     		movs	r0, #17
 415 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 416              	.LVL12:
 324:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* DMA2_Stream3_IRQn interrupt configuration */
 417              		.loc 1 324 4 view .LVU126
 418 004a 1120     		movs	r0, #17
 419 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 420              	.LVL13:
 326:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 421              		.loc 1 326 4 view .LVU127
 422 0050 2246     		mov	r2, r4
 423 0052 2146     		mov	r1, r4
 424 0054 3B20     		movs	r0, #59
 425 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 426              	.LVL14:
 327:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* DMA2_Stream6_IRQn interrupt configuration */
 427              		.loc 1 327 4 view .LVU128
 428 005a 3B20     		movs	r0, #59
 429 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 430              	.LVL15:
 329:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
ARM GAS  /tmp/ccJnUmCG.s 			page 16


 431              		.loc 1 329 4 view .LVU129
 432 0060 2246     		mov	r2, r4
 433 0062 2146     		mov	r1, r4
 434 0064 4520     		movs	r0, #69
 435 0066 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 436              	.LVL16:
 330:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 437              		.loc 1 330 4 view .LVU130
 438 006a 4520     		movs	r0, #69
 439 006c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 440              	.LVL17:
 332:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 441              		.loc 1 332 2 is_stmt 0 view .LVU131
 442 0070 02B0     		add	sp, sp, #8
 443              	.LCFI5:
 444              		.cfi_def_cfa_offset 8
 445              		@ sp needed
 446 0072 10BD     		pop	{r4, pc}
 447              	.L11:
 448              		.align	2
 449              	.L10:
 450 0074 00380240 		.word	1073887232
 451              		.cfi_endproc
 452              	.LFE146:
 454              		.section	.text.Error_Handler,"ax",%progbits
 455              		.align	1
 456              		.global	Error_Handler
 457              		.syntax unified
 458              		.thumb
 459              		.thumb_func
 461              	Error_Handler:
 462              	.LFB148:
 411:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 412:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /* USER CODE BEGIN 4 */
 413:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 414:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /* USER CODE END 4 */
 415:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 416:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  /**
 417:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @brief  This function is executed in case of error occurrence.
 418:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    * @retval None
 419:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    */
 420:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  void Error_Handler(void)
 421:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  {
 463              		.loc 1 421 2 is_stmt 1 view -0
 464              		.cfi_startproc
 465              		@ Volatile: function does not return.
 466              		@ args = 0, pretend = 0, frame = 0
 467              		@ frame_needed = 0, uses_anonymous_args = 0
 468              		@ link register save eliminated.
 422:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* USER CODE BEGIN Error_Handler_Debug */
 423:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    /* User can add his own implementation to report the HAL error return state */
 424:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __disable_irq();
 469              		.loc 1 424 4 view .LVU133
 470              	.LBB12:
 471              	.LBI12:
 472              		.file 2 "/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
ARM GAS  /tmp/ccJnUmCG.s 			page 17


   2:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
ARM GAS  /tmp/ccJnUmCG.s 			page 18


  59:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccJnUmCG.s 			page 19


 116:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJnUmCG.s 			page 20


 173:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJnUmCG.s 			page 21


 230:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccJnUmCG.s 			page 22


 287:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
ARM GAS  /tmp/ccJnUmCG.s 			page 23


 344:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
ARM GAS  /tmp/ccJnUmCG.s 			page 24


 401:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJnUmCG.s 			page 25


 458:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
ARM GAS  /tmp/ccJnUmCG.s 			page 26


 515:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
ARM GAS  /tmp/ccJnUmCG.s 			page 27


 572:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
ARM GAS  /tmp/ccJnUmCG.s 			page 28


 629:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccJnUmCG.s 			page 29


 686:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     {
ARM GAS  /tmp/ccJnUmCG.s 			page 30


 743:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJnUmCG.s 			page 31


 800:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
ARM GAS  /tmp/ccJnUmCG.s 			page 32


 857:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccJnUmCG.s 			page 33


 914:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 473              		.loc 2 960 27 view .LVU134
 474              	.LBB13:
 961:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 475              		.loc 2 962 3 view .LVU135
 476              		.syntax unified
 477              	@ 962 "/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 478 0000 72B6     		cpsid i
 479              	@ 0 "" 2
 480              		.thumb
ARM GAS  /tmp/ccJnUmCG.s 			page 34


 481              		.syntax unified
 482              	.L13:
 483              	.LBE13:
 484              	.LBE12:
 425:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    while (1)
 485              		.loc 1 425 4 view .LVU136
 426:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 427:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
 486              		.loc 1 427 4 view .LVU137
 425:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    while (1)
 487              		.loc 1 425 10 view .LVU138
 488 0002 FEE7     		b	.L13
 489              		.cfi_endproc
 490              	.LFE148:
 492              		.section	.text.SystemClock_Config,"ax",%progbits
 493              		.align	1
 494              		.syntax unified
 495              		.thumb
 496              		.thumb_func
 498              	SystemClock_Config:
 499              	.LFB139:
  64:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 500              		.loc 1 64 2 view -0
 501              		.cfi_startproc
 502              		@ args = 0, pretend = 0, frame = 80
 503              		@ frame_needed = 0, uses_anonymous_args = 0
 504 0000 00B5     		push	{lr}
 505              	.LCFI6:
 506              		.cfi_def_cfa_offset 4
 507              		.cfi_offset 14, -4
 508 0002 95B0     		sub	sp, sp, #84
 509              	.LCFI7:
 510              		.cfi_def_cfa_offset 88
  65:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 511              		.loc 1 65 4 view .LVU140
  65:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 512              		.loc 1 65 23 is_stmt 0 view .LVU141
 513 0004 3022     		movs	r2, #48
 514 0006 0021     		movs	r1, #0
 515 0008 08A8     		add	r0, sp, #32
 516 000a FFF7FEFF 		bl	memset
 517              	.LVL18:
  66:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 518              		.loc 1 66 4 is_stmt 1 view .LVU142
  66:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 519              		.loc 1 66 23 is_stmt 0 view .LVU143
 520 000e 0023     		movs	r3, #0
 521 0010 0393     		str	r3, [sp, #12]
 522 0012 0493     		str	r3, [sp, #16]
 523 0014 0593     		str	r3, [sp, #20]
 524 0016 0693     		str	r3, [sp, #24]
 525 0018 0793     		str	r3, [sp, #28]
  70:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 526              		.loc 1 70 4 is_stmt 1 view .LVU144
 527              	.LBB14:
  70:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 528              		.loc 1 70 4 view .LVU145
ARM GAS  /tmp/ccJnUmCG.s 			page 35


 529 001a 0193     		str	r3, [sp, #4]
  70:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 530              		.loc 1 70 4 view .LVU146
 531 001c 1F4A     		ldr	r2, .L20
 532 001e 116C     		ldr	r1, [r2, #64]
 533 0020 41F08051 		orr	r1, r1, #268435456
 534 0024 1164     		str	r1, [r2, #64]
  70:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 535              		.loc 1 70 4 view .LVU147
 536 0026 126C     		ldr	r2, [r2, #64]
 537 0028 02F08052 		and	r2, r2, #268435456
 538 002c 0192     		str	r2, [sp, #4]
  70:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 539              		.loc 1 70 4 view .LVU148
 540 002e 019A     		ldr	r2, [sp, #4]
 541              	.LBE14:
  70:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 542              		.loc 1 70 4 view .LVU149
  71:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 543              		.loc 1 71 4 view .LVU150
 544              	.LBB15:
  71:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 545              		.loc 1 71 4 view .LVU151
 546 0030 0293     		str	r3, [sp, #8]
  71:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 547              		.loc 1 71 4 view .LVU152
 548 0032 1B4B     		ldr	r3, .L20+4
 549 0034 1A68     		ldr	r2, [r3]
 550 0036 42F48042 		orr	r2, r2, #16384
 551 003a 1A60     		str	r2, [r3]
  71:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 552              		.loc 1 71 4 view .LVU153
 553 003c 1B68     		ldr	r3, [r3]
 554 003e 03F48043 		and	r3, r3, #16384
 555 0042 0293     		str	r3, [sp, #8]
  71:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 556              		.loc 1 71 4 view .LVU154
 557 0044 029B     		ldr	r3, [sp, #8]
 558              	.LBE15:
  71:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 559              		.loc 1 71 4 view .LVU155
  76:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 560              		.loc 1 76 4 view .LVU156
  76:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 561              		.loc 1 76 37 is_stmt 0 view .LVU157
 562 0046 0123     		movs	r3, #1
 563 0048 0893     		str	r3, [sp, #32]
  77:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 564              		.loc 1 77 4 is_stmt 1 view .LVU158
  77:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 565              		.loc 1 77 31 is_stmt 0 view .LVU159
 566 004a 4FF48033 		mov	r3, #65536
 567 004e 0993     		str	r3, [sp, #36]
  78:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 568              		.loc 1 78 4 is_stmt 1 view .LVU160
  78:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 569              		.loc 1 78 35 is_stmt 0 view .LVU161
ARM GAS  /tmp/ccJnUmCG.s 			page 36


 570 0050 0223     		movs	r3, #2
 571 0052 0E93     		str	r3, [sp, #56]
  79:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLM = 4;
 572              		.loc 1 79 4 is_stmt 1 view .LVU162
  79:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLM = 4;
 573              		.loc 1 79 36 is_stmt 0 view .LVU163
 574 0054 4FF48002 		mov	r2, #4194304
 575 0058 0F92     		str	r2, [sp, #60]
  80:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLN = 72;
 576              		.loc 1 80 4 is_stmt 1 view .LVU164
  80:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLN = 72;
 577              		.loc 1 80 31 is_stmt 0 view .LVU165
 578 005a 0422     		movs	r2, #4
 579 005c 1092     		str	r2, [sp, #64]
  81:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 580              		.loc 1 81 4 is_stmt 1 view .LVU166
  81:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 581              		.loc 1 81 31 is_stmt 0 view .LVU167
 582 005e 4822     		movs	r2, #72
 583 0060 1192     		str	r2, [sp, #68]
  82:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLQ = 3;
 584              		.loc 1 82 4 is_stmt 1 view .LVU168
  82:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_OscInitStruct.PLL.PLLQ = 3;
 585              		.loc 1 82 31 is_stmt 0 view .LVU169
 586 0062 1293     		str	r3, [sp, #72]
  83:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 587              		.loc 1 83 4 is_stmt 1 view .LVU170
  83:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 588              		.loc 1 83 31 is_stmt 0 view .LVU171
 589 0064 0323     		movs	r3, #3
 590 0066 1393     		str	r3, [sp, #76]
  84:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 591              		.loc 1 84 4 is_stmt 1 view .LVU172
  84:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 592              		.loc 1 84 8 is_stmt 0 view .LVU173
 593 0068 08A8     		add	r0, sp, #32
 594 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 595              	.LVL19:
  84:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 596              		.loc 1 84 7 discriminator 1 view .LVU174
 597 006e 80B9     		cbnz	r0, .L18
  91:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 598              		.loc 1 91 4 is_stmt 1 view .LVU175
  91:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 599              		.loc 1 91 32 is_stmt 0 view .LVU176
 600 0070 0F23     		movs	r3, #15
 601 0072 0393     		str	r3, [sp, #12]
  93:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 602              		.loc 1 93 4 is_stmt 1 view .LVU177
  93:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 603              		.loc 1 93 35 is_stmt 0 view .LVU178
 604 0074 0221     		movs	r1, #2
 605 0076 0491     		str	r1, [sp, #16]
  94:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 606              		.loc 1 94 4 is_stmt 1 view .LVU179
  94:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 607              		.loc 1 94 36 is_stmt 0 view .LVU180
ARM GAS  /tmp/ccJnUmCG.s 			page 37


 608 0078 0023     		movs	r3, #0
 609 007a 0593     		str	r3, [sp, #20]
  95:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 610              		.loc 1 95 4 is_stmt 1 view .LVU181
  95:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 611              		.loc 1 95 37 is_stmt 0 view .LVU182
 612 007c 4FF48052 		mov	r2, #4096
 613 0080 0692     		str	r2, [sp, #24]
  96:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 614              		.loc 1 96 4 is_stmt 1 view .LVU183
  96:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 615              		.loc 1 96 37 is_stmt 0 view .LVU184
 616 0082 0793     		str	r3, [sp, #28]
  98:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 617              		.loc 1 98 4 is_stmt 1 view .LVU185
  98:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 618              		.loc 1 98 8 is_stmt 0 view .LVU186
 619 0084 03A8     		add	r0, sp, #12
 620 0086 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 621              	.LVL20:
  98:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 622              		.loc 1 98 7 discriminator 1 view .LVU187
 623 008a 20B9     		cbnz	r0, .L19
 102:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 624              		.loc 1 102 2 view .LVU188
 625 008c 15B0     		add	sp, sp, #84
 626              	.LCFI8:
 627              		.cfi_remember_state
 628              		.cfi_def_cfa_offset 4
 629              		@ sp needed
 630 008e 5DF804FB 		ldr	pc, [sp], #4
 631              	.L18:
 632              	.LCFI9:
 633              		.cfi_restore_state
  86:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
 634              		.loc 1 86 6 is_stmt 1 view .LVU189
 635 0092 FFF7FEFF 		bl	Error_Handler
 636              	.LVL21:
 637              	.L19:
 100:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
 638              		.loc 1 100 6 view .LVU190
 639 0096 FFF7FEFF 		bl	Error_Handler
 640              	.LVL22:
 641              	.L21:
 642 009a 00BF     		.align	2
 643              	.L20:
 644 009c 00380240 		.word	1073887232
 645 00a0 00700040 		.word	1073770496
 646              		.cfi_endproc
 647              	.LFE139:
 649              		.section	.text.MX_I2C2_Init,"ax",%progbits
 650              		.align	1
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
 655              	MX_I2C2_Init:
 656              	.LFB140:
ARM GAS  /tmp/ccJnUmCG.s 			page 38


 110:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 657              		.loc 1 110 2 view -0
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 0
 660              		@ frame_needed = 0, uses_anonymous_args = 0
 661 0000 08B5     		push	{r3, lr}
 662              	.LCFI10:
 663              		.cfi_def_cfa_offset 8
 664              		.cfi_offset 3, -8
 665              		.cfi_offset 14, -4
 119:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.ClockSpeed = 100000;
 666              		.loc 1 119 4 view .LVU192
 119:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.ClockSpeed = 100000;
 667              		.loc 1 119 19 is_stmt 0 view .LVU193
 668 0002 0A48     		ldr	r0, .L26
 669 0004 0A4B     		ldr	r3, .L26+4
 670 0006 0360     		str	r3, [r0]
 120:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 671              		.loc 1 120 4 is_stmt 1 view .LVU194
 120:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 672              		.loc 1 120 26 is_stmt 0 view .LVU195
 673 0008 0A4B     		ldr	r3, .L26+8
 674 000a 4360     		str	r3, [r0, #4]
 121:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.OwnAddress1 = 0;
 675              		.loc 1 121 4 is_stmt 1 view .LVU196
 121:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.OwnAddress1 = 0;
 676              		.loc 1 121 25 is_stmt 0 view .LVU197
 677 000c 0023     		movs	r3, #0
 678 000e 8360     		str	r3, [r0, #8]
 122:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 679              		.loc 1 122 4 is_stmt 1 view .LVU198
 122:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 680              		.loc 1 122 27 is_stmt 0 view .LVU199
 681 0010 C360     		str	r3, [r0, #12]
 123:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 682              		.loc 1 123 4 is_stmt 1 view .LVU200
 123:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 683              		.loc 1 123 30 is_stmt 0 view .LVU201
 684 0012 4FF48042 		mov	r2, #16384
 685 0016 0261     		str	r2, [r0, #16]
 124:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.OwnAddress2 = 0;
 686              		.loc 1 124 4 is_stmt 1 view .LVU202
 124:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.OwnAddress2 = 0;
 687              		.loc 1 124 31 is_stmt 0 view .LVU203
 688 0018 4361     		str	r3, [r0, #20]
 125:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 689              		.loc 1 125 4 is_stmt 1 view .LVU204
 125:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 690              		.loc 1 125 27 is_stmt 0 view .LVU205
 691 001a 8361     		str	r3, [r0, #24]
 126:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 692              		.loc 1 126 4 is_stmt 1 view .LVU206
 126:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 693              		.loc 1 126 31 is_stmt 0 view .LVU207
 694 001c C361     		str	r3, [r0, #28]
 127:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 695              		.loc 1 127 4 is_stmt 1 view .LVU208
ARM GAS  /tmp/ccJnUmCG.s 			page 39


 127:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 696              		.loc 1 127 29 is_stmt 0 view .LVU209
 697 001e 0362     		str	r3, [r0, #32]
 128:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 698              		.loc 1 128 4 is_stmt 1 view .LVU210
 128:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 699              		.loc 1 128 8 is_stmt 0 view .LVU211
 700 0020 FFF7FEFF 		bl	HAL_I2C_Init
 701              	.LVL23:
 128:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 702              		.loc 1 128 7 discriminator 1 view .LVU212
 703 0024 00B9     		cbnz	r0, .L25
 136:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 704              		.loc 1 136 2 view .LVU213
 705 0026 08BD     		pop	{r3, pc}
 706              	.L25:
 130:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
 707              		.loc 1 130 6 is_stmt 1 view .LVU214
 708 0028 FFF7FEFF 		bl	Error_Handler
 709              	.LVL24:
 710              	.L27:
 711              		.align	2
 712              	.L26:
 713 002c 00000000 		.word	hi2c2
 714 0030 00580040 		.word	1073764352
 715 0034 A0860100 		.word	100000
 716              		.cfi_endproc
 717              	.LFE140:
 719              		.section	.text.MX_SPI3_Init,"ax",%progbits
 720              		.align	1
 721              		.syntax unified
 722              		.thumb
 723              		.thumb_func
 725              	MX_SPI3_Init:
 726              	.LFB143:
 210:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 727              		.loc 1 210 2 view -0
 728              		.cfi_startproc
 729              		@ args = 0, pretend = 0, frame = 0
 730              		@ frame_needed = 0, uses_anonymous_args = 0
 731 0000 08B5     		push	{r3, lr}
 732              	.LCFI11:
 733              		.cfi_def_cfa_offset 8
 734              		.cfi_offset 3, -8
 735              		.cfi_offset 14, -4
 220:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.Mode = SPI_MODE_MASTER;
 736              		.loc 1 220 4 view .LVU216
 220:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.Mode = SPI_MODE_MASTER;
 737              		.loc 1 220 19 is_stmt 0 view .LVU217
 738 0002 0D48     		ldr	r0, .L32
 739 0004 0D4B     		ldr	r3, .L32+4
 740 0006 0360     		str	r3, [r0]
 221:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 741              		.loc 1 221 4 is_stmt 1 view .LVU218
 221:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 742              		.loc 1 221 20 is_stmt 0 view .LVU219
 743 0008 4FF48273 		mov	r3, #260
ARM GAS  /tmp/ccJnUmCG.s 			page 40


 744 000c 4360     		str	r3, [r0, #4]
 222:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 745              		.loc 1 222 4 is_stmt 1 view .LVU220
 222:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 746              		.loc 1 222 25 is_stmt 0 view .LVU221
 747 000e 0023     		movs	r3, #0
 748 0010 8360     		str	r3, [r0, #8]
 223:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 749              		.loc 1 223 4 is_stmt 1 view .LVU222
 223:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 750              		.loc 1 223 24 is_stmt 0 view .LVU223
 751 0012 C360     		str	r3, [r0, #12]
 224:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 752              		.loc 1 224 4 is_stmt 1 view .LVU224
 224:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 753              		.loc 1 224 27 is_stmt 0 view .LVU225
 754 0014 0361     		str	r3, [r0, #16]
 225:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.NSS = SPI_NSS_SOFT;
 755              		.loc 1 225 4 is_stmt 1 view .LVU226
 225:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.NSS = SPI_NSS_SOFT;
 756              		.loc 1 225 24 is_stmt 0 view .LVU227
 757 0016 4361     		str	r3, [r0, #20]
 226:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 758              		.loc 1 226 4 is_stmt 1 view .LVU228
 226:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 759              		.loc 1 226 19 is_stmt 0 view .LVU229
 760 0018 4FF40072 		mov	r2, #512
 761 001c 8261     		str	r2, [r0, #24]
 227:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 762              		.loc 1 227 4 is_stmt 1 view .LVU230
 227:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 763              		.loc 1 227 33 is_stmt 0 view .LVU231
 764 001e C361     		str	r3, [r0, #28]
 228:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 765              		.loc 1 228 4 is_stmt 1 view .LVU232
 228:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 766              		.loc 1 228 24 is_stmt 0 view .LVU233
 767 0020 0362     		str	r3, [r0, #32]
 229:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 768              		.loc 1 229 4 is_stmt 1 view .LVU234
 229:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 769              		.loc 1 229 22 is_stmt 0 view .LVU235
 770 0022 4362     		str	r3, [r0, #36]
 230:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.CRCPolynomial = 10;
 771              		.loc 1 230 4 is_stmt 1 view .LVU236
 230:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi3.Init.CRCPolynomial = 10;
 772              		.loc 1 230 30 is_stmt 0 view .LVU237
 773 0024 8362     		str	r3, [r0, #40]
 231:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_SPI_Init(&hspi3) != HAL_OK)
 774              		.loc 1 231 4 is_stmt 1 view .LVU238
 231:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_SPI_Init(&hspi3) != HAL_OK)
 775              		.loc 1 231 29 is_stmt 0 view .LVU239
 776 0026 0A23     		movs	r3, #10
 777 0028 C362     		str	r3, [r0, #44]
 232:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 778              		.loc 1 232 4 is_stmt 1 view .LVU240
 232:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
ARM GAS  /tmp/ccJnUmCG.s 			page 41


 779              		.loc 1 232 8 is_stmt 0 view .LVU241
 780 002a FFF7FEFF 		bl	HAL_SPI_Init
 781              	.LVL25:
 232:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 782              		.loc 1 232 7 discriminator 1 view .LVU242
 783 002e 00B9     		cbnz	r0, .L31
 240:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 784              		.loc 1 240 2 view .LVU243
 785 0030 08BD     		pop	{r3, pc}
 786              	.L31:
 234:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
 787              		.loc 1 234 6 is_stmt 1 view .LVU244
 788 0032 FFF7FEFF 		bl	Error_Handler
 789              	.LVL26:
 790              	.L33:
 791 0036 00BF     		.align	2
 792              	.L32:
 793 0038 00000000 		.word	hspi3
 794 003c 003C0040 		.word	1073757184
 795              		.cfi_endproc
 796              	.LFE143:
 798              		.section	.text.MX_SPI1_Init,"ax",%progbits
 799              		.align	1
 800              		.syntax unified
 801              		.thumb
 802              		.thumb_func
 804              	MX_SPI1_Init:
 805              	.LFB142:
 172:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 806              		.loc 1 172 2 view -0
 807              		.cfi_startproc
 808              		@ args = 0, pretend = 0, frame = 0
 809              		@ frame_needed = 0, uses_anonymous_args = 0
 810 0000 08B5     		push	{r3, lr}
 811              	.LCFI12:
 812              		.cfi_def_cfa_offset 8
 813              		.cfi_offset 3, -8
 814              		.cfi_offset 14, -4
 182:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.Mode = SPI_MODE_MASTER;
 815              		.loc 1 182 4 view .LVU246
 182:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.Mode = SPI_MODE_MASTER;
 816              		.loc 1 182 19 is_stmt 0 view .LVU247
 817 0002 0D48     		ldr	r0, .L38
 818 0004 0D4B     		ldr	r3, .L38+4
 819 0006 0360     		str	r3, [r0]
 183:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 820              		.loc 1 183 4 is_stmt 1 view .LVU248
 183:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 821              		.loc 1 183 20 is_stmt 0 view .LVU249
 822 0008 4FF48273 		mov	r3, #260
 823 000c 4360     		str	r3, [r0, #4]
 184:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 824              		.loc 1 184 4 is_stmt 1 view .LVU250
 184:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 825              		.loc 1 184 25 is_stmt 0 view .LVU251
 826 000e 0023     		movs	r3, #0
 827 0010 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccJnUmCG.s 			page 42


 185:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 828              		.loc 1 185 4 is_stmt 1 view .LVU252
 185:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 829              		.loc 1 185 24 is_stmt 0 view .LVU253
 830 0012 C360     		str	r3, [r0, #12]
 186:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 831              		.loc 1 186 4 is_stmt 1 view .LVU254
 186:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 832              		.loc 1 186 27 is_stmt 0 view .LVU255
 833 0014 0361     		str	r3, [r0, #16]
 187:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.NSS = SPI_NSS_SOFT;
 834              		.loc 1 187 4 is_stmt 1 view .LVU256
 187:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.NSS = SPI_NSS_SOFT;
 835              		.loc 1 187 24 is_stmt 0 view .LVU257
 836 0016 4361     		str	r3, [r0, #20]
 188:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 837              		.loc 1 188 4 is_stmt 1 view .LVU258
 188:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 838              		.loc 1 188 19 is_stmt 0 view .LVU259
 839 0018 4FF40072 		mov	r2, #512
 840 001c 8261     		str	r2, [r0, #24]
 189:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 841              		.loc 1 189 4 is_stmt 1 view .LVU260
 189:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 842              		.loc 1 189 33 is_stmt 0 view .LVU261
 843 001e C361     		str	r3, [r0, #28]
 190:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 844              		.loc 1 190 4 is_stmt 1 view .LVU262
 190:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 845              		.loc 1 190 24 is_stmt 0 view .LVU263
 846 0020 0362     		str	r3, [r0, #32]
 191:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 847              		.loc 1 191 4 is_stmt 1 view .LVU264
 191:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 848              		.loc 1 191 22 is_stmt 0 view .LVU265
 849 0022 4362     		str	r3, [r0, #36]
 192:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.CRCPolynomial = 10;
 850              		.loc 1 192 4 is_stmt 1 view .LVU266
 192:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    hspi1.Init.CRCPolynomial = 10;
 851              		.loc 1 192 30 is_stmt 0 view .LVU267
 852 0024 8362     		str	r3, [r0, #40]
 193:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 853              		.loc 1 193 4 is_stmt 1 view .LVU268
 193:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 854              		.loc 1 193 29 is_stmt 0 view .LVU269
 855 0026 0A23     		movs	r3, #10
 856 0028 C362     		str	r3, [r0, #44]
 194:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 857              		.loc 1 194 4 is_stmt 1 view .LVU270
 194:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 858              		.loc 1 194 8 is_stmt 0 view .LVU271
 859 002a FFF7FEFF 		bl	HAL_SPI_Init
 860              	.LVL27:
 194:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 861              		.loc 1 194 7 discriminator 1 view .LVU272
 862 002e 00B9     		cbnz	r0, .L37
 202:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
ARM GAS  /tmp/ccJnUmCG.s 			page 43


 863              		.loc 1 202 2 view .LVU273
 864 0030 08BD     		pop	{r3, pc}
 865              	.L37:
 196:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
 866              		.loc 1 196 6 is_stmt 1 view .LVU274
 867 0032 FFF7FEFF 		bl	Error_Handler
 868              	.LVL28:
 869              	.L39:
 870 0036 00BF     		.align	2
 871              	.L38:
 872 0038 00000000 		.word	hspi1
 873 003c 00300140 		.word	1073819648
 874              		.cfi_endproc
 875              	.LFE142:
 877              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 878              		.align	1
 879              		.syntax unified
 880              		.thumb
 881              		.thumb_func
 883              	MX_USART2_UART_Init:
 884              	.LFB145:
 281:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 885              		.loc 1 281 2 view -0
 886              		.cfi_startproc
 887              		@ args = 0, pretend = 0, frame = 0
 888              		@ frame_needed = 0, uses_anonymous_args = 0
 889 0000 08B5     		push	{r3, lr}
 890              	.LCFI13:
 891              		.cfi_def_cfa_offset 8
 892              		.cfi_offset 3, -8
 893              		.cfi_offset 14, -4
 290:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.BaudRate = 9600;
 894              		.loc 1 290 4 view .LVU276
 290:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.BaudRate = 9600;
 895              		.loc 1 290 20 is_stmt 0 view .LVU277
 896 0002 0A48     		ldr	r0, .L44
 897 0004 0A4B     		ldr	r3, .L44+4
 898 0006 0360     		str	r3, [r0]
 291:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 899              		.loc 1 291 4 is_stmt 1 view .LVU278
 291:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 900              		.loc 1 291 25 is_stmt 0 view .LVU279
 901 0008 4FF41653 		mov	r3, #9600
 902 000c 4360     		str	r3, [r0, #4]
 292:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.StopBits = UART_STOPBITS_1;
 903              		.loc 1 292 4 is_stmt 1 view .LVU280
 292:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.StopBits = UART_STOPBITS_1;
 904              		.loc 1 292 27 is_stmt 0 view .LVU281
 905 000e 0023     		movs	r3, #0
 906 0010 8360     		str	r3, [r0, #8]
 293:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.Parity = UART_PARITY_NONE;
 907              		.loc 1 293 4 is_stmt 1 view .LVU282
 293:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.Parity = UART_PARITY_NONE;
 908              		.loc 1 293 25 is_stmt 0 view .LVU283
 909 0012 C360     		str	r3, [r0, #12]
 294:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.Mode = UART_MODE_TX_RX;
 910              		.loc 1 294 4 is_stmt 1 view .LVU284
ARM GAS  /tmp/ccJnUmCG.s 			page 44


 294:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.Mode = UART_MODE_TX_RX;
 911              		.loc 1 294 23 is_stmt 0 view .LVU285
 912 0014 0361     		str	r3, [r0, #16]
 295:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 913              		.loc 1 295 4 is_stmt 1 view .LVU286
 295:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 914              		.loc 1 295 21 is_stmt 0 view .LVU287
 915 0016 0C22     		movs	r2, #12
 916 0018 4261     		str	r2, [r0, #20]
 296:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 917              		.loc 1 296 4 is_stmt 1 view .LVU288
 296:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 918              		.loc 1 296 26 is_stmt 0 view .LVU289
 919 001a 8361     		str	r3, [r0, #24]
 297:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_UART_Init(&huart2) != HAL_OK)
 920              		.loc 1 297 4 is_stmt 1 view .LVU290
 297:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_UART_Init(&huart2) != HAL_OK)
 921              		.loc 1 297 29 is_stmt 0 view .LVU291
 922 001c C361     		str	r3, [r0, #28]
 298:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 923              		.loc 1 298 4 is_stmt 1 view .LVU292
 298:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 924              		.loc 1 298 8 is_stmt 0 view .LVU293
 925 001e FFF7FEFF 		bl	HAL_UART_Init
 926              	.LVL29:
 298:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 927              		.loc 1 298 7 discriminator 1 view .LVU294
 928 0022 00B9     		cbnz	r0, .L43
 306:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 929              		.loc 1 306 2 view .LVU295
 930 0024 08BD     		pop	{r3, pc}
 931              	.L43:
 300:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
 932              		.loc 1 300 6 is_stmt 1 view .LVU296
 933 0026 FFF7FEFF 		bl	Error_Handler
 934              	.LVL30:
 935              	.L45:
 936 002a 00BF     		.align	2
 937              	.L44:
 938 002c 00000000 		.word	huart2
 939 0030 00440040 		.word	1073759232
 940              		.cfi_endproc
 941              	.LFE145:
 943              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 944              		.align	1
 945              		.syntax unified
 946              		.thumb
 947              		.thumb_func
 949              	MX_USART1_UART_Init:
 950              	.LFB144:
 248:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 951              		.loc 1 248 2 view -0
 952              		.cfi_startproc
 953              		@ args = 0, pretend = 0, frame = 0
 954              		@ frame_needed = 0, uses_anonymous_args = 0
 955 0000 08B5     		push	{r3, lr}
 956              	.LCFI14:
ARM GAS  /tmp/ccJnUmCG.s 			page 45


 957              		.cfi_def_cfa_offset 8
 958              		.cfi_offset 3, -8
 959              		.cfi_offset 14, -4
 257:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.BaudRate = 115200;
 960              		.loc 1 257 4 view .LVU298
 257:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.BaudRate = 115200;
 961              		.loc 1 257 20 is_stmt 0 view .LVU299
 962 0002 0A48     		ldr	r0, .L50
 963 0004 0A4B     		ldr	r3, .L50+4
 964 0006 0360     		str	r3, [r0]
 258:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 965              		.loc 1 258 4 is_stmt 1 view .LVU300
 258:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 966              		.loc 1 258 25 is_stmt 0 view .LVU301
 967 0008 4FF4E133 		mov	r3, #115200
 968 000c 4360     		str	r3, [r0, #4]
 259:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.StopBits = UART_STOPBITS_1;
 969              		.loc 1 259 4 is_stmt 1 view .LVU302
 259:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.StopBits = UART_STOPBITS_1;
 970              		.loc 1 259 27 is_stmt 0 view .LVU303
 971 000e 0023     		movs	r3, #0
 972 0010 8360     		str	r3, [r0, #8]
 260:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.Parity = UART_PARITY_NONE;
 973              		.loc 1 260 4 is_stmt 1 view .LVU304
 260:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.Parity = UART_PARITY_NONE;
 974              		.loc 1 260 25 is_stmt 0 view .LVU305
 975 0012 C360     		str	r3, [r0, #12]
 261:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.Mode = UART_MODE_TX_RX;
 976              		.loc 1 261 4 is_stmt 1 view .LVU306
 261:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.Mode = UART_MODE_TX_RX;
 977              		.loc 1 261 23 is_stmt 0 view .LVU307
 978 0014 0361     		str	r3, [r0, #16]
 262:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 979              		.loc 1 262 4 is_stmt 1 view .LVU308
 262:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 980              		.loc 1 262 21 is_stmt 0 view .LVU309
 981 0016 0C22     		movs	r2, #12
 982 0018 4261     		str	r2, [r0, #20]
 263:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 983              		.loc 1 263 4 is_stmt 1 view .LVU310
 263:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 984              		.loc 1 263 26 is_stmt 0 view .LVU311
 985 001a 8361     		str	r3, [r0, #24]
 264:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_UART_Init(&huart1) != HAL_OK)
 986              		.loc 1 264 4 is_stmt 1 view .LVU312
 264:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    if (HAL_UART_Init(&huart1) != HAL_OK)
 987              		.loc 1 264 29 is_stmt 0 view .LVU313
 988 001c C361     		str	r3, [r0, #28]
 265:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 989              		.loc 1 265 4 is_stmt 1 view .LVU314
 265:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 990              		.loc 1 265 8 is_stmt 0 view .LVU315
 991 001e FFF7FEFF 		bl	HAL_UART_Init
 992              	.LVL31:
 265:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    {
 993              		.loc 1 265 7 discriminator 1 view .LVU316
 994 0022 00B9     		cbnz	r0, .L49
ARM GAS  /tmp/ccJnUmCG.s 			page 46


 273:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****  
 995              		.loc 1 273 2 view .LVU317
 996 0024 08BD     		pop	{r3, pc}
 997              	.L49:
 267:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****    }
 998              		.loc 1 267 6 is_stmt 1 view .LVU318
 999 0026 FFF7FEFF 		bl	Error_Handler
 1000              	.LVL32:
 1001              	.L51:
 1002 002a 00BF     		.align	2
 1003              	.L50:
 1004 002c 00000000 		.word	huart1
 1005 0030 00100140 		.word	1073811456
 1006              		.cfi_endproc
 1007              	.LFE144:
 1009              		.section	.text.stm32_init,"ax",%progbits
 1010              		.align	1
 1011              		.global	stm32_init
 1012              		.syntax unified
 1013              		.thumb
 1014              		.thumb_func
 1016              	stm32_init:
 1017              	.LFB138:
  42:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     HAL_Init();
 1018              		.loc 1 42 22 view -0
 1019              		.cfi_startproc
 1020              		@ args = 0, pretend = 0, frame = 0
 1021              		@ frame_needed = 0, uses_anonymous_args = 0
 1022 0000 08B5     		push	{r3, lr}
 1023              	.LCFI15:
 1024              		.cfi_def_cfa_offset 8
 1025              		.cfi_offset 3, -8
 1026              		.cfi_offset 14, -4
  43:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****   
 1027              		.loc 1 43 5 view .LVU320
 1028 0002 FFF7FEFF 		bl	HAL_Init
 1029              	.LVL33:
  45:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****   
 1030              		.loc 1 45 5 view .LVU321
 1031 0006 FFF7FEFF 		bl	SystemClock_Config
 1032              	.LVL34:
  47:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_DMA_Init();
 1033              		.loc 1 47 5 view .LVU322
 1034 000a FFF7FEFF 		bl	MX_GPIO_Init
 1035              	.LVL35:
  48:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_I2C2_Init();
 1036              		.loc 1 48 5 view .LVU323
 1037 000e FFF7FEFF 		bl	MX_DMA_Init
 1038              	.LVL36:
  49:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_SPI3_Init();
 1039              		.loc 1 49 5 view .LVU324
 1040 0012 FFF7FEFF 		bl	MX_I2C2_Init
 1041              	.LVL37:
  50:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_SDIO_SD_Init();
 1042              		.loc 1 50 5 view .LVU325
 1043 0016 FFF7FEFF 		bl	MX_SPI3_Init
 1044              	.LVL38:
ARM GAS  /tmp/ccJnUmCG.s 			page 47


  51:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_FATFS_Init();
 1045              		.loc 1 51 5 view .LVU326
 1046 001a FFF7FEFF 		bl	MX_SDIO_SD_Init
 1047              	.LVL39:
  52:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_SPI1_Init();
 1048              		.loc 1 52 5 view .LVU327
 1049 001e FFF7FEFF 		bl	MX_FATFS_Init
 1050              	.LVL40:
  53:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_USART2_UART_Init();
 1051              		.loc 1 53 5 view .LVU328
 1052 0022 FFF7FEFF 		bl	MX_SPI1_Init
 1053              	.LVL41:
  54:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_USB_DEVICE_Init();
 1054              		.loc 1 54 5 view .LVU329
 1055 0026 FFF7FEFF 		bl	MX_USART2_UART_Init
 1056              	.LVL42:
  55:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c ****     MX_USART1_UART_Init();
 1057              		.loc 1 55 5 view .LVU330
 1058 002a FFF7FEFF 		bl	MX_USB_DEVICE_Init
 1059              	.LVL43:
  56:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** }
 1060              		.loc 1 56 5 view .LVU331
 1061 002e FFF7FEFF 		bl	MX_USART1_UART_Init
 1062              	.LVL44:
  57:/home/dat/Documents/colir_one/rocket_code/Module/Src/init.c **** 
 1063              		.loc 1 57 1 is_stmt 0 view .LVU332
 1064 0032 08BD     		pop	{r3, pc}
 1065              		.cfi_endproc
 1066              	.LFE138:
 1068              		.global	hdma_usart2_tx
 1069              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 1070              		.align	2
 1073              	hdma_usart2_tx:
 1074 0000 00000000 		.space	96
 1074      00000000 
 1074      00000000 
 1074      00000000 
 1074      00000000 
 1075              		.global	hdma_usart2_rx
 1076              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 1077              		.align	2
 1080              	hdma_usart2_rx:
 1081 0000 00000000 		.space	96
 1081      00000000 
 1081      00000000 
 1081      00000000 
 1081      00000000 
 1082              		.global	huart2
 1083              		.section	.bss.huart2,"aw",%nobits
 1084              		.align	2
 1087              	huart2:
 1088 0000 00000000 		.space	72
 1088      00000000 
 1088      00000000 
 1088      00000000 
 1088      00000000 
 1089              		.global	huart1
ARM GAS  /tmp/ccJnUmCG.s 			page 48


 1090              		.section	.bss.huart1,"aw",%nobits
 1091              		.align	2
 1094              	huart1:
 1095 0000 00000000 		.space	72
 1095      00000000 
 1095      00000000 
 1095      00000000 
 1095      00000000 
 1096              		.global	hspi3
 1097              		.section	.bss.hspi3,"aw",%nobits
 1098              		.align	2
 1101              	hspi3:
 1102 0000 00000000 		.space	88
 1102      00000000 
 1102      00000000 
 1102      00000000 
 1102      00000000 
 1103              		.global	hspi1
 1104              		.section	.bss.hspi1,"aw",%nobits
 1105              		.align	2
 1108              	hspi1:
 1109 0000 00000000 		.space	88
 1109      00000000 
 1109      00000000 
 1109      00000000 
 1109      00000000 
 1110              		.global	hdma_sdio_tx
 1111              		.section	.bss.hdma_sdio_tx,"aw",%nobits
 1112              		.align	2
 1115              	hdma_sdio_tx:
 1116 0000 00000000 		.space	96
 1116      00000000 
 1116      00000000 
 1116      00000000 
 1116      00000000 
 1117              		.global	hdma_sdio_rx
 1118              		.section	.bss.hdma_sdio_rx,"aw",%nobits
 1119              		.align	2
 1122              	hdma_sdio_rx:
 1123 0000 00000000 		.space	96
 1123      00000000 
 1123      00000000 
 1123      00000000 
 1123      00000000 
 1124              		.global	hsd
 1125              		.section	.bss.hsd,"aw",%nobits
 1126              		.align	2
 1129              	hsd:
 1130 0000 00000000 		.space	132
 1130      00000000 
 1130      00000000 
 1130      00000000 
 1130      00000000 
 1131              		.global	hi2c2
 1132              		.section	.bss.hi2c2,"aw",%nobits
 1133              		.align	2
 1136              	hi2c2:
ARM GAS  /tmp/ccJnUmCG.s 			page 49


 1137 0000 00000000 		.space	84
 1137      00000000 
 1137      00000000 
 1137      00000000 
 1137      00000000 
 1138              		.text
 1139              	.Letext0:
 1140              		.file 3 "/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32
 1141              		.file 4 "/home/dat/.config/Code/User/globalStorage/litaitech.stm32-colir-one/@xpack-dev-tools/arm-
 1142              		.file 5 "/home/dat/.config/Code/User/globalStorage/litaitech.stm32-colir-one/@xpack-dev-tools/arm-
 1143              		.file 6 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 1144              		.file 7 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 1145              		.file 8 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 1146              		.file 9 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 1147              		.file 10 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal
 1148              		.file 11 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal
 1149              		.file 12 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_
 1150              		.file 13 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal
 1151              		.file 14 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal
 1152              		.file 15 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal
 1153              		.file 16 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal
 1154              		.file 17 "/home/dat/Documents/colir_one/rocket_code/USB_DEVICE/App/usb_device.h"
 1155              		.file 18 "/home/dat/Documents/colir_one/rocket_code/FATFS/App/fatfs.h"
 1156              		.file 19 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal
 1157              		.file 20 "<built-in>"
ARM GAS  /tmp/ccJnUmCG.s 			page 50


DEFINED SYMBOLS
                            *ABS*:00000000 init.c
     /tmp/ccJnUmCG.s:21     .text.MX_SDIO_SD_Init:00000000 $t
     /tmp/ccJnUmCG.s:26     .text.MX_SDIO_SD_Init:00000000 MX_SDIO_SD_Init
     /tmp/ccJnUmCG.s:63     .text.MX_SDIO_SD_Init:00000018 $d
     /tmp/ccJnUmCG.s:1129   .bss.hsd:00000000 hsd
     /tmp/ccJnUmCG.s:69     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccJnUmCG.s:74     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccJnUmCG.s:339    .text.MX_GPIO_Init:00000140 $d
     /tmp/ccJnUmCG.s:348    .text.MX_DMA_Init:00000000 $t
     /tmp/ccJnUmCG.s:353    .text.MX_DMA_Init:00000000 MX_DMA_Init
     /tmp/ccJnUmCG.s:450    .text.MX_DMA_Init:00000074 $d
     /tmp/ccJnUmCG.s:455    .text.Error_Handler:00000000 $t
     /tmp/ccJnUmCG.s:461    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccJnUmCG.s:493    .text.SystemClock_Config:00000000 $t
     /tmp/ccJnUmCG.s:498    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccJnUmCG.s:644    .text.SystemClock_Config:0000009c $d
     /tmp/ccJnUmCG.s:650    .text.MX_I2C2_Init:00000000 $t
     /tmp/ccJnUmCG.s:655    .text.MX_I2C2_Init:00000000 MX_I2C2_Init
     /tmp/ccJnUmCG.s:713    .text.MX_I2C2_Init:0000002c $d
     /tmp/ccJnUmCG.s:1136   .bss.hi2c2:00000000 hi2c2
     /tmp/ccJnUmCG.s:720    .text.MX_SPI3_Init:00000000 $t
     /tmp/ccJnUmCG.s:725    .text.MX_SPI3_Init:00000000 MX_SPI3_Init
     /tmp/ccJnUmCG.s:793    .text.MX_SPI3_Init:00000038 $d
     /tmp/ccJnUmCG.s:1101   .bss.hspi3:00000000 hspi3
     /tmp/ccJnUmCG.s:799    .text.MX_SPI1_Init:00000000 $t
     /tmp/ccJnUmCG.s:804    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/ccJnUmCG.s:872    .text.MX_SPI1_Init:00000038 $d
     /tmp/ccJnUmCG.s:1108   .bss.hspi1:00000000 hspi1
     /tmp/ccJnUmCG.s:878    .text.MX_USART2_UART_Init:00000000 $t
     /tmp/ccJnUmCG.s:883    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
     /tmp/ccJnUmCG.s:938    .text.MX_USART2_UART_Init:0000002c $d
     /tmp/ccJnUmCG.s:1087   .bss.huart2:00000000 huart2
     /tmp/ccJnUmCG.s:944    .text.MX_USART1_UART_Init:00000000 $t
     /tmp/ccJnUmCG.s:949    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
     /tmp/ccJnUmCG.s:1004   .text.MX_USART1_UART_Init:0000002c $d
     /tmp/ccJnUmCG.s:1094   .bss.huart1:00000000 huart1
     /tmp/ccJnUmCG.s:1010   .text.stm32_init:00000000 $t
     /tmp/ccJnUmCG.s:1016   .text.stm32_init:00000000 stm32_init
     /tmp/ccJnUmCG.s:1073   .bss.hdma_usart2_tx:00000000 hdma_usart2_tx
     /tmp/ccJnUmCG.s:1070   .bss.hdma_usart2_tx:00000000 $d
     /tmp/ccJnUmCG.s:1080   .bss.hdma_usart2_rx:00000000 hdma_usart2_rx
     /tmp/ccJnUmCG.s:1077   .bss.hdma_usart2_rx:00000000 $d
     /tmp/ccJnUmCG.s:1084   .bss.huart2:00000000 $d
     /tmp/ccJnUmCG.s:1091   .bss.huart1:00000000 $d
     /tmp/ccJnUmCG.s:1098   .bss.hspi3:00000000 $d
     /tmp/ccJnUmCG.s:1105   .bss.hspi1:00000000 $d
     /tmp/ccJnUmCG.s:1115   .bss.hdma_sdio_tx:00000000 hdma_sdio_tx
     /tmp/ccJnUmCG.s:1112   .bss.hdma_sdio_tx:00000000 $d
     /tmp/ccJnUmCG.s:1122   .bss.hdma_sdio_rx:00000000 hdma_sdio_rx
     /tmp/ccJnUmCG.s:1119   .bss.hdma_sdio_rx:00000000 $d
     /tmp/ccJnUmCG.s:1126   .bss.hsd:00000000 $d
     /tmp/ccJnUmCG.s:1133   .bss.hi2c2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
ARM GAS  /tmp/ccJnUmCG.s 			page 51


HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_I2C_Init
HAL_SPI_Init
HAL_UART_Init
HAL_Init
MX_FATFS_Init
MX_USB_DEVICE_Init
