// Seed: 837294700
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  assign module_1.id_1 = 0;
  inout supply1 id_2;
  input wire id_1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd25
) (
    input tri1 _id_0,
    input tri id_1,
    input supply1 id_2
    , id_4
);
  assign id_4 = 1 / -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  logic [id_0 : -1] id_6;
endmodule
module module_2 #(
    parameter id_11 = 32'd17,
    parameter id_6  = 32'd41
) (
    input supply1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wand id_4,
    output tri0 id_5,
    input tri1 _id_6,
    input tri0 id_7,
    input wand id_8,
    input wire id_9,
    input tri id_10,
    output supply0 _id_11,
    input wor id_12,
    input wand id_13,
    input supply1 id_14,
    output tri0 id_15,
    input uwire id_16,
    output wire id_17,
    output supply1 id_18,
    input supply1 id_19,
    output wor id_20,
    input tri id_21
);
  logic [id_6 : id_11] id_23;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23
  );
  assign modCall_1.id_2 = 0;
endmodule
