#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Sep 26 23:36:31 2018
# Process ID: 11272
# Current directory: C:/VerilogLab/lab_fin_check/lab_fin_check.runs/synth_1
# Command line: vivado.exe -log washing_machine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source washing_machine.tcl
# Log file: C:/VerilogLab/lab_fin_check/lab_fin_check.runs/synth_1/washing_machine.vds
# Journal file: C:/VerilogLab/lab_fin_check/lab_fin_check.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source washing_machine.tcl -notrace
Command: synth_design -top washing_machine -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9132 
WARNING: [Synth 8-2507] parameter declaration becomes local in divider with formal parameter declaration list [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/divider.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 319.098 ; gain = 95.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'washing_machine' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/washing_machine.v:1]
INFO: [Synth 8-638] synthesizing module 'divider' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/divider.v:23]
	Parameter N bound to: 80000000 - type: integer 
	Parameter M bound to: 20000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider' (1#1) [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/divider.v:23]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/FSM.v:22]
	Parameter START bound to: 4'b0000 
	Parameter XI_1_IN bound to: 4'b0001 
	Parameter XI_2_WASH bound to: 4'b0010 
	Parameter PIAO_1_OUT bound to: 4'b0011 
	Parameter PIAO_2_DRY bound to: 4'b0100 
	Parameter PIAO_3_IN bound to: 4'b0101 
	Parameter PIAO_4_RI bound to: 4'b0110 
	Parameter TUO_1_OUT bound to: 4'b0111 
	Parameter TUO_2_DRY bound to: 4'b1000 
	Parameter FINISH bound to: 4'b1001 
	Parameter SHUT_DOWN bound to: 4'b1010 
	Parameter PAUSE bound to: 4'b1011 
INFO: [Synth 8-638] synthesizing module 'light_control' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/new/light_control.v:23]
INFO: [Synth 8-256] done synthesizing module 'light_control' (2#1) [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/new/light_control.v:23]
INFO: [Synth 8-638] synthesizing module 'timer' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/timer.v:1]
INFO: [Synth 8-256] done synthesizing module 'timer' (3#1) [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/timer.v:1]
INFO: [Synth 8-638] synthesizing module 'ssdisp' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/ssdisp.v:23]
INFO: [Synth 8-638] synthesizing module 'bin_to_BCD' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/bin_to_BCD.v:23]
INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD' (4#1) [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/bin_to_BCD.v:23]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/ssdisp.v:62]
INFO: [Synth 8-256] done synthesizing module 'ssdisp' (5#1) [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/ssdisp.v:23]
WARNING: [Synth 8-3848] Net clk in module/entity FSM does not have driver. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/FSM.v:98]
INFO: [Synth 8-256] done synthesizing module 'FSM' (6#1) [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/FSM.v:22]
INFO: [Synth 8-638] synthesizing module 'display' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-638] synthesizing module 'sum_rom' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/sum_rom.v:1]
INFO: [Synth 8-226] default block is never used [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/sum_rom.v:7]
WARNING: [Synth 8-567] referenced signal 'sum_out' should be on the sensitivity list [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/sum_rom.v:6]
INFO: [Synth 8-256] done synthesizing module 'sum_rom' (7#1) [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/sum_rom.v:1]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'counter' (8#1) [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-638] synthesizing module 'decoder3_8' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/decoder3_8.v:23]
WARNING: [Synth 8-567] referenced signal 'rst' should be on the sensitivity list [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/decoder3_8.v:29]
WARNING: [Synth 8-567] referenced signal 'shut' should be on the sensitivity list [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/decoder3_8.v:29]
INFO: [Synth 8-256] done synthesizing module 'decoder3_8' (9#1) [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/decoder3_8.v:23]
INFO: [Synth 8-638] synthesizing module 'sevenseg_decoder' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/sevenseg_decoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/sevenseg_decoder.v:28]
INFO: [Synth 8-256] done synthesizing module 'sevenseg_decoder' (10#1) [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/sevenseg_decoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'display' (11#1) [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-256] done synthesizing module 'washing_machine' (12#1) [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/washing_machine.v:1]
WARNING: [Synth 8-3331] design ssdisp has unconnected port shut
WARNING: [Synth 8-3331] design timer has unconnected port pause_con
WARNING: [Synth 8-3331] design timer has unconnected port mode_change
WARNING: [Synth 8-3331] design timer has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 352.398 ; gain = 128.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 352.398 ; gain = 128.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Green'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Green'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Blue'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Blue'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Red'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Red'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Green'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Green'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Blue'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Blue'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'rst_IBUF'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:725]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:725]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'mode_change_IBUF'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:728]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:728]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pause_con_IBUF'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:730]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:730]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'weight_change_IBUF'. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:732]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc:732]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/constrs_1/imports/imports/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/washing_machine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/washing_machine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 698.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 698.344 ; gain = 474.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 698.344 ; gain = 474.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 698.344 ; gain = 474.832
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/divider.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter_f_reg was removed.  [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/divider.v:45]
INFO: [Synth 8-5544] ROM "light_xi_p" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "light_piao_p" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "light_tuo_p" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/timer.v:72]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/timer.v:98]
INFO: [Synth 8-5544] ROM "timer_set" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_fin" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element water_line_reg was removed.  [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/timer.v:73]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/FSM.v:130]
INFO: [Synth 8-5544] ROM "status_mode" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "power_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'surplus_curr_reg' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/ssdisp.v:56]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/FSM.v:130]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/FSM.v:130]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                             0000 |                             0000
                 XI_1_IN |                             0001 |                             0001
               XI_2_WASH |                             0010 |                             0010
              PIAO_1_OUT |                             0011 |                             0011
              PIAO_2_DRY |                             0100 |                             0100
               PIAO_3_IN |                             0101 |                             0101
               PIAO_4_RI |                             0110 |                             0110
               TUO_1_OUT |                             0111 |                             0111
               TUO_2_DRY |                             1000 |                             1000
                  FINISH |                             1001 |                             1001
               SHUT_DOWN |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FSM'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/FSM.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'power_in_reg' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/FSM.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'shut_reg' [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/FSM.v:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 698.344 ; gain = 474.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 35    
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	  11 Input      4 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
Module light_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bin_to_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
Module ssdisp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module decoder3_8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "my_machine_fsm/my_timer/timer_set" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "my_machine_fsm/my_timer/next_fin" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_div/counter_reg was removed.  [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/divider.v:37]
WARNING: [Synth 8-6014] Unused sequential element clk_div/counter_f_reg was removed.  [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/divider.v:45]
WARNING: [Synth 8-6014] Unused sequential element my_machine_fsm/my_timer/water_line_reg was removed.  [C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/timer.v:73]
WARNING: [Synth 8-3917] design washing_machine has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design washing_machine has port an[2] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 698.344 ; gain = 474.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 703.270 ; gain = 479.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 715.793 ; gain = 492.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (my_machine_fsm/my_timer/fin_timer_reg[7]) is unused and will be removed from module washing_machine.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 738.445 ; gain = 514.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 738.445 ; gain = 514.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 738.445 ; gain = 514.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 738.445 ; gain = 514.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 738.445 ; gain = 514.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 738.445 ; gain = 514.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 738.445 ; gain = 514.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     6|
|2     |CARRY4 |    40|
|3     |LUT1   |   145|
|4     |LUT2   |    34|
|5     |LUT3   |    23|
|6     |LUT4   |    29|
|7     |LUT5   |    61|
|8     |LUT6   |   150|
|9     |MUXF7  |     5|
|10    |FDCE   |     5|
|11    |FDPE   |     1|
|12    |FDRE   |   108|
|13    |LD     |    10|
|14    |IBUF   |     5|
|15    |OBUF   |    31|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   653|
|2     |  clk_div        |divider       |   245|
|3     |  my_disp        |display       |    18|
|4     |    my_coun      |counter       |    18|
|5     |  my_machine_fsm |FSM           |   348|
|6     |    my_light     |light_control |     6|
|7     |    my_ssdisp    |ssdisp        |    33|
|8     |    my_timer     |timer         |   267|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 738.445 ; gain = 514.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 738.445 ; gain = 168.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 738.445 ; gain = 514.934
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE (inverted pins: G): 10 instances

61 Infos, 68 Warnings, 42 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 738.445 ; gain = 522.324
INFO: [Common 17-1381] The checkpoint 'C:/VerilogLab/lab_fin_check/lab_fin_check.runs/synth_1/washing_machine.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 738.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 26 23:37:09 2018...
