ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"app_ble.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.rodata.Adv_Cancel.str1.4,"aMS",%progbits,1
  18              		.align	2
  19              	.LC1:
  20 0000 20200D0A 		.ascii	"  \015\012\015\000"
  20      0D00
  21 0006 0000     		.align	2
  22              	.LC2:
  23 0008 2A2A2053 		.ascii	"** STOP ADVERTISING **  \015\012\015\000"
  23      544F5020 
  23      41445645 
  23      52544953 
  23      494E4720 
  24              		.align	2
  25              	.LC3:
  26 0024 2A2A2053 		.ascii	"** STOP ADVERTISING **  Failed \015\012\015\000"
  26      544F5020 
  26      41445645 
  26      52544953 
  26      494E4720 
  27              		.section	.text.Adv_Cancel,"ax",%progbits
  28              		.align	1
  29              		.arch armv7e-m
  30              		.syntax unified
  31              		.thumb
  32              		.thumb_func
  33              		.fpu fpv4-sp-d16
  35              	Adv_Cancel:
  36              	.LFB1676:
  37              		.file 1 "STM32_WPAN/App/app_ble.c"
   1:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Header */
   2:STM32_WPAN/App/app_ble.c **** 
   3:STM32_WPAN/App/app_ble.c **** /**
   4:STM32_WPAN/App/app_ble.c ****   ******************************************************************************
   5:STM32_WPAN/App/app_ble.c ****   * @file    App/app_ble.c
   6:STM32_WPAN/App/app_ble.c ****   * @author  MCD Application Team
   7:STM32_WPAN/App/app_ble.c ****   * @brief   BLE Application
   8:STM32_WPAN/App/app_ble.c ****   *****************************************************************************
   9:STM32_WPAN/App/app_ble.c ****   * @attention
  10:STM32_WPAN/App/app_ble.c ****   *
  11:STM32_WPAN/App/app_ble.c ****   * Copyright (c) 2022 STMicroelectronics.
  12:STM32_WPAN/App/app_ble.c ****   * All rights reserved.
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 2


  13:STM32_WPAN/App/app_ble.c ****   *
  14:STM32_WPAN/App/app_ble.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:STM32_WPAN/App/app_ble.c ****   * in the root directory of this software component.
  16:STM32_WPAN/App/app_ble.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:STM32_WPAN/App/app_ble.c ****   *
  18:STM32_WPAN/App/app_ble.c ****   ******************************************************************************
  19:STM32_WPAN/App/app_ble.c ****   */
  20:STM32_WPAN/App/app_ble.c **** /* USER CODE END Header */
  21:STM32_WPAN/App/app_ble.c **** 
  22:STM32_WPAN/App/app_ble.c **** /* Includes ------------------------------------------------------------------*/
  23:STM32_WPAN/App/app_ble.c **** #include "main.h"
  24:STM32_WPAN/App/app_ble.c **** 
  25:STM32_WPAN/App/app_ble.c **** #include "app_common.h"
  26:STM32_WPAN/App/app_ble.c **** 
  27:STM32_WPAN/App/app_ble.c **** #include "dbg_trace.h"
  28:STM32_WPAN/App/app_ble.c **** #include "ble.h"
  29:STM32_WPAN/App/app_ble.c **** #include "tl.h"
  30:STM32_WPAN/App/app_ble.c **** #include "app_ble.h"
  31:STM32_WPAN/App/app_ble.c **** 
  32:STM32_WPAN/App/app_ble.c **** #include "stm32_seq.h"
  33:STM32_WPAN/App/app_ble.c **** #include "shci.h"
  34:STM32_WPAN/App/app_ble.c **** #include "stm32_lpm.h"
  35:STM32_WPAN/App/app_ble.c **** #include "otp.h"
  36:STM32_WPAN/App/app_ble.c **** #include "custom_app.h"
  37:STM32_WPAN/App/app_ble.c **** 
  38:STM32_WPAN/App/app_ble.c **** /* Private includes ----------------------------------------------------------*/
  39:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Includes */
  40:STM32_WPAN/App/app_ble.c **** 
  41:STM32_WPAN/App/app_ble.c **** /* USER CODE END Includes */
  42:STM32_WPAN/App/app_ble.c **** 
  43:STM32_WPAN/App/app_ble.c **** /* Private typedef -----------------------------------------------------------*/
  44:STM32_WPAN/App/app_ble.c **** 
  45:STM32_WPAN/App/app_ble.c **** /**
  46:STM32_WPAN/App/app_ble.c ****  * security parameters structure
  47:STM32_WPAN/App/app_ble.c ****  */
  48:STM32_WPAN/App/app_ble.c **** typedef struct _tSecurityParams
  49:STM32_WPAN/App/app_ble.c **** {
  50:STM32_WPAN/App/app_ble.c ****   /**
  51:STM32_WPAN/App/app_ble.c ****    * IO capability of the device
  52:STM32_WPAN/App/app_ble.c ****    */
  53:STM32_WPAN/App/app_ble.c ****   uint8_t ioCapability;
  54:STM32_WPAN/App/app_ble.c **** 
  55:STM32_WPAN/App/app_ble.c ****   /**
  56:STM32_WPAN/App/app_ble.c ****    * Authentication requirement of the device
  57:STM32_WPAN/App/app_ble.c ****    * Man In the Middle protection required?
  58:STM32_WPAN/App/app_ble.c ****    */
  59:STM32_WPAN/App/app_ble.c ****   uint8_t mitm_mode;
  60:STM32_WPAN/App/app_ble.c **** 
  61:STM32_WPAN/App/app_ble.c ****   /**
  62:STM32_WPAN/App/app_ble.c ****    * bonding mode of the device
  63:STM32_WPAN/App/app_ble.c ****    */
  64:STM32_WPAN/App/app_ble.c ****   uint8_t bonding_mode;
  65:STM32_WPAN/App/app_ble.c **** 
  66:STM32_WPAN/App/app_ble.c ****   /**
  67:STM32_WPAN/App/app_ble.c ****    * this variable indicates whether to use a fixed pin
  68:STM32_WPAN/App/app_ble.c ****    * during the pairing process or a passkey has to be
  69:STM32_WPAN/App/app_ble.c ****    * requested to the application during the pairing process
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 3


  70:STM32_WPAN/App/app_ble.c ****    * 0 implies use fixed pin and 1 implies request for passkey
  71:STM32_WPAN/App/app_ble.c ****    */
  72:STM32_WPAN/App/app_ble.c ****   uint8_t Use_Fixed_Pin;
  73:STM32_WPAN/App/app_ble.c **** 
  74:STM32_WPAN/App/app_ble.c ****   /**
  75:STM32_WPAN/App/app_ble.c ****    * minimum encryption key size requirement
  76:STM32_WPAN/App/app_ble.c ****    */
  77:STM32_WPAN/App/app_ble.c ****   uint8_t encryptionKeySizeMin;
  78:STM32_WPAN/App/app_ble.c **** 
  79:STM32_WPAN/App/app_ble.c ****   /**
  80:STM32_WPAN/App/app_ble.c ****    * maximum encryption key size requirement
  81:STM32_WPAN/App/app_ble.c ****    */
  82:STM32_WPAN/App/app_ble.c ****   uint8_t encryptionKeySizeMax;
  83:STM32_WPAN/App/app_ble.c **** 
  84:STM32_WPAN/App/app_ble.c ****   /**
  85:STM32_WPAN/App/app_ble.c ****    * fixed pin to be used in the pairing process if
  86:STM32_WPAN/App/app_ble.c ****    * Use_Fixed_Pin is set to 1
  87:STM32_WPAN/App/app_ble.c ****    */
  88:STM32_WPAN/App/app_ble.c ****   uint32_t Fixed_Pin;
  89:STM32_WPAN/App/app_ble.c **** 
  90:STM32_WPAN/App/app_ble.c ****   /**
  91:STM32_WPAN/App/app_ble.c ****    * this flag indicates whether the host has to initiate
  92:STM32_WPAN/App/app_ble.c ****    * the security, wait for pairing or does not have any security
  93:STM32_WPAN/App/app_ble.c ****    * requirements.\n
  94:STM32_WPAN/App/app_ble.c ****    * 0x00 : no security required
  95:STM32_WPAN/App/app_ble.c ****    * 0x01 : host should initiate security by sending the slave security
  96:STM32_WPAN/App/app_ble.c ****    *        request command
  97:STM32_WPAN/App/app_ble.c ****    * 0x02 : host need not send the clave security request but it
  98:STM32_WPAN/App/app_ble.c ****    * has to wait for paiirng to complete before doing any other
  99:STM32_WPAN/App/app_ble.c ****    * processing
 100:STM32_WPAN/App/app_ble.c ****    */
 101:STM32_WPAN/App/app_ble.c ****   uint8_t initiateSecurity;
 102:STM32_WPAN/App/app_ble.c **** }tSecurityParams;
 103:STM32_WPAN/App/app_ble.c **** 
 104:STM32_WPAN/App/app_ble.c **** /**
 105:STM32_WPAN/App/app_ble.c ****  * global context
 106:STM32_WPAN/App/app_ble.c ****  * contains the variables common to all
 107:STM32_WPAN/App/app_ble.c ****  * services
 108:STM32_WPAN/App/app_ble.c ****  */
 109:STM32_WPAN/App/app_ble.c **** typedef struct _tBLEProfileGlobalContext
 110:STM32_WPAN/App/app_ble.c **** {
 111:STM32_WPAN/App/app_ble.c **** 
 112:STM32_WPAN/App/app_ble.c ****   /**
 113:STM32_WPAN/App/app_ble.c ****    * security requirements of the host
 114:STM32_WPAN/App/app_ble.c ****    */
 115:STM32_WPAN/App/app_ble.c ****   tSecurityParams bleSecurityParam;
 116:STM32_WPAN/App/app_ble.c **** 
 117:STM32_WPAN/App/app_ble.c ****   /**
 118:STM32_WPAN/App/app_ble.c ****    * gap service handle
 119:STM32_WPAN/App/app_ble.c ****    */
 120:STM32_WPAN/App/app_ble.c ****   uint16_t gapServiceHandle;
 121:STM32_WPAN/App/app_ble.c **** 
 122:STM32_WPAN/App/app_ble.c ****   /**
 123:STM32_WPAN/App/app_ble.c ****    * device name characteristic handle
 124:STM32_WPAN/App/app_ble.c ****    */
 125:STM32_WPAN/App/app_ble.c ****   uint16_t devNameCharHandle;
 126:STM32_WPAN/App/app_ble.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 4


 127:STM32_WPAN/App/app_ble.c ****   /**
 128:STM32_WPAN/App/app_ble.c ****    * appearance characteristic handle
 129:STM32_WPAN/App/app_ble.c ****    */
 130:STM32_WPAN/App/app_ble.c ****   uint16_t appearanceCharHandle;
 131:STM32_WPAN/App/app_ble.c **** 
 132:STM32_WPAN/App/app_ble.c ****   /**
 133:STM32_WPAN/App/app_ble.c ****    * connection handle of the current active connection
 134:STM32_WPAN/App/app_ble.c ****    * When not in connection, the handle is set to 0xFFFF
 135:STM32_WPAN/App/app_ble.c ****    */
 136:STM32_WPAN/App/app_ble.c ****   uint16_t connectionHandle;
 137:STM32_WPAN/App/app_ble.c **** 
 138:STM32_WPAN/App/app_ble.c ****   /**
 139:STM32_WPAN/App/app_ble.c ****    * length of the UUID list to be used while advertising
 140:STM32_WPAN/App/app_ble.c ****    */
 141:STM32_WPAN/App/app_ble.c ****   uint8_t advtServUUIDlen;
 142:STM32_WPAN/App/app_ble.c **** 
 143:STM32_WPAN/App/app_ble.c ****   /**
 144:STM32_WPAN/App/app_ble.c ****    * the UUID list to be used while advertising
 145:STM32_WPAN/App/app_ble.c ****    */
 146:STM32_WPAN/App/app_ble.c ****   uint8_t advtServUUID[100];
 147:STM32_WPAN/App/app_ble.c **** 
 148:STM32_WPAN/App/app_ble.c **** }BleGlobalContext_t;
 149:STM32_WPAN/App/app_ble.c **** 
 150:STM32_WPAN/App/app_ble.c **** typedef struct
 151:STM32_WPAN/App/app_ble.c **** {
 152:STM32_WPAN/App/app_ble.c ****   BleGlobalContext_t BleApplicationContext_legacy;
 153:STM32_WPAN/App/app_ble.c ****   APP_BLE_ConnStatus_t Device_Connection_Status;
 154:STM32_WPAN/App/app_ble.c **** 
 155:STM32_WPAN/App/app_ble.c **** }BleApplicationContext_t;
 156:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PTD */
 157:STM32_WPAN/App/app_ble.c **** 
 158:STM32_WPAN/App/app_ble.c **** /* USER CODE END PTD */
 159:STM32_WPAN/App/app_ble.c **** 
 160:STM32_WPAN/App/app_ble.c **** /* Private defines -----------------------------------------------------------*/
 161:STM32_WPAN/App/app_ble.c **** #define FAST_ADV_TIMEOUT               (30*1000*1000/CFG_TS_TICK_VAL) /**< 30s */
 162:STM32_WPAN/App/app_ble.c **** #define INITIAL_ADV_TIMEOUT            (60*1000*1000/CFG_TS_TICK_VAL) /**< 60s */
 163:STM32_WPAN/App/app_ble.c **** 
 164:STM32_WPAN/App/app_ble.c **** #define BD_ADDR_SIZE_LOCAL    6
 165:STM32_WPAN/App/app_ble.c **** 
 166:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PD */
 167:STM32_WPAN/App/app_ble.c **** 
 168:STM32_WPAN/App/app_ble.c **** /* USER CODE END PD */
 169:STM32_WPAN/App/app_ble.c **** 
 170:STM32_WPAN/App/app_ble.c **** /* Private macro -------------------------------------------------------------*/
 171:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PM */
 172:STM32_WPAN/App/app_ble.c **** 
 173:STM32_WPAN/App/app_ble.c **** /* USER CODE END PM */
 174:STM32_WPAN/App/app_ble.c **** 
 175:STM32_WPAN/App/app_ble.c **** /* Private variables ---------------------------------------------------------*/
 176:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static TL_CmdPacket_t BleCmdBuffer;
 177:STM32_WPAN/App/app_ble.c **** 
 178:STM32_WPAN/App/app_ble.c **** static const uint8_t M_bd_addr[BD_ADDR_SIZE_LOCAL] =
 179:STM32_WPAN/App/app_ble.c ****     {
 180:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x0000000000FF)),
 181:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x00000000FF00) >> 8),
 182:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x000000FF0000) >> 16),
 183:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x0000FF000000) >> 24),
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 5


 184:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x00FF00000000) >> 32),
 185:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0xFF0000000000) >> 40)
 186:STM32_WPAN/App/app_ble.c ****     };
 187:STM32_WPAN/App/app_ble.c **** 
 188:STM32_WPAN/App/app_ble.c **** static uint8_t bd_addr_udn[BD_ADDR_SIZE_LOCAL];
 189:STM32_WPAN/App/app_ble.c **** 
 190:STM32_WPAN/App/app_ble.c **** /**
 191:STM32_WPAN/App/app_ble.c **** *   Identity root key used to derive LTK and CSRK
 192:STM32_WPAN/App/app_ble.c **** */
 193:STM32_WPAN/App/app_ble.c **** static const uint8_t BLE_CFG_IR_VALUE[16] = CFG_BLE_IRK;
 194:STM32_WPAN/App/app_ble.c **** 
 195:STM32_WPAN/App/app_ble.c **** /**
 196:STM32_WPAN/App/app_ble.c **** * Encryption root key used to derive LTK and CSRK
 197:STM32_WPAN/App/app_ble.c **** */
 198:STM32_WPAN/App/app_ble.c **** static const uint8_t BLE_CFG_ER_VALUE[16] = CFG_BLE_ERK;
 199:STM32_WPAN/App/app_ble.c **** 
 200:STM32_WPAN/App/app_ble.c **** /**
 201:STM32_WPAN/App/app_ble.c ****  * These are the two tags used to manage a power failure during OTA
 202:STM32_WPAN/App/app_ble.c ****  * The MagicKeywordAdress shall be mapped @0x140 from start of the binary image
 203:STM32_WPAN/App/app_ble.c ****  * The MagicKeywordvalue is checked in the ble_ota application
 204:STM32_WPAN/App/app_ble.c ****  */
 205:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("TAG_OTA_END") const uint32_t MagicKeywordValue = 0x94448A29 ;
 206:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("TAG_OTA_START") const uint32_t MagicKeywordAddress = (uint32_t)&MagicKeywordValue
 207:STM32_WPAN/App/app_ble.c **** 
 208:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("BLE_APP_CONTEXT") static BleApplicationContext_t BleApplicationContext;
 209:STM32_WPAN/App/app_ble.c **** 
 210:STM32_WPAN/App/app_ble.c **** Custom_App_ConnHandle_Not_evt_t handleNotification;
 211:STM32_WPAN/App/app_ble.c **** 
 212:STM32_WPAN/App/app_ble.c **** #if L2CAP_REQUEST_NEW_CONN_PARAM != 0
 213:STM32_WPAN/App/app_ble.c **** #define SIZE_TAB_CONN_INT            2
 214:STM32_WPAN/App/app_ble.c **** float tab_conn_interval[SIZE_TAB_CONN_INT] = {50, 1000} ; /* ms */
 215:STM32_WPAN/App/app_ble.c **** uint8_t index_con_int, mutex;
 216:STM32_WPAN/App/app_ble.c **** #endif
 217:STM32_WPAN/App/app_ble.c **** 
 218:STM32_WPAN/App/app_ble.c **** /**
 219:STM32_WPAN/App/app_ble.c ****  * Advertising Data
 220:STM32_WPAN/App/app_ble.c ****  */
 221:STM32_WPAN/App/app_ble.c **** uint8_t ad_data[10] = {
 222:STM32_WPAN/App/app_ble.c ****     9, AD_TYPE_COMPLETE_LOCAL_NAME, 'I', 'U', 'L', 'S', '_', 'B', 'L', 'E',  /* Complete name */
 223:STM32_WPAN/App/app_ble.c **** 
 224:STM32_WPAN/App/app_ble.c **** };
 225:STM32_WPAN/App/app_ble.c **** 
 226:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PV */
 227:STM32_WPAN/App/app_ble.c **** 
 228:STM32_WPAN/App/app_ble.c **** /* USER CODE END PV */
 229:STM32_WPAN/App/app_ble.c **** 
 230:STM32_WPAN/App/app_ble.c **** /* Private function prototypes -----------------------------------------------*/
 231:STM32_WPAN/App/app_ble.c **** static void BLE_UserEvtRx( void * pPayload );
 232:STM32_WPAN/App/app_ble.c **** static void BLE_StatusNot( HCI_TL_CmdStatus_t status );
 233:STM32_WPAN/App/app_ble.c **** static void Ble_Tl_Init( void );
 234:STM32_WPAN/App/app_ble.c **** static void Ble_Hci_Gap_Gatt_Init(void);
 235:STM32_WPAN/App/app_ble.c **** static const uint8_t* BleGetBdAddress( void );
 236:STM32_WPAN/App/app_ble.c **** static void Adv_Request( APP_BLE_ConnStatus_t New_Status );
 237:STM32_WPAN/App/app_ble.c **** static void Adv_Cancel( void );
 238:STM32_WPAN/App/app_ble.c **** #if(L2CAP_REQUEST_NEW_CONN_PARAM != 0)
 239:STM32_WPAN/App/app_ble.c **** static void BLE_SVC_L2CAP_Conn_Update(uint16_t Connection_Handle);
 240:STM32_WPAN/App/app_ble.c **** static void Connection_Interval_Update_Req( void );
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 6


 241:STM32_WPAN/App/app_ble.c **** #endif
 242:STM32_WPAN/App/app_ble.c **** 
 243:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PFP */
 244:STM32_WPAN/App/app_ble.c **** 
 245:STM32_WPAN/App/app_ble.c **** /* USER CODE END PFP */
 246:STM32_WPAN/App/app_ble.c **** 
 247:STM32_WPAN/App/app_ble.c **** /* External variables --------------------------------------------------------*/
 248:STM32_WPAN/App/app_ble.c **** 
 249:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN EV */
 250:STM32_WPAN/App/app_ble.c **** 
 251:STM32_WPAN/App/app_ble.c **** /* USER CODE END EV */
 252:STM32_WPAN/App/app_ble.c **** 
 253:STM32_WPAN/App/app_ble.c **** /* Functions Definition ------------------------------------------------------*/
 254:STM32_WPAN/App/app_ble.c **** void APP_BLE_Init( void )
 255:STM32_WPAN/App/app_ble.c **** {
 256:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN APP_BLE_Init_1 */
 257:STM32_WPAN/App/app_ble.c **** 
 258:STM32_WPAN/App/app_ble.c **** /* USER CODE END APP_BLE_Init_1 */
 259:STM32_WPAN/App/app_ble.c ****   SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 260:STM32_WPAN/App/app_ble.c ****   {
 261:STM32_WPAN/App/app_ble.c ****     {{0,0,0}},                          /**< Header unused */
 262:STM32_WPAN/App/app_ble.c ****     {0,                                 /** pBleBufferAddress not used */
 263:STM32_WPAN/App/app_ble.c ****      0,                                 /** BleBufferSize not used */
 264:STM32_WPAN/App/app_ble.c ****      CFG_BLE_NUM_GATT_ATTRIBUTES,
 265:STM32_WPAN/App/app_ble.c ****      CFG_BLE_NUM_GATT_SERVICES,
 266:STM32_WPAN/App/app_ble.c ****      CFG_BLE_ATT_VALUE_ARRAY_SIZE,
 267:STM32_WPAN/App/app_ble.c ****      CFG_BLE_NUM_LINK,
 268:STM32_WPAN/App/app_ble.c ****      CFG_BLE_DATA_LENGTH_EXTENSION,
 269:STM32_WPAN/App/app_ble.c ****      CFG_BLE_PREPARE_WRITE_LIST_SIZE,
 270:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MBLOCK_COUNT,
 271:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_ATT_MTU,
 272:STM32_WPAN/App/app_ble.c ****      CFG_BLE_SLAVE_SCA,
 273:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MASTER_SCA,
 274:STM32_WPAN/App/app_ble.c ****      CFG_BLE_LSE_SOURCE,
 275:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_CONN_EVENT_LENGTH,
 276:STM32_WPAN/App/app_ble.c ****      CFG_BLE_HSE_STARTUP_TIME,
 277:STM32_WPAN/App/app_ble.c ****      CFG_BLE_VITERBI_MODE,
 278:STM32_WPAN/App/app_ble.c ****      CFG_BLE_OPTIONS,
 279:STM32_WPAN/App/app_ble.c ****      0,
 280:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_COC_INITIATOR_NBR,
 281:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MIN_TX_POWER,
 282:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_TX_POWER,
 283:STM32_WPAN/App/app_ble.c ****      CFG_BLE_RX_MODEL_CONFIG}
 284:STM32_WPAN/App/app_ble.c ****   };
 285:STM32_WPAN/App/app_ble.c **** 
 286:STM32_WPAN/App/app_ble.c ****   /**
 287:STM32_WPAN/App/app_ble.c ****    * Initialize Ble Transport Layer
 288:STM32_WPAN/App/app_ble.c ****    */
 289:STM32_WPAN/App/app_ble.c ****   Ble_Tl_Init( );
 290:STM32_WPAN/App/app_ble.c **** 
 291:STM32_WPAN/App/app_ble.c ****   /**
 292:STM32_WPAN/App/app_ble.c ****    * Do not allow standby in the application
 293:STM32_WPAN/App/app_ble.c ****    */
 294:STM32_WPAN/App/app_ble.c ****   UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 295:STM32_WPAN/App/app_ble.c **** 
 296:STM32_WPAN/App/app_ble.c ****   /**
 297:STM32_WPAN/App/app_ble.c ****    * Register the hci transport layer to handle BLE User Asynchronous Events
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 7


 298:STM32_WPAN/App/app_ble.c ****    */
 299:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_RegTask( 1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 300:STM32_WPAN/App/app_ble.c **** 
 301:STM32_WPAN/App/app_ble.c ****   /**
 302:STM32_WPAN/App/app_ble.c ****    * Starts the BLE Stack on CPU2
 303:STM32_WPAN/App/app_ble.c ****    */
 304:STM32_WPAN/App/app_ble.c ****   if (SHCI_C2_BLE_Init( &ble_init_cmd_packet ) != SHCI_Success)
 305:STM32_WPAN/App/app_ble.c ****   {
 306:STM32_WPAN/App/app_ble.c ****     Error_Handler();
 307:STM32_WPAN/App/app_ble.c ****   }
 308:STM32_WPAN/App/app_ble.c **** 
 309:STM32_WPAN/App/app_ble.c ****   /**
 310:STM32_WPAN/App/app_ble.c ****    * Initialization of HCI & GATT & GAP layer
 311:STM32_WPAN/App/app_ble.c ****    */
 312:STM32_WPAN/App/app_ble.c ****   Ble_Hci_Gap_Gatt_Init();
 313:STM32_WPAN/App/app_ble.c **** 
 314:STM32_WPAN/App/app_ble.c ****   /**
 315:STM32_WPAN/App/app_ble.c ****    * Initialization of the BLE Services
 316:STM32_WPAN/App/app_ble.c ****    */
 317:STM32_WPAN/App/app_ble.c ****   SVCCTL_Init();
 318:STM32_WPAN/App/app_ble.c **** 
 319:STM32_WPAN/App/app_ble.c ****   /**
 320:STM32_WPAN/App/app_ble.c ****    * Initialization of the BLE App Context
 321:STM32_WPAN/App/app_ble.c ****    */
 322:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 323:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 324:STM32_WPAN/App/app_ble.c ****   /**
 325:STM32_WPAN/App/app_ble.c ****    * From here, all initialization are BLE application specific
 326:STM32_WPAN/App/app_ble.c ****    */
 327:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_RegTask( 1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 328:STM32_WPAN/App/app_ble.c ****   /**
 329:STM32_WPAN/App/app_ble.c ****    * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
 330:STM32_WPAN/App/app_ble.c ****    */
 331:STM32_WPAN/App/app_ble.c **** #if(RADIO_ACTIVITY_EVENT != 0)
 332:STM32_WPAN/App/app_ble.c ****   aci_hal_set_radio_activity_mask(0x0006);
 333:STM32_WPAN/App/app_ble.c **** #endif
 334:STM32_WPAN/App/app_ble.c **** 
 335:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )
 336:STM32_WPAN/App/app_ble.c ****   index_con_int = 0;
 337:STM32_WPAN/App/app_ble.c ****   mutex = 1;
 338:STM32_WPAN/App/app_ble.c **** #endif
 339:STM32_WPAN/App/app_ble.c ****   /**
 340:STM32_WPAN/App/app_ble.c ****    * Initialize Custom Template Application
 341:STM32_WPAN/App/app_ble.c ****    */
 342:STM32_WPAN/App/app_ble.c ****   Custom_APP_Init();
 343:STM32_WPAN/App/app_ble.c **** 
 344:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN APP_BLE_Init_3 */
 345:STM32_WPAN/App/app_ble.c **** 
 346:STM32_WPAN/App/app_ble.c **** /* USER CODE END APP_BLE_Init_3 */
 347:STM32_WPAN/App/app_ble.c **** 
 348:STM32_WPAN/App/app_ble.c ****   /**
 349:STM32_WPAN/App/app_ble.c ****    * Make device discoverable
 350:STM32_WPAN/App/app_ble.c ****    */
 351:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 352:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 353:STM32_WPAN/App/app_ble.c **** 
 354:STM32_WPAN/App/app_ble.c ****   /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 8


 355:STM32_WPAN/App/app_ble.c ****    * Start to Advertise to be connected by a Client
 356:STM32_WPAN/App/app_ble.c ****    */
 357:STM32_WPAN/App/app_ble.c ****    Adv_Request(APP_BLE_FAST_ADV);
 358:STM32_WPAN/App/app_ble.c **** 
 359:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN APP_BLE_Init_2 */
 360:STM32_WPAN/App/app_ble.c **** 
 361:STM32_WPAN/App/app_ble.c **** /* USER CODE END APP_BLE_Init_2 */
 362:STM32_WPAN/App/app_ble.c ****   return;
 363:STM32_WPAN/App/app_ble.c **** }
 364:STM32_WPAN/App/app_ble.c **** 
 365:STM32_WPAN/App/app_ble.c **** SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification( void *pckt )
 366:STM32_WPAN/App/app_ble.c **** {
 367:STM32_WPAN/App/app_ble.c ****   hci_event_pckt *event_pckt;
 368:STM32_WPAN/App/app_ble.c ****   evt_le_meta_event *meta_evt;
 369:STM32_WPAN/App/app_ble.c ****   evt_blecore_aci *blecore_evt;
 370:STM32_WPAN/App/app_ble.c **** 
 371:STM32_WPAN/App/app_ble.c ****   event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 372:STM32_WPAN/App/app_ble.c **** 
 373:STM32_WPAN/App/app_ble.c ****   /* PAIRING */
 374:STM32_WPAN/App/app_ble.c ****   aci_gap_numeric_comparison_value_event_rp0 *evt_numeric_value;
 375:STM32_WPAN/App/app_ble.c ****   aci_gap_pairing_complete_event_rp0 *pairing_complete;
 376:STM32_WPAN/App/app_ble.c ****   uint32_t numeric_value;
 377:STM32_WPAN/App/app_ble.c ****   /* PAIRING */
 378:STM32_WPAN/App/app_ble.c **** 
 379:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN SVCCTL_App_Notification */
 380:STM32_WPAN/App/app_ble.c **** 
 381:STM32_WPAN/App/app_ble.c ****   /* USER CODE END SVCCTL_App_Notification */
 382:STM32_WPAN/App/app_ble.c **** 
 383:STM32_WPAN/App/app_ble.c ****   switch (event_pckt->evt)
 384:STM32_WPAN/App/app_ble.c ****   {
 385:STM32_WPAN/App/app_ble.c ****     case HCI_DISCONNECTION_COMPLETE_EVT_CODE:
 386:STM32_WPAN/App/app_ble.c ****     {
 387:STM32_WPAN/App/app_ble.c ****       hci_disconnection_complete_event_rp0 *disconnection_complete_event;
 388:STM32_WPAN/App/app_ble.c ****       disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 389:STM32_WPAN/App/app_ble.c **** 
 390:STM32_WPAN/App/app_ble.c ****       if (disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationCo
 391:STM32_WPAN/App/app_ble.c ****       {
 392:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 393:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 394:STM32_WPAN/App/app_ble.c **** 
 395:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("\r\n\r** DISCONNECTION EVENT WITH CLIENT \n");
 396:STM32_WPAN/App/app_ble.c ****       }
 397:STM32_WPAN/App/app_ble.c **** 
 398:STM32_WPAN/App/app_ble.c ****       /* restart advertising */
 399:STM32_WPAN/App/app_ble.c ****       Adv_Request(APP_BLE_FAST_ADV);
 400:STM32_WPAN/App/app_ble.c **** 
 401:STM32_WPAN/App/app_ble.c ****       /**
 402:STM32_WPAN/App/app_ble.c ****        * SPECIFIC to Custom Template APP
 403:STM32_WPAN/App/app_ble.c ****        */
 404:STM32_WPAN/App/app_ble.c ****       handleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 405:STM32_WPAN/App/app_ble.c ****       handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.conn
 406:STM32_WPAN/App/app_ble.c ****       Custom_APP_Notification(&handleNotification);
 407:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_DISCONN_COMPLETE */
 408:STM32_WPAN/App/app_ble.c **** 
 409:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_DISCONN_COMPLETE */
 410:STM32_WPAN/App/app_ble.c ****     }
 411:STM32_WPAN/App/app_ble.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 9


 412:STM32_WPAN/App/app_ble.c ****     break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 413:STM32_WPAN/App/app_ble.c **** 
 414:STM32_WPAN/App/app_ble.c ****     case HCI_LE_META_EVT_CODE:
 415:STM32_WPAN/App/app_ble.c ****     {
 416:STM32_WPAN/App/app_ble.c ****       meta_evt = (evt_le_meta_event*) event_pckt->data;
 417:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_LE_META_EVENT */
 418:STM32_WPAN/App/app_ble.c **** 
 419:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_LE_META_EVENT */
 420:STM32_WPAN/App/app_ble.c ****       switch (meta_evt->subevent)
 421:STM32_WPAN/App/app_ble.c ****       {
 422:STM32_WPAN/App/app_ble.c ****         case HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE:
 423:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("\r\n\r** CONNECTION UPDATE EVENT WITH CLIENT \n");
 424:STM32_WPAN/App/app_ble.c **** 
 425:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN EVT_LE_CONN_UPDATE_COMPLETE */
 426:STM32_WPAN/App/app_ble.c **** 
 427:STM32_WPAN/App/app_ble.c ****           /* USER CODE END EVT_LE_CONN_UPDATE_COMPLETE */
 428:STM32_WPAN/App/app_ble.c ****           break;
 429:STM32_WPAN/App/app_ble.c ****         case HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE:
 430:STM32_WPAN/App/app_ble.c ****         {
 431:STM32_WPAN/App/app_ble.c ****           hci_le_connection_complete_event_rp0 *connection_complete_event;
 432:STM32_WPAN/App/app_ble.c **** 
 433:STM32_WPAN/App/app_ble.c ****           /**
 434:STM32_WPAN/App/app_ble.c ****            * The connection is done, there is no need anymore to schedule the LP ADV
 435:STM32_WPAN/App/app_ble.c ****            */
 436:STM32_WPAN/App/app_ble.c ****           connection_complete_event = (hci_le_connection_complete_event_rp0 *) meta_evt->data;
 437:STM32_WPAN/App/app_ble.c **** 
 438:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE for connection handle 0x%x\n", connec
 439:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 440:STM32_WPAN/App/app_ble.c ****           {
 441:STM32_WPAN/App/app_ble.c ****             /* Connection as client */
 442:STM32_WPAN/App/app_ble.c ****             BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 443:STM32_WPAN/App/app_ble.c ****           }
 444:STM32_WPAN/App/app_ble.c ****           else
 445:STM32_WPAN/App/app_ble.c ****           {
 446:STM32_WPAN/App/app_ble.c ****             /* Connection as server */
 447:STM32_WPAN/App/app_ble.c ****             BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 448:STM32_WPAN/App/app_ble.c ****           }
 449:STM32_WPAN/App/app_ble.c ****           BleApplicationContext.BleApplicationContext_legacy.connectionHandle = connection_complete
 450:STM32_WPAN/App/app_ble.c ****           /**
 451:STM32_WPAN/App/app_ble.c ****            * SPECIFIC to Custom Template APP
 452:STM32_WPAN/App/app_ble.c ****            */
 453:STM32_WPAN/App/app_ble.c ****           handleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 454:STM32_WPAN/App/app_ble.c ****           handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.
 455:STM32_WPAN/App/app_ble.c ****           Custom_APP_Notification(&handleNotification);
 456:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN HCI_EVT_LE_CONN_COMPLETE */
 457:STM32_WPAN/App/app_ble.c **** 
 458:STM32_WPAN/App/app_ble.c ****           /* USER CODE END HCI_EVT_LE_CONN_COMPLETE */
 459:STM32_WPAN/App/app_ble.c ****         }
 460:STM32_WPAN/App/app_ble.c ****         break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 461:STM32_WPAN/App/app_ble.c **** 
 462:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN META_EVT */
 463:STM32_WPAN/App/app_ble.c **** 
 464:STM32_WPAN/App/app_ble.c ****         /* USER CODE END META_EVT */
 465:STM32_WPAN/App/app_ble.c **** 
 466:STM32_WPAN/App/app_ble.c ****         default:
 467:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN SUBEVENT_DEFAULT */
 468:STM32_WPAN/App/app_ble.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 10


 469:STM32_WPAN/App/app_ble.c ****           /* USER CODE END SUBEVENT_DEFAULT */
 470:STM32_WPAN/App/app_ble.c ****           break;
 471:STM32_WPAN/App/app_ble.c ****       }
 472:STM32_WPAN/App/app_ble.c ****     }
 473:STM32_WPAN/App/app_ble.c ****     break; /* HCI_LE_META_EVT_CODE */
 474:STM32_WPAN/App/app_ble.c **** 
 475:STM32_WPAN/App/app_ble.c ****     case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
 476:STM32_WPAN/App/app_ble.c ****       blecore_evt = (evt_blecore_aci*) event_pckt->data;
 477:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_VENDOR */
 478:STM32_WPAN/App/app_ble.c **** 
 479:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_VENDOR */
 480:STM32_WPAN/App/app_ble.c ****       switch (blecore_evt->ecode)
 481:STM32_WPAN/App/app_ble.c ****       {
 482:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN ecode */
 483:STM32_WPAN/App/app_ble.c **** 
 484:STM32_WPAN/App/app_ble.c ****       /* USER CODE END ecode */
 485:STM32_WPAN/App/app_ble.c ****       /**
 486:STM32_WPAN/App/app_ble.c ****        * SPECIFIC to Custom Template APP
 487:STM32_WPAN/App/app_ble.c ****        */
 488:STM32_WPAN/App/app_ble.c ****         case ACI_L2CAP_CONNECTION_UPDATE_RESP_VSEVT_CODE:
 489:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )
 490:STM32_WPAN/App/app_ble.c ****           mutex = 1;
 491:STM32_WPAN/App/app_ble.c **** #endif
 492:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_BLUE_L2CAP_CONNECTION_UPDATE_RESP */
 493:STM32_WPAN/App/app_ble.c **** 
 494:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_BLUE_L2CAP_CONNECTION_UPDATE_RESP */
 495:STM32_WPAN/App/app_ble.c ****       break;
 496:STM32_WPAN/App/app_ble.c ****         case ACI_GAP_PROC_COMPLETE_VSEVT_CODE:
 497:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("\r\n\r** ACI_GAP_PROC_COMPLETE_VSEVT_CODE \n");
 498:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 499:STM32_WPAN/App/app_ble.c **** 
 500:STM32_WPAN/App/app_ble.c ****         /* USER CODE END EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 501:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 502:STM32_WPAN/App/app_ble.c **** #if(RADIO_ACTIVITY_EVENT != 0)
 503:STM32_WPAN/App/app_ble.c ****         case ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE:
 504:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN RADIO_ACTIVITY_EVENT*/
 505:STM32_WPAN/App/app_ble.c **** 
 506:STM32_WPAN/App/app_ble.c ****         /* USER CODE END RADIO_ACTIVITY_EVENT*/
 507:STM32_WPAN/App/app_ble.c ****           break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 508:STM32_WPAN/App/app_ble.c **** #endif
 509:STM32_WPAN/App/app_ble.c **** 
 510:STM32_WPAN/App/app_ble.c ****         /* PAIRING */
 511:STM32_WPAN/App/app_ble.c ****         case (ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE):
 512:STM32_WPAN/App/app_ble.c ****          APP_DBG_MSG("\r\n\r** ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE \n");
 513:STM32_WPAN/App/app_ble.c ****         break;
 514:STM32_WPAN/App/app_ble.c **** 
 515:STM32_WPAN/App/app_ble.c ****         case ACI_GAP_PASS_KEY_REQ_VSEVT_CODE:
 516:STM32_WPAN/App/app_ble.c ****             aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHand
 517:STM32_WPAN/App/app_ble.c ****         break;
 518:STM32_WPAN/App/app_ble.c **** 
 519:STM32_WPAN/App/app_ble.c ****         case ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE:
 520:STM32_WPAN/App/app_ble.c ****             evt_numeric_value = (aci_gap_numeric_comparison_value_event_rp0 *)blecore_evt->data;
 521:STM32_WPAN/App/app_ble.c ****             numeric_value = evt_numeric_value->Numeric_Value;
 522:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("numeric_value = %ld\n", numeric_value);
 523:STM32_WPAN/App/app_ble.c ****             aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationCont
 524:STM32_WPAN/App/app_ble.c ****         break;
 525:STM32_WPAN/App/app_ble.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 11


 526:STM32_WPAN/App/app_ble.c ****         case ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE:
 527:STM32_WPAN/App/app_ble.c ****             pairing_complete = (aci_gap_pairing_complete_event_rp0*)blecore_evt->data;
 528:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("BLE_CTRL_App_Notification: ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE, pairing_co
 529:STM32_WPAN/App/app_ble.c ****         break;
 530:STM32_WPAN/App/app_ble.c ****         /* PAIRING */
 531:STM32_WPAN/App/app_ble.c **** 
 532:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN BLUE_EVT */
 533:STM32_WPAN/App/app_ble.c **** 
 534:STM32_WPAN/App/app_ble.c ****       /* USER CODE END BLUE_EVT */
 535:STM32_WPAN/App/app_ble.c ****       }
 536:STM32_WPAN/App/app_ble.c ****       break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 537:STM32_WPAN/App/app_ble.c **** 
 538:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVENT_PCKT */
 539:STM32_WPAN/App/app_ble.c **** 
 540:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVENT_PCKT */
 541:STM32_WPAN/App/app_ble.c **** 
 542:STM32_WPAN/App/app_ble.c ****       default:
 543:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN ECODE_DEFAULT*/
 544:STM32_WPAN/App/app_ble.c **** 
 545:STM32_WPAN/App/app_ble.c ****       /* USER CODE END ECODE_DEFAULT*/
 546:STM32_WPAN/App/app_ble.c ****       break;
 547:STM32_WPAN/App/app_ble.c ****   }
 548:STM32_WPAN/App/app_ble.c **** 
 549:STM32_WPAN/App/app_ble.c ****   return (SVCCTL_UserEvtFlowEnable);
 550:STM32_WPAN/App/app_ble.c **** }
 551:STM32_WPAN/App/app_ble.c **** 
 552:STM32_WPAN/App/app_ble.c **** APP_BLE_ConnStatus_t APP_BLE_Get_Server_Connection_Status(void)
 553:STM32_WPAN/App/app_ble.c **** {
 554:STM32_WPAN/App/app_ble.c ****     return BleApplicationContext.Device_Connection_Status;
 555:STM32_WPAN/App/app_ble.c **** }
 556:STM32_WPAN/App/app_ble.c **** 
 557:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN FD*/
 558:STM32_WPAN/App/app_ble.c **** 
 559:STM32_WPAN/App/app_ble.c **** /* USER CODE END FD*/
 560:STM32_WPAN/App/app_ble.c **** /*************************************************************
 561:STM32_WPAN/App/app_ble.c ****  *
 562:STM32_WPAN/App/app_ble.c ****  * LOCAL FUNCTIONS
 563:STM32_WPAN/App/app_ble.c ****  *
 564:STM32_WPAN/App/app_ble.c ****  *************************************************************/
 565:STM32_WPAN/App/app_ble.c **** static void Ble_Tl_Init( void )
 566:STM32_WPAN/App/app_ble.c **** {
 567:STM32_WPAN/App/app_ble.c ****   HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;
 568:STM32_WPAN/App/app_ble.c **** 
 569:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 570:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 571:STM32_WPAN/App/app_ble.c ****   hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 572:STM32_WPAN/App/app_ble.c **** 
 573:STM32_WPAN/App/app_ble.c ****   return;
 574:STM32_WPAN/App/app_ble.c **** }
 575:STM32_WPAN/App/app_ble.c **** 
 576:STM32_WPAN/App/app_ble.c **** static void Ble_Hci_Gap_Gatt_Init(void){
 577:STM32_WPAN/App/app_ble.c **** 
 578:STM32_WPAN/App/app_ble.c ****   uint8_t role;
 579:STM32_WPAN/App/app_ble.c ****   uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
 580:STM32_WPAN/App/app_ble.c ****   const uint8_t *bd_addr;
 581:STM32_WPAN/App/app_ble.c ****   uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE };
 582:STM32_WPAN/App/app_ble.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 12


 583:STM32_WPAN/App/app_ble.c ****   /**
 584:STM32_WPAN/App/app_ble.c ****    * Initialize HCI layer
 585:STM32_WPAN/App/app_ble.c ****    */
 586:STM32_WPAN/App/app_ble.c ****   /*HCI Reset to synchronise BLE Stack*/
 587:STM32_WPAN/App/app_ble.c ****   hci_reset();
 588:STM32_WPAN/App/app_ble.c **** 
 589:STM32_WPAN/App/app_ble.c ****   /**
 590:STM32_WPAN/App/app_ble.c ****    * Write the BD Address
 591:STM32_WPAN/App/app_ble.c ****    */
 592:STM32_WPAN/App/app_ble.c **** 
 593:STM32_WPAN/App/app_ble.c ****   bd_addr = BleGetBdAddress();
 594:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 595:STM32_WPAN/App/app_ble.c ****                             CONFIG_DATA_PUBADDR_LEN,
 596:STM32_WPAN/App/app_ble.c ****                             (uint8_t*) bd_addr);
 597:STM32_WPAN/App/app_ble.c **** 
 598:STM32_WPAN/App/app_ble.c ****   /**
 599:STM32_WPAN/App/app_ble.c ****    * Static random Address
 600:STM32_WPAN/App/app_ble.c ****    * The two upper bits shall be set to 1
 601:STM32_WPAN/App/app_ble.c ****    * The lowest 32bits is read from the UDN to differentiate between devices
 602:STM32_WPAN/App/app_ble.c ****    * The RNG may be used to provide a random number on each power on
 603:STM32_WPAN/App/app_ble.c ****    */
 604:STM32_WPAN/App/app_ble.c **** #if defined(CFG_STATIC_RANDOM_ADDRESS)
 605:STM32_WPAN/App/app_ble.c ****   srd_bd_addr[0] = CFG_STATIC_RANDOM_ADDRESS & 0xFFFFFFFF;
 606:STM32_WPAN/App/app_ble.c ****   srd_bd_addr[1] = (uint32_t)((uint64_t)CFG_STATIC_RANDOM_ADDRESS >> 32);
 607:STM32_WPAN/App/app_ble.c ****   srd_bd_addr[1] |= 0xC000; /* The two upper bits shall be set to 1 */
 608:STM32_WPAN/App/app_ble.c **** #elif (CFG_BLE_ADDRESS_TYPE == RANDOM_ADDR)
 609:STM32_WPAN/App/app_ble.c ****   /* Get RNG semaphore */
 610:STM32_WPAN/App/app_ble.c ****   while( LL_HSEM_1StepLock( HSEM, CFG_HW_RNG_SEMID ) );
 611:STM32_WPAN/App/app_ble.c **** 
 612:STM32_WPAN/App/app_ble.c ****   /* Enable RNG */
 613:STM32_WPAN/App/app_ble.c ****   __HAL_RNG_ENABLE(&hrng);
 614:STM32_WPAN/App/app_ble.c **** 
 615:STM32_WPAN/App/app_ble.c ****   /* Enable HSI48 oscillator */
 616:STM32_WPAN/App/app_ble.c ****   LL_RCC_HSI48_Enable();
 617:STM32_WPAN/App/app_ble.c ****   /* Wait until HSI48 is ready */
 618:STM32_WPAN/App/app_ble.c ****   while( ! LL_RCC_HSI48_IsReady( ) );
 619:STM32_WPAN/App/app_ble.c **** 
 620:STM32_WPAN/App/app_ble.c ****   if (HAL_RNG_GenerateRandomNumber(&hrng, &srd_bd_addr[1]) != HAL_OK)
 621:STM32_WPAN/App/app_ble.c ****   {
 622:STM32_WPAN/App/app_ble.c ****     /* Random number generation error */
 623:STM32_WPAN/App/app_ble.c ****     Error_Handler();
 624:STM32_WPAN/App/app_ble.c ****   }
 625:STM32_WPAN/App/app_ble.c ****   if (HAL_RNG_GenerateRandomNumber(&hrng, &srd_bd_addr[0]) != HAL_OK)
 626:STM32_WPAN/App/app_ble.c ****   {
 627:STM32_WPAN/App/app_ble.c ****     /* Random number generation error */
 628:STM32_WPAN/App/app_ble.c ****     Error_Handler();
 629:STM32_WPAN/App/app_ble.c ****   }
 630:STM32_WPAN/App/app_ble.c ****   srd_bd_addr[1] |= 0xC000; /* The two upper bits shall be set to 1 */
 631:STM32_WPAN/App/app_ble.c **** 
 632:STM32_WPAN/App/app_ble.c ****   /* Disable HSI48 oscillator */
 633:STM32_WPAN/App/app_ble.c ****   LL_RCC_HSI48_Disable();
 634:STM32_WPAN/App/app_ble.c **** 
 635:STM32_WPAN/App/app_ble.c ****   /* Disable RNG */
 636:STM32_WPAN/App/app_ble.c ****   __HAL_RNG_DISABLE(&hrng);
 637:STM32_WPAN/App/app_ble.c **** 
 638:STM32_WPAN/App/app_ble.c ****   /* Release RNG semaphore */
 639:STM32_WPAN/App/app_ble.c ****   LL_HSEM_ReleaseLock( HSEM, CFG_HW_RNG_SEMID, 0 );
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 13


 640:STM32_WPAN/App/app_ble.c **** #endif
 641:STM32_WPAN/App/app_ble.c **** 
 642:STM32_WPAN/App/app_ble.c **** #if (CFG_BLE_ADDRESS_TYPE == STATIC_RANDOM_ADDR)
 643:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data( CONFIG_DATA_RANDOM_ADDRESS_OFFSET, CONFIG_DATA_RANDOM_ADDRESS_LEN, (ui
 644:STM32_WPAN/App/app_ble.c **** #endif
 645:STM32_WPAN/App/app_ble.c **** 
 646:STM32_WPAN/App/app_ble.c ****   /**
 647:STM32_WPAN/App/app_ble.c ****    * Write Identity root key used to derive LTK and CSRK
 648:STM32_WPAN/App/app_ble.c ****    */
 649:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data( CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)BLE_CFG_IR_VALUE 
 650:STM32_WPAN/App/app_ble.c **** 
 651:STM32_WPAN/App/app_ble.c ****   /**
 652:STM32_WPAN/App/app_ble.c ****    * Write Encryption root key used to derive LTK and CSRK
 653:STM32_WPAN/App/app_ble.c ****    */
 654:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data( CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)BLE_CFG_ER_VALUE 
 655:STM32_WPAN/App/app_ble.c **** 
 656:STM32_WPAN/App/app_ble.c ****   /**
 657:STM32_WPAN/App/app_ble.c ****    * Set TX Power to 0dBm.
 658:STM32_WPAN/App/app_ble.c ****    */
 659:STM32_WPAN/App/app_ble.c ****   aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 660:STM32_WPAN/App/app_ble.c **** 
 661:STM32_WPAN/App/app_ble.c ****   /**
 662:STM32_WPAN/App/app_ble.c ****    * Initialize GATT interface
 663:STM32_WPAN/App/app_ble.c ****    */
 664:STM32_WPAN/App/app_ble.c ****   aci_gatt_init();
 665:STM32_WPAN/App/app_ble.c **** 
 666:STM32_WPAN/App/app_ble.c ****   /**
 667:STM32_WPAN/App/app_ble.c ****    * Initialize GAP interface
 668:STM32_WPAN/App/app_ble.c ****    */
 669:STM32_WPAN/App/app_ble.c ****   role = 0;
 670:STM32_WPAN/App/app_ble.c **** 
 671:STM32_WPAN/App/app_ble.c **** #if (BLE_CFG_PERIPHERAL == 1)
 672:STM32_WPAN/App/app_ble.c ****   role |= GAP_PERIPHERAL_ROLE;
 673:STM32_WPAN/App/app_ble.c **** #endif
 674:STM32_WPAN/App/app_ble.c **** 
 675:STM32_WPAN/App/app_ble.c **** #if (BLE_CFG_CENTRAL == 1)
 676:STM32_WPAN/App/app_ble.c ****   role |= GAP_CENTRAL_ROLE;
 677:STM32_WPAN/App/app_ble.c **** #endif
 678:STM32_WPAN/App/app_ble.c **** 
 679:STM32_WPAN/App/app_ble.c ****   if (role > 0)
 680:STM32_WPAN/App/app_ble.c ****   {
 681:STM32_WPAN/App/app_ble.c ****     const char *name = CFG_GAP_DEVICE_NAME;
 682:STM32_WPAN/App/app_ble.c ****     aci_gap_init(role,
 683:STM32_WPAN/App/app_ble.c **** #if ((CFG_BLE_ADDRESS_TYPE == RESOLVABLE_PRIVATE_ADDR) || (CFG_BLE_ADDRESS_TYPE == NON_RESOLVABLE_P
 684:STM32_WPAN/App/app_ble.c ****                  2,
 685:STM32_WPAN/App/app_ble.c **** #else
 686:STM32_WPAN/App/app_ble.c ****                  0,
 687:STM32_WPAN/App/app_ble.c **** #endif
 688:STM32_WPAN/App/app_ble.c ****                  CFG_GAP_DEVICE_NAME_LENGTH,
 689:STM32_WPAN/App/app_ble.c ****                  &gap_service_handle,
 690:STM32_WPAN/App/app_ble.c ****                  &gap_dev_name_char_handle,
 691:STM32_WPAN/App/app_ble.c ****                  &gap_appearance_char_handle);
 692:STM32_WPAN/App/app_ble.c **** 
 693:STM32_WPAN/App/app_ble.c ****     if (aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (
 694:STM32_WPAN/App/app_ble.c ****     {
 695:STM32_WPAN/App/app_ble.c ****       BLE_DBG_SVCCTL_MSG("Device Name aci_gatt_update_char_value failed.\n");
 696:STM32_WPAN/App/app_ble.c ****     }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 14


 697:STM32_WPAN/App/app_ble.c ****   }
 698:STM32_WPAN/App/app_ble.c **** 
 699:STM32_WPAN/App/app_ble.c ****   if(aci_gatt_update_char_value(gap_service_handle,
 700:STM32_WPAN/App/app_ble.c ****                                 gap_appearance_char_handle,
 701:STM32_WPAN/App/app_ble.c ****                                 0,
 702:STM32_WPAN/App/app_ble.c ****                                 2,
 703:STM32_WPAN/App/app_ble.c ****                                 (uint8_t *)&appearance))
 704:STM32_WPAN/App/app_ble.c ****   {
 705:STM32_WPAN/App/app_ble.c ****     BLE_DBG_SVCCTL_MSG("Appearance aci_gatt_update_char_value failed.\n");
 706:STM32_WPAN/App/app_ble.c ****   }
 707:STM32_WPAN/App/app_ble.c ****   /**
 708:STM32_WPAN/App/app_ble.c ****    * Initialize Default PHY
 709:STM32_WPAN/App/app_ble.c ****    */
 710:STM32_WPAN/App/app_ble.c ****   hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 711:STM32_WPAN/App/app_ble.c **** 
 712:STM32_WPAN/App/app_ble.c ****   /**
 713:STM32_WPAN/App/app_ble.c ****    * Initialize IO capability
 714:STM32_WPAN/App/app_ble.c ****    */
 715:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABIL
 716:STM32_WPAN/App/app_ble.c ****   aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioC
 717:STM32_WPAN/App/app_ble.c **** 
 718:STM32_WPAN/App/app_ble.c ****   /**
 719:STM32_WPAN/App/app_ble.c ****    * Initialize authentication
 720:STM32_WPAN/App/app_ble.c ****    */
 721:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTI
 722:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_EN
 723:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_EN
 724:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXE
 725:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 726:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MO
 727:STM32_WPAN/App/app_ble.c **** 
 728:STM32_WPAN/App/app_ble.c ****   aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecu
 729:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
 730:STM32_WPAN/App/app_ble.c ****                                          CFG_SC_SUPPORT,
 731:STM32_WPAN/App/app_ble.c ****                                          CFG_KEYPRESS_NOTIFICATION_SUPPORT,
 732:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
 733:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
 734:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
 735:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
 736:STM32_WPAN/App/app_ble.c ****                                          CFG_BLE_ADDRESS_TYPE
 737:STM32_WPAN/App/app_ble.c ****                                          );
 738:STM32_WPAN/App/app_ble.c **** 
 739:STM32_WPAN/App/app_ble.c ****   /**
 740:STM32_WPAN/App/app_ble.c ****    * Initialize whitelist
 741:STM32_WPAN/App/app_ble.c ****    */
 742:STM32_WPAN/App/app_ble.c ****    if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 743:STM32_WPAN/App/app_ble.c ****    {
 744:STM32_WPAN/App/app_ble.c ****      aci_gap_configure_whitelist();
 745:STM32_WPAN/App/app_ble.c ****    }
 746:STM32_WPAN/App/app_ble.c **** }
 747:STM32_WPAN/App/app_ble.c **** 
 748:STM32_WPAN/App/app_ble.c **** static void Adv_Request(APP_BLE_ConnStatus_t New_Status)
 749:STM32_WPAN/App/app_ble.c **** {
 750:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 751:STM32_WPAN/App/app_ble.c **** 
 752:STM32_WPAN/App/app_ble.c ****     BleApplicationContext.Device_Connection_Status = New_Status;
 753:STM32_WPAN/App/app_ble.c ****     /* Start Fast or Low Power Advertising */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 15


 754:STM32_WPAN/App/app_ble.c ****     ret = aci_gap_set_discoverable(
 755:STM32_WPAN/App/app_ble.c ****         ADV_TYPE,
 756:STM32_WPAN/App/app_ble.c ****         CFG_FAST_CONN_ADV_INTERVAL_MIN,
 757:STM32_WPAN/App/app_ble.c ****         CFG_FAST_CONN_ADV_INTERVAL_MAX,
 758:STM32_WPAN/App/app_ble.c ****         CFG_BLE_ADDRESS_TYPE,
 759:STM32_WPAN/App/app_ble.c ****         ADV_FILTER,
 760:STM32_WPAN/App/app_ble.c ****         0,
 761:STM32_WPAN/App/app_ble.c ****         0,
 762:STM32_WPAN/App/app_ble.c ****         0,
 763:STM32_WPAN/App/app_ble.c ****         0,
 764:STM32_WPAN/App/app_ble.c ****         0,
 765:STM32_WPAN/App/app_ble.c ****         0);
 766:STM32_WPAN/App/app_ble.c **** 
 767:STM32_WPAN/App/app_ble.c ****     /* Update Advertising data */
 768:STM32_WPAN/App/app_ble.c ****     ret = aci_gap_update_adv_data(sizeof(ad_data), (uint8_t*) ad_data);
 769:STM32_WPAN/App/app_ble.c **** 
 770:STM32_WPAN/App/app_ble.c ****     if (ret == BLE_STATUS_SUCCESS)
 771:STM32_WPAN/App/app_ble.c ****     {
 772:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("Successfully Start Fast Advertising \n" );
 773:STM32_WPAN/App/app_ble.c ****     }
 774:STM32_WPAN/App/app_ble.c ****     else
 775:STM32_WPAN/App/app_ble.c ****     {
 776:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("Start Fast Advertising Failed , result: %d \n", ret);
 777:STM32_WPAN/App/app_ble.c ****     }
 778:STM32_WPAN/App/app_ble.c **** 
 779:STM32_WPAN/App/app_ble.c ****   return;
 780:STM32_WPAN/App/app_ble.c **** }
 781:STM32_WPAN/App/app_ble.c **** 
 782:STM32_WPAN/App/app_ble.c **** const uint8_t* BleGetBdAddress( void )
 783:STM32_WPAN/App/app_ble.c **** {
 784:STM32_WPAN/App/app_ble.c ****   uint8_t *otp_addr;
 785:STM32_WPAN/App/app_ble.c ****   const uint8_t *bd_addr;
 786:STM32_WPAN/App/app_ble.c ****   uint32_t udn;
 787:STM32_WPAN/App/app_ble.c ****   uint32_t company_id;
 788:STM32_WPAN/App/app_ble.c ****   uint32_t device_id;
 789:STM32_WPAN/App/app_ble.c **** 
 790:STM32_WPAN/App/app_ble.c ****   udn = LL_FLASH_GetUDN();
 791:STM32_WPAN/App/app_ble.c **** 
 792:STM32_WPAN/App/app_ble.c ****   if(udn != 0xFFFFFFFF)
 793:STM32_WPAN/App/app_ble.c ****   {
 794:STM32_WPAN/App/app_ble.c ****     company_id = LL_FLASH_GetSTCompanyID();
 795:STM32_WPAN/App/app_ble.c ****     device_id = LL_FLASH_GetDeviceID();
 796:STM32_WPAN/App/app_ble.c **** 
 797:STM32_WPAN/App/app_ble.c **** /**
 798:STM32_WPAN/App/app_ble.c ****  * Public Address with the ST company ID
 799:STM32_WPAN/App/app_ble.c ****  * bit[47:24] : 24bits (OUI) equal to the company ID
 800:STM32_WPAN/App/app_ble.c ****  * bit[23:16] : Device ID.
 801:STM32_WPAN/App/app_ble.c ****  * bit[15:0] : The last 16bits from the UDN
 802:STM32_WPAN/App/app_ble.c ****  * Note: In order to use the Public Address in a final product, a dedicated
 803:STM32_WPAN/App/app_ble.c ****  * 24bits company ID (OUI) shall be bought.
 804:STM32_WPAN/App/app_ble.c ****  */
 805:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[0] = (uint8_t)(udn & 0x000000FF);
 806:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 807:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[2] = (uint8_t)device_id;
 808:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[3] = (uint8_t)(company_id & 0x000000FF);
 809:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 810:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 16


 811:STM32_WPAN/App/app_ble.c **** 
 812:STM32_WPAN/App/app_ble.c ****     bd_addr = (const uint8_t *)bd_addr_udn;
 813:STM32_WPAN/App/app_ble.c ****   }
 814:STM32_WPAN/App/app_ble.c ****   else
 815:STM32_WPAN/App/app_ble.c ****   {
 816:STM32_WPAN/App/app_ble.c ****     otp_addr = OTP_Read(0);
 817:STM32_WPAN/App/app_ble.c ****     if(otp_addr)
 818:STM32_WPAN/App/app_ble.c ****     {
 819:STM32_WPAN/App/app_ble.c ****       bd_addr = ((OTP_ID0_t*)otp_addr)->bd_address;
 820:STM32_WPAN/App/app_ble.c ****     }
 821:STM32_WPAN/App/app_ble.c ****     else
 822:STM32_WPAN/App/app_ble.c ****     {
 823:STM32_WPAN/App/app_ble.c ****       bd_addr = M_bd_addr;
 824:STM32_WPAN/App/app_ble.c ****     }
 825:STM32_WPAN/App/app_ble.c ****   }
 826:STM32_WPAN/App/app_ble.c **** 
 827:STM32_WPAN/App/app_ble.c ****   return bd_addr;
 828:STM32_WPAN/App/app_ble.c **** }
 829:STM32_WPAN/App/app_ble.c **** 
 830:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN FD_LOCAL_FUNCTION */
 831:STM32_WPAN/App/app_ble.c **** 
 832:STM32_WPAN/App/app_ble.c **** /* USER CODE END FD_LOCAL_FUNCTION */
 833:STM32_WPAN/App/app_ble.c **** 
 834:STM32_WPAN/App/app_ble.c **** /*************************************************************
 835:STM32_WPAN/App/app_ble.c ****  *
 836:STM32_WPAN/App/app_ble.c ****  *SPECIFIC FUNCTIONS FOR CUSTOM
 837:STM32_WPAN/App/app_ble.c ****  *
 838:STM32_WPAN/App/app_ble.c ****  *************************************************************/
 839:STM32_WPAN/App/app_ble.c **** static void Adv_Cancel( void )
 840:STM32_WPAN/App/app_ble.c **** {
  38              		.loc 1 840 1 view -0
  39              		.cfi_startproc
  40              		@ args = 0, pretend = 0, frame = 0
  41              		@ frame_needed = 0, uses_anonymous_args = 0
  42 0000 08B5     		push	{r3, lr}
  43              	.LCFI0:
  44              		.cfi_def_cfa_offset 8
  45              		.cfi_offset 3, -8
  46              		.cfi_offset 14, -4
 841:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Adv_Cancel_1 */
 842:STM32_WPAN/App/app_ble.c **** 
 843:STM32_WPAN/App/app_ble.c **** /* USER CODE END Adv_Cancel_1 */
 844:STM32_WPAN/App/app_ble.c **** 
 845:STM32_WPAN/App/app_ble.c ****   if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
  47              		.loc 1 845 3 view .LVU1
  48              		.loc 1 845 28 is_stmt 0 view .LVU2
  49 0002 0C4B     		ldr	r3, .L6
  50 0004 93F88030 		ldrb	r3, [r3, #128]	@ zero_extendqisi2
  51              		.loc 1 845 6 view .LVU3
  52 0008 052B     		cmp	r3, #5
  53 000a 00D1     		bne	.L5
  54              	.L1:
 846:STM32_WPAN/App/app_ble.c **** 
 847:STM32_WPAN/App/app_ble.c ****   {
 848:STM32_WPAN/App/app_ble.c **** 
 849:STM32_WPAN/App/app_ble.c ****     tBleStatus result = 0x00;
 850:STM32_WPAN/App/app_ble.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 17


 851:STM32_WPAN/App/app_ble.c ****     result = aci_gap_set_non_discoverable();
 852:STM32_WPAN/App/app_ble.c **** 
 853:STM32_WPAN/App/app_ble.c ****     BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 854:STM32_WPAN/App/app_ble.c ****     if (result == BLE_STATUS_SUCCESS)
 855:STM32_WPAN/App/app_ble.c ****     {
 856:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("  \r\n\r");APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 857:STM32_WPAN/App/app_ble.c ****     }
 858:STM32_WPAN/App/app_ble.c ****     else
 859:STM32_WPAN/App/app_ble.c ****     {
 860:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 861:STM32_WPAN/App/app_ble.c ****     }
 862:STM32_WPAN/App/app_ble.c **** 
 863:STM32_WPAN/App/app_ble.c ****   }
 864:STM32_WPAN/App/app_ble.c **** 
 865:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Adv_Cancel_2 */
 866:STM32_WPAN/App/app_ble.c **** 
 867:STM32_WPAN/App/app_ble.c **** /* USER CODE END Adv_Cancel_2 */
 868:STM32_WPAN/App/app_ble.c ****   return;
 869:STM32_WPAN/App/app_ble.c **** }
  55              		.loc 1 869 1 view .LVU4
  56 000c 08BD     		pop	{r3, pc}
  57              	.L5:
  58              	.LBB8:
 849:STM32_WPAN/App/app_ble.c **** 
  59              		.loc 1 849 5 is_stmt 1 view .LVU5
  60              	.LVL0:
 851:STM32_WPAN/App/app_ble.c **** 
  61              		.loc 1 851 5 view .LVU6
 851:STM32_WPAN/App/app_ble.c **** 
  62              		.loc 1 851 14 is_stmt 0 view .LVU7
  63 000e FFF7FEFF 		bl	aci_gap_set_non_discoverable
  64              	.LVL1:
 853:STM32_WPAN/App/app_ble.c ****     if (result == BLE_STATUS_SUCCESS)
  65              		.loc 1 853 5 is_stmt 1 view .LVU8
 853:STM32_WPAN/App/app_ble.c ****     if (result == BLE_STATUS_SUCCESS)
  66              		.loc 1 853 52 is_stmt 0 view .LVU9
  67 0012 084B     		ldr	r3, .L6
  68 0014 0022     		movs	r2, #0
  69 0016 83F88020 		strb	r2, [r3, #128]
 854:STM32_WPAN/App/app_ble.c ****     {
  70              		.loc 1 854 5 is_stmt 1 view .LVU10
 854:STM32_WPAN/App/app_ble.c ****     {
  71              		.loc 1 854 8 is_stmt 0 view .LVU11
  72 001a 30B9     		cbnz	r0, .L3
 856:STM32_WPAN/App/app_ble.c ****     }
  73              		.loc 1 856 7 is_stmt 1 view .LVU12
  74 001c 0648     		ldr	r0, .L6+4
  75              	.LVL2:
 856:STM32_WPAN/App/app_ble.c ****     }
  76              		.loc 1 856 7 is_stmt 0 view .LVU13
  77 001e FFF7FEFF 		bl	printf
  78              	.LVL3:
 856:STM32_WPAN/App/app_ble.c ****     }
  79              		.loc 1 856 31 is_stmt 1 view .LVU14
  80 0022 0648     		ldr	r0, .L6+8
  81 0024 FFF7FEFF 		bl	printf
  82              	.LVL4:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 18


  83 0028 F0E7     		b	.L1
  84              	.LVL5:
  85              	.L3:
 860:STM32_WPAN/App/app_ble.c ****     }
  86              		.loc 1 860 7 view .LVU15
  87 002a 0548     		ldr	r0, .L6+12
  88              	.LVL6:
 860:STM32_WPAN/App/app_ble.c ****     }
  89              		.loc 1 860 7 is_stmt 0 view .LVU16
  90 002c FFF7FEFF 		bl	printf
  91              	.LVL7:
  92              	.LBE8:
 868:STM32_WPAN/App/app_ble.c **** }
  93              		.loc 1 868 3 is_stmt 1 view .LVU17
  94 0030 ECE7     		b	.L1
  95              	.L7:
  96 0032 00BF     		.align	2
  97              	.L6:
  98 0034 00000000 		.word	.LANCHOR0
  99 0038 00000000 		.word	.LC1
 100 003c 08000000 		.word	.LC2
 101 0040 24000000 		.word	.LC3
 102              		.cfi_endproc
 103              	.LFE1676:
 105              		.section	.text.Ble_Tl_Init,"ax",%progbits
 106              		.align	1
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 110              		.fpu fpv4-sp-d16
 112              	Ble_Tl_Init:
 113              	.LFB1672:
 566:STM32_WPAN/App/app_ble.c ****   HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;
 114              		.loc 1 566 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 8
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118 0000 00B5     		push	{lr}
 119              	.LCFI1:
 120              		.cfi_def_cfa_offset 4
 121              		.cfi_offset 14, -4
 122 0002 83B0     		sub	sp, sp, #12
 123              	.LCFI2:
 124              		.cfi_def_cfa_offset 16
 567:STM32_WPAN/App/app_ble.c **** 
 125              		.loc 1 567 3 view .LVU19
 569:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 126              		.loc 1 569 3 view .LVU20
 569:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 127              		.loc 1 569 32 is_stmt 0 view .LVU21
 128 0004 054B     		ldr	r3, .L10
 129 0006 0093     		str	r3, [sp]
 570:STM32_WPAN/App/app_ble.c ****   hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 130              		.loc 1 570 3 is_stmt 1 view .LVU22
 570:STM32_WPAN/App/app_ble.c ****   hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 131              		.loc 1 570 38 is_stmt 0 view .LVU23
 132 0008 054B     		ldr	r3, .L10+4
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 19


 133 000a 0193     		str	r3, [sp, #4]
 571:STM32_WPAN/App/app_ble.c **** 
 134              		.loc 1 571 3 is_stmt 1 view .LVU24
 135 000c 6946     		mov	r1, sp
 136 000e 0548     		ldr	r0, .L10+8
 137 0010 FFF7FEFF 		bl	hci_init
 138              	.LVL8:
 573:STM32_WPAN/App/app_ble.c **** }
 139              		.loc 1 573 3 view .LVU25
 574:STM32_WPAN/App/app_ble.c **** 
 140              		.loc 1 574 1 is_stmt 0 view .LVU26
 141 0014 03B0     		add	sp, sp, #12
 142              	.LCFI3:
 143              		.cfi_def_cfa_offset 4
 144              		@ sp needed
 145 0016 5DF804FB 		ldr	pc, [sp], #4
 146              	.L11:
 147 001a 00BF     		.align	2
 148              	.L10:
 149 001c 00000000 		.word	.LANCHOR1
 150 0020 00000000 		.word	BLE_StatusNot
 151 0024 00000000 		.word	BLE_UserEvtRx
 152              		.cfi_endproc
 153              	.LFE1672:
 155              		.section	.text.BLE_UserEvtRx,"ax",%progbits
 156              		.align	1
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 160              		.fpu fpv4-sp-d16
 162              	BLE_UserEvtRx:
 163              	.LVL9:
 164              	.LFB1680:
 870:STM32_WPAN/App/app_ble.c **** 
 871:STM32_WPAN/App/app_ble.c **** #if(L2CAP_REQUEST_NEW_CONN_PARAM != 0)
 872:STM32_WPAN/App/app_ble.c **** void BLE_SVC_L2CAP_Conn_Update(uint16_t Connection_Handle)
 873:STM32_WPAN/App/app_ble.c **** {
 874:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_1 */
 875:STM32_WPAN/App/app_ble.c **** 
 876:STM32_WPAN/App/app_ble.c **** /* USER CODE END BLE_SVC_L2CAP_Conn_Update_1 */
 877:STM32_WPAN/App/app_ble.c ****   if(mutex == 1) {
 878:STM32_WPAN/App/app_ble.c ****     mutex = 0;
 879:STM32_WPAN/App/app_ble.c ****     index_con_int = (index_con_int + 1)%SIZE_TAB_CONN_INT;
 880:STM32_WPAN/App/app_ble.c ****     uint16_t interval_min = CONN_P(tab_conn_interval[index_con_int]);
 881:STM32_WPAN/App/app_ble.c ****     uint16_t interval_max = CONN_P(tab_conn_interval[index_con_int]);
 882:STM32_WPAN/App/app_ble.c ****     uint16_t slave_latency = L2CAP_SLAVE_LATENCY;
 883:STM32_WPAN/App/app_ble.c ****     uint16_t timeout_multiplier = L2CAP_TIMEOUT_MULTIPLIER;
 884:STM32_WPAN/App/app_ble.c ****     tBleStatus result;
 885:STM32_WPAN/App/app_ble.c **** 
 886:STM32_WPAN/App/app_ble.c ****     result = aci_l2cap_connection_parameter_update_req(BleApplicationContext.BleApplicationContext_
 887:STM32_WPAN/App/app_ble.c ****                                                        interval_min, interval_max,
 888:STM32_WPAN/App/app_ble.c ****                                                        slave_latency, timeout_multiplier);
 889:STM32_WPAN/App/app_ble.c ****     if( result == BLE_STATUS_SUCCESS )
 890:STM32_WPAN/App/app_ble.c ****     {
 891:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Successfully \r\n\r");
 892:STM32_WPAN/App/app_ble.c ****     }
 893:STM32_WPAN/App/app_ble.c ****     else
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 20


 894:STM32_WPAN/App/app_ble.c ****     {
 895:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Failed \r\n\r");
 896:STM32_WPAN/App/app_ble.c ****     }
 897:STM32_WPAN/App/app_ble.c ****   }
 898:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_2 */
 899:STM32_WPAN/App/app_ble.c **** 
 900:STM32_WPAN/App/app_ble.c **** /* USER CODE END BLE_SVC_L2CAP_Conn_Update_2 */
 901:STM32_WPAN/App/app_ble.c ****   return;
 902:STM32_WPAN/App/app_ble.c **** }
 903:STM32_WPAN/App/app_ble.c **** #endif
 904:STM32_WPAN/App/app_ble.c **** 
 905:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )
 906:STM32_WPAN/App/app_ble.c **** static void Connection_Interval_Update_Req( void )
 907:STM32_WPAN/App/app_ble.c **** {
 908:STM32_WPAN/App/app_ble.c ****   if (BleApplicationContext.Device_Connection_Status != APP_BLE_FAST_ADV && BleApplicationContext.D
 909:STM32_WPAN/App/app_ble.c ****   {
 910:STM32_WPAN/App/app_ble.c ****     BLE_SVC_L2CAP_Conn_Update(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 911:STM32_WPAN/App/app_ble.c ****   }
 912:STM32_WPAN/App/app_ble.c ****   return;
 913:STM32_WPAN/App/app_ble.c **** }
 914:STM32_WPAN/App/app_ble.c **** #endif
 915:STM32_WPAN/App/app_ble.c **** 
 916:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN FD_SPECIFIC_FUNCTIONS */
 917:STM32_WPAN/App/app_ble.c **** 
 918:STM32_WPAN/App/app_ble.c **** /* USER CODE END FD_SPECIFIC_FUNCTIONS */
 919:STM32_WPAN/App/app_ble.c **** /*************************************************************
 920:STM32_WPAN/App/app_ble.c ****  *
 921:STM32_WPAN/App/app_ble.c ****  * WRAP FUNCTIONS
 922:STM32_WPAN/App/app_ble.c ****  *
 923:STM32_WPAN/App/app_ble.c ****  *************************************************************/
 924:STM32_WPAN/App/app_ble.c **** void hci_notify_asynch_evt(void* pdata)
 925:STM32_WPAN/App/app_ble.c **** {
 926:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 927:STM32_WPAN/App/app_ble.c ****   return;
 928:STM32_WPAN/App/app_ble.c **** }
 929:STM32_WPAN/App/app_ble.c **** 
 930:STM32_WPAN/App/app_ble.c **** void hci_cmd_resp_release(uint32_t flag)
 931:STM32_WPAN/App/app_ble.c **** {
 932:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 933:STM32_WPAN/App/app_ble.c ****   return;
 934:STM32_WPAN/App/app_ble.c **** }
 935:STM32_WPAN/App/app_ble.c **** 
 936:STM32_WPAN/App/app_ble.c **** void hci_cmd_resp_wait(uint32_t timeout)
 937:STM32_WPAN/App/app_ble.c **** {
 938:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 939:STM32_WPAN/App/app_ble.c ****   return;
 940:STM32_WPAN/App/app_ble.c **** }
 941:STM32_WPAN/App/app_ble.c **** 
 942:STM32_WPAN/App/app_ble.c **** static void BLE_UserEvtRx( void * pPayload )
 943:STM32_WPAN/App/app_ble.c **** {
 165              		.loc 1 943 1 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		.loc 1 943 1 is_stmt 0 view .LVU28
 170 0000 10B5     		push	{r4, lr}
 171              	.LCFI4:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 21


 172              		.cfi_def_cfa_offset 8
 173              		.cfi_offset 4, -8
 174              		.cfi_offset 14, -4
 175 0002 0446     		mov	r4, r0
 944:STM32_WPAN/App/app_ble.c ****   SVCCTL_UserEvtFlowStatus_t svctl_return_status;
 176              		.loc 1 944 3 is_stmt 1 view .LVU29
 945:STM32_WPAN/App/app_ble.c ****   tHCI_UserEvtRxParam *pParam;
 177              		.loc 1 945 3 view .LVU30
 946:STM32_WPAN/App/app_ble.c **** 
 947:STM32_WPAN/App/app_ble.c ****   pParam = (tHCI_UserEvtRxParam *)pPayload;
 178              		.loc 1 947 3 view .LVU31
 179              	.LVL10:
 948:STM32_WPAN/App/app_ble.c **** 
 949:STM32_WPAN/App/app_ble.c ****   svctl_return_status = SVCCTL_UserEvtRx((void *)&(pParam->pckt->evtserial));
 180              		.loc 1 949 3 view .LVU32
 181              		.loc 1 949 58 is_stmt 0 view .LVU33
 182 0004 4068     		ldr	r0, [r0, #4]
 183              	.LVL11:
 184              		.loc 1 949 25 view .LVU34
 185 0006 0830     		adds	r0, r0, #8
 186 0008 FFF7FEFF 		bl	SVCCTL_UserEvtRx
 187              	.LVL12:
 950:STM32_WPAN/App/app_ble.c ****   if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 188              		.loc 1 950 3 is_stmt 1 view .LVU35
 189              		.loc 1 950 6 is_stmt 0 view .LVU36
 190 000c 10B1     		cbz	r0, .L13
 951:STM32_WPAN/App/app_ble.c ****   {
 952:STM32_WPAN/App/app_ble.c ****     pParam->status = HCI_TL_UserEventFlow_Enable;
 191              		.loc 1 952 5 is_stmt 1 view .LVU37
 192              		.loc 1 952 20 is_stmt 0 view .LVU38
 193 000e 0123     		movs	r3, #1
 194 0010 2370     		strb	r3, [r4]
 195              	.L12:
 953:STM32_WPAN/App/app_ble.c ****   }
 954:STM32_WPAN/App/app_ble.c ****   else
 955:STM32_WPAN/App/app_ble.c ****   {
 956:STM32_WPAN/App/app_ble.c ****     pParam->status = HCI_TL_UserEventFlow_Disable;
 957:STM32_WPAN/App/app_ble.c ****   }
 958:STM32_WPAN/App/app_ble.c **** 
 959:STM32_WPAN/App/app_ble.c ****   return;
 960:STM32_WPAN/App/app_ble.c **** }
 196              		.loc 1 960 1 view .LVU39
 197 0012 10BD     		pop	{r4, pc}
 198              	.LVL13:
 199              	.L13:
 956:STM32_WPAN/App/app_ble.c ****   }
 200              		.loc 1 956 5 is_stmt 1 view .LVU40
 956:STM32_WPAN/App/app_ble.c ****   }
 201              		.loc 1 956 20 is_stmt 0 view .LVU41
 202 0014 0023     		movs	r3, #0
 203 0016 2370     		strb	r3, [r4]
 959:STM32_WPAN/App/app_ble.c **** }
 204              		.loc 1 959 3 is_stmt 1 view .LVU42
 205 0018 FBE7     		b	.L12
 206              		.cfi_endproc
 207              	.LFE1680:
 209              		.section	.text.BLE_StatusNot,"ax",%progbits
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 22


 210              		.align	1
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 214              		.fpu fpv4-sp-d16
 216              	BLE_StatusNot:
 217              	.LVL14:
 218              	.LFB1681:
 961:STM32_WPAN/App/app_ble.c **** 
 962:STM32_WPAN/App/app_ble.c **** static void BLE_StatusNot( HCI_TL_CmdStatus_t status )
 963:STM32_WPAN/App/app_ble.c **** {
 219              		.loc 1 963 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		.loc 1 963 1 is_stmt 0 view .LVU44
 224 0000 08B5     		push	{r3, lr}
 225              	.LCFI5:
 226              		.cfi_def_cfa_offset 8
 227              		.cfi_offset 3, -8
 228              		.cfi_offset 14, -4
 964:STM32_WPAN/App/app_ble.c ****   uint32_t task_id_list;
 229              		.loc 1 964 3 is_stmt 1 view .LVU45
 965:STM32_WPAN/App/app_ble.c ****   switch (status)
 230              		.loc 1 965 3 view .LVU46
 231 0002 10B1     		cbz	r0, .L17
 232 0004 0128     		cmp	r0, #1
 233 0006 04D0     		beq	.L18
 234              	.LVL15:
 235              	.L16:
 966:STM32_WPAN/App/app_ble.c ****   {
 967:STM32_WPAN/App/app_ble.c ****     case HCI_TL_CmdBusy:
 968:STM32_WPAN/App/app_ble.c ****       /**
 969:STM32_WPAN/App/app_ble.c ****        * All tasks that may send an aci/hci commands shall be listed here
 970:STM32_WPAN/App/app_ble.c ****        * This is to prevent a new command is sent while one is already pending
 971:STM32_WPAN/App/app_ble.c ****        */
 972:STM32_WPAN/App/app_ble.c ****       task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 973:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_PauseTask(task_id_list);
 974:STM32_WPAN/App/app_ble.c **** 
 975:STM32_WPAN/App/app_ble.c ****       break;
 976:STM32_WPAN/App/app_ble.c **** 
 977:STM32_WPAN/App/app_ble.c ****     case HCI_TL_CmdAvailable:
 978:STM32_WPAN/App/app_ble.c ****       /**
 979:STM32_WPAN/App/app_ble.c ****        * All tasks that may send an aci/hci commands shall be listed here
 980:STM32_WPAN/App/app_ble.c ****        * This is to prevent a new command is sent while one is already pending
 981:STM32_WPAN/App/app_ble.c ****        */
 982:STM32_WPAN/App/app_ble.c ****       task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 983:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_ResumeTask(task_id_list);
 984:STM32_WPAN/App/app_ble.c **** 
 985:STM32_WPAN/App/app_ble.c ****       break;
 986:STM32_WPAN/App/app_ble.c **** 
 987:STM32_WPAN/App/app_ble.c ****     default:
 988:STM32_WPAN/App/app_ble.c ****       break;
 989:STM32_WPAN/App/app_ble.c ****   }
 990:STM32_WPAN/App/app_ble.c ****   return;
 991:STM32_WPAN/App/app_ble.c **** }
 236              		.loc 1 991 1 is_stmt 0 view .LVU47
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 23


 237 0008 08BD     		pop	{r3, pc}
 238              	.LVL16:
 239              	.L17:
 972:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_PauseTask(task_id_list);
 240              		.loc 1 972 7 is_stmt 1 view .LVU48
 973:STM32_WPAN/App/app_ble.c **** 
 241              		.loc 1 973 7 view .LVU49
 242 000a 0320     		movs	r0, #3
 243              	.LVL17:
 973:STM32_WPAN/App/app_ble.c **** 
 244              		.loc 1 973 7 is_stmt 0 view .LVU50
 245 000c FFF7FEFF 		bl	UTIL_SEQ_PauseTask
 246              	.LVL18:
 975:STM32_WPAN/App/app_ble.c **** 
 247              		.loc 1 975 7 is_stmt 1 view .LVU51
 248 0010 FAE7     		b	.L16
 249              	.LVL19:
 250              	.L18:
 982:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_ResumeTask(task_id_list);
 251              		.loc 1 982 7 view .LVU52
 983:STM32_WPAN/App/app_ble.c **** 
 252              		.loc 1 983 7 view .LVU53
 253 0012 0320     		movs	r0, #3
 254              	.LVL20:
 983:STM32_WPAN/App/app_ble.c **** 
 255              		.loc 1 983 7 is_stmt 0 view .LVU54
 256 0014 FFF7FEFF 		bl	UTIL_SEQ_ResumeTask
 257              	.LVL21:
 985:STM32_WPAN/App/app_ble.c **** 
 258              		.loc 1 985 7 is_stmt 1 view .LVU55
 990:STM32_WPAN/App/app_ble.c **** }
 259              		.loc 1 990 3 view .LVU56
 260 0018 F6E7     		b	.L16
 261              		.cfi_endproc
 262              	.LFE1681:
 264              		.section	.text.BleGetBdAddress,"ax",%progbits
 265              		.align	1
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 269              		.fpu fpv4-sp-d16
 271              	BleGetBdAddress:
 272              	.LFB1675:
 783:STM32_WPAN/App/app_ble.c ****   uint8_t *otp_addr;
 273              		.loc 1 783 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277 0000 08B5     		push	{r3, lr}
 278              	.LCFI6:
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 3, -8
 281              		.cfi_offset 14, -4
 784:STM32_WPAN/App/app_ble.c ****   const uint8_t *bd_addr;
 282              		.loc 1 784 3 view .LVU58
 785:STM32_WPAN/App/app_ble.c ****   uint32_t udn;
 283              		.loc 1 785 3 view .LVU59
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 24


 786:STM32_WPAN/App/app_ble.c ****   uint32_t company_id;
 284              		.loc 1 786 3 view .LVU60
 787:STM32_WPAN/App/app_ble.c ****   uint32_t device_id;
 285              		.loc 1 787 3 view .LVU61
 788:STM32_WPAN/App/app_ble.c **** 
 286              		.loc 1 788 3 view .LVU62
 790:STM32_WPAN/App/app_ble.c **** 
 287              		.loc 1 790 3 view .LVU63
 288              	.LBB9:
 289              	.LBI9:
 290              		.file 2 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @file    stm32wbxx_ll_system.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   @verbatim
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ==============================================================================
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                      ##### How to use this driver #####
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ==============================================================================
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     [..]
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     used by user:
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to DBGCMU registers
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to SYSCFG registers
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to VREFBUF registers
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   @endverbatim
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #ifndef STM32WBxx_LL_SYSTEM_H
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define STM32WBxx_LL_SYSTEM_H
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #ifdef __cplusplus
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** extern "C" {
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #include "stm32wbxx.h"
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @addtogroup STM32WBxx_LL_Driver
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 25


  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined (VREFBUF)
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****  * @brief VREFBUF VREF_SC0 & VREF_SC1 calibration values 
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****  */
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define VREFBUF_SC0_CAL_ADDR   ((uint8_t*) (0x1FFF75F0UL)) /*!<  Address of VREFBUF trimming value 
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                  VREF_SC0 in STM32WB datasheet */
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define VREFBUF_SC1_CAL_ADDR   ((uint8_t*) (0x1FFF7530UL)) /*!<  Address of VREFBUF trimming value 
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                  VREF_SC1 in STM32WB datasheet */
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** * @{
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** */
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH                   0x00000000U                                        
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH             SYSCFG_MEMRMP_MEM_MODE_0                           
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM                    (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(QUADSPI)
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_QUADSPI                 (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6          SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast Mode Plus
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7          SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast Mode Plus
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8          SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast Mode Plus
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9          SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast Mode Plus
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1         SYSCFG_CFGR1_I2C1_FMP    /*!< Enable Fast Mode Plus
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3         SYSCFG_CFGR1_I2C3_FMP    /*!< Enable Fast Mode Plus
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 26


 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA                    0U /*!< EXTI PORT A */
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB                    1U /*!< EXTI PORT B */
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC                    2U /*!< EXTI PORT C */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD                    3U /*!< EXTI PORT D */
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE                    4U /*!< EXTI PORT E */
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH                    7U /*!< EXTI PORT H */
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0                    (uint32_t)((0x000FU << 16U) | 0U) /*!< EXTI_POSITIO
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1                    (uint32_t)((0x00F0U << 16U) | 0U) /*!< EXTI_POSITIO
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2                    (uint32_t)((0x0F00U << 16U) | 0U) /*!< EXTI_POSITIO
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3                    (uint32_t)((0xF000U << 16U) | 0U) /*!< EXTI_POSITIO
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4                    (uint32_t)((0x000FU << 16U) | 1U) /*!< EXTI_POSITIO
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5                    (uint32_t)((0x00F0U << 16U) | 1U) /*!< EXTI_POSITIO
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6                    (uint32_t)((0x0F00U << 16U) | 1U) /*!< EXTI_POSITIO
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7                    (uint32_t)((0xF000U << 16U) | 1U) /*!< EXTI_POSITIO
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8                    (uint32_t)((0x000FU << 16U) | 2U) /*!< EXTI_POSITIO
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9                    (uint32_t)((0x00F0U << 16U) | 2U) /*!< EXTI_POSITIO
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10                   (uint32_t)((0x0F00U << 16U) | 2U) /*!< EXTI_POSITIO
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11                   (uint32_t)((0xF000U << 16U) | 2U) /*!< EXTI_POSITIO
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12                   (uint32_t)((0x000FU << 16U) | 3U) /*!< EXTI_POSITIO
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13                   (uint32_t)((0x00F0U << 16U) | 3U) /*!< EXTI_POSITIO
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14                   (uint32_t)((0x0F00U << 16U) | 3U) /*!< EXTI_POSITIO
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15                   (uint32_t)((0xF000U << 16U) | 3U) /*!< EXTI_POSITIO
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_ECC                  SYSCFG_CFGR2_ECCL       /*!< Enables and locks the 
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with Break Input of T
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD                  SYSCFG_CFGR2_PVDL       /*!< Enables and locks the 
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with TIM1/16/17 Break
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               and also the PVDE and
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM2_PARITY         SYSCFG_CFGR2_SPL        /*!< Enables and locks the 
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with Break Input of T
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP               SYSCFG_CFGR2_CLL        /*!< Enables and locks the 
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with Break Input of T
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SRAM2WRP SYSCFG SRAM2 WRITE PROTECTION
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 27


 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE0                SYSCFG_SWPR1_PAGE0       /*!< SRAM2A Write protecti
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE1                SYSCFG_SWPR1_PAGE1       /*!< SRAM2A Write protecti
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE2                SYSCFG_SWPR1_PAGE2       /*!< SRAM2A Write protecti
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE3                SYSCFG_SWPR1_PAGE3       /*!< SRAM2A Write protecti
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE4                SYSCFG_SWPR1_PAGE4       /*!< SRAM2A Write protecti
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE5                SYSCFG_SWPR1_PAGE5       /*!< SRAM2A Write protecti
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE6                SYSCFG_SWPR1_PAGE6       /*!< SRAM2A Write protecti
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE7                SYSCFG_SWPR1_PAGE7       /*!< SRAM2A Write protecti
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE8                SYSCFG_SWPR1_PAGE8       /*!< SRAM2A Write protecti
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE9                SYSCFG_SWPR1_PAGE9       /*!< SRAM2A Write protecti
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE10               SYSCFG_SWPR1_PAGE10      /*!< SRAM2A Write protecti
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE11               SYSCFG_SWPR1_PAGE11      /*!< SRAM2A Write protecti
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE12               SYSCFG_SWPR1_PAGE12      /*!< SRAM2A Write protecti
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE13               SYSCFG_SWPR1_PAGE13      /*!< SRAM2A Write protecti
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE14               SYSCFG_SWPR1_PAGE14      /*!< SRAM2A Write protecti
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE15               SYSCFG_SWPR1_PAGE15      /*!< SRAM2A Write protecti
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE16               SYSCFG_SWPR1_PAGE16      /*!< SRAM2A Write protecti
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE17               SYSCFG_SWPR1_PAGE17      /*!< SRAM2A Write protecti
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE18               SYSCFG_SWPR1_PAGE18      /*!< SRAM2A Write protecti
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE19               SYSCFG_SWPR1_PAGE19      /*!< SRAM2A Write protecti
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE20               SYSCFG_SWPR1_PAGE20      /*!< SRAM2A Write protecti
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE21               SYSCFG_SWPR1_PAGE21      /*!< SRAM2A Write protecti
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE22               SYSCFG_SWPR1_PAGE22      /*!< SRAM2A Write protecti
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE23               SYSCFG_SWPR1_PAGE23      /*!< SRAM2A Write protecti
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE24               SYSCFG_SWPR1_PAGE24      /*!< SRAM2A Write protecti
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE25               SYSCFG_SWPR1_PAGE25      /*!< SRAM2A Write protecti
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE26               SYSCFG_SWPR1_PAGE26      /*!< SRAM2A Write protecti
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE27               SYSCFG_SWPR1_PAGE27      /*!< SRAM2A Write protecti
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE28               SYSCFG_SWPR1_PAGE28      /*!< SRAM2A Write protecti
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE29               SYSCFG_SWPR1_PAGE29      /*!< SRAM2A Write protecti
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE30               SYSCFG_SWPR1_PAGE30      /*!< SRAM2A Write protecti
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE31               SYSCFG_SWPR1_PAGE31      /*!< SRAM2A Write protecti
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE32               SYSCFG_SWPR2_PAGE32      /*!< SRAM2B Write protecti
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE33               SYSCFG_SWPR2_PAGE33      /*!< SRAM2B Write protecti
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE34               SYSCFG_SWPR2_PAGE34      /*!< SRAM2B Write protecti
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE35               SYSCFG_SWPR2_PAGE35      /*!< SRAM2B Write protecti
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_SWPR2_PAGE36)
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE36               SYSCFG_SWPR2_PAGE36      /*!< SRAM2B Write protecti
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE37               SYSCFG_SWPR2_PAGE37      /*!< SRAM2B Write protecti
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE38               SYSCFG_SWPR2_PAGE38      /*!< SRAM2B Write protecti
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE39               SYSCFG_SWPR2_PAGE39      /*!< SRAM2B Write protecti
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE40               SYSCFG_SWPR2_PAGE40      /*!< SRAM2B Write protecti
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE41               SYSCFG_SWPR2_PAGE41      /*!< SRAM2B Write protecti
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE42               SYSCFG_SWPR2_PAGE42      /*!< SRAM2B Write protecti
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE43               SYSCFG_SWPR2_PAGE43      /*!< SRAM2B Write protecti
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE44               SYSCFG_SWPR2_PAGE44      /*!< SRAM2B Write protecti
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE45               SYSCFG_SWPR2_PAGE45      /*!< SRAM2B Write protecti
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE46               SYSCFG_SWPR2_PAGE46      /*!< SRAM2B Write protecti
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE47               SYSCFG_SWPR2_PAGE47      /*!< SRAM2B Write protecti
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE48               SYSCFG_SWPR2_PAGE48      /*!< SRAM2B Write protecti
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE49               SYSCFG_SWPR2_PAGE49      /*!< SRAM2B Write protecti
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE50               SYSCFG_SWPR2_PAGE50      /*!< SRAM2B Write protecti
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE51               SYSCFG_SWPR2_PAGE51      /*!< SRAM2B Write protecti
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE52               SYSCFG_SWPR2_PAGE52      /*!< SRAM2B Write protecti
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 28


 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE53               SYSCFG_SWPR2_PAGE53      /*!< SRAM2B Write protecti
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE54               SYSCFG_SWPR2_PAGE54      /*!< SRAM2B Write protecti
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE55               SYSCFG_SWPR2_PAGE55      /*!< SRAM2B Write protecti
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE56               SYSCFG_SWPR2_PAGE56      /*!< SRAM2B Write protecti
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE57               SYSCFG_SWPR2_PAGE57      /*!< SRAM2B Write protecti
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE58               SYSCFG_SWPR2_PAGE58      /*!< SRAM2B Write protecti
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE59               SYSCFG_SWPR2_PAGE59      /*!< SRAM2B Write protecti
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE60               SYSCFG_SWPR2_PAGE60      /*!< SRAM2B Write protecti
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE61               SYSCFG_SWPR2_PAGE61      /*!< SRAM2B Write protecti
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE62               SYSCFG_SWPR2_PAGE62      /*!< SRAM2B Write protecti
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE63               SYSCFG_SWPR2_PAGE63      /*!< SRAM2B Write protecti
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_IM SYSCFG CPU1 INTERRUPT MASK
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM1                     SYSCFG_IMR1_TIM1IM     /*!< Enabling of interrupt f
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM16                    SYSCFG_IMR1_TIM16IM    /*!< Enabling of interrupt f
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM17                    SYSCFG_IMR1_TIM17IM    /*!< Enabling of interrupt f
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI5                    SYSCFG_IMR1_EXTI5IM    /*!< Enabling of interrupt f
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI6                    SYSCFG_IMR1_EXTI6IM    /*!< Enabling of interrupt f
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI7                    SYSCFG_IMR1_EXTI7IM    /*!< Enabling of interrupt f
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI8                    SYSCFG_IMR1_EXTI8IM    /*!< Enabling of interrupt f
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI9                    SYSCFG_IMR1_EXTI9IM    /*!< Enabling of interrupt f
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI10                   SYSCFG_IMR1_EXTI10IM   /*!< Enabling of interrupt f
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI11                   SYSCFG_IMR1_EXTI11IM   /*!< Enabling of interrupt f
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI12                   SYSCFG_IMR1_EXTI12IM   /*!< Enabling of interrupt f
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI13                   SYSCFG_IMR1_EXTI13IM   /*!< Enabling of interrupt f
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI14                   SYSCFG_IMR1_EXTI14IM   /*!< Enabling of interrupt f
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI15                   SYSCFG_IMR1_EXTI15IM   /*!< Enabling of interrupt f
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_IMR2_PVM1IM)
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVM1                     SYSCFG_IMR2_PVM1IM     /*!< Enabling of interrupt f
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVM3                     SYSCFG_IMR2_PVM3IM     /*!< Enabling of interrupt f
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVD                      SYSCFG_IMR2_PVDIM      /*!< Enabling of interrupt f
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_IM SYSCFG CPU2 INTERRUPT MASK
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS  SYSCFG_C2IMR1_RTCSTAMPTAMPLSECSSIM /*!< Enabling
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                                       and LSE Clock
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCWKUP               SYSCFG_C2IMR1_RTCWKUPIM  /*!< Enabling of interrupt
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCALARM              SYSCFG_C2IMR1_RTCALARMIM /*!< Enabling of interrupt
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RCC                   SYSCFG_C2IMR1_RCCIM      /*!< Enabling of interrupt
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_FLASH                 SYSCFG_C2IMR1_FLASHIM    /*!< Enabling of interrupt
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 29


 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_PKA                   SYSCFG_C2IMR1_PKAIM      /*!< Enabling of interrupt
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RNG                   SYSCFG_C2IMR1_RNGIM      /*!< Enabling of interrupt
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(AES1)
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_AES1                  SYSCFG_C2IMR1_AES1IM     /*!< Enabling of interrupt
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(COMP1)
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_COMP                  SYSCFG_C2IMR1_COMPIM     /*!< Enabling of interrupt
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_ADC                   SYSCFG_C2IMR1_ADCIM      /*!< Enabling of interrupt
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI0                 SYSCFG_C2IMR1_EXTI0IM    /*!< Enabling of interrupt
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI1                 SYSCFG_C2IMR1_EXTI1IM    /*!< Enabling of interrupt
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI2                 SYSCFG_C2IMR1_EXTI2IM    /*!< Enabling of interrupt
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI3                 SYSCFG_C2IMR1_EXTI3IM    /*!< Enabling of interrupt
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI4                 SYSCFG_C2IMR1_EXTI4IM    /*!< Enabling of interrupt
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI5                 SYSCFG_C2IMR1_EXTI5IM    /*!< Enabling of interrupt
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI6                 SYSCFG_C2IMR1_EXTI6IM    /*!< Enabling of interrupt
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI7                 SYSCFG_C2IMR1_EXTI7IM    /*!< Enabling of interrupt
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI8                 SYSCFG_C2IMR1_EXTI8IM    /*!< Enabling of interrupt
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI9                 SYSCFG_C2IMR1_EXTI9IM    /*!< Enabling of interrupt
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI10                SYSCFG_C2IMR1_EXTI10IM   /*!< Enabling of interrupt
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI11                SYSCFG_C2IMR1_EXTI11IM   /*!< Enabling of interrupt
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI12                SYSCFG_C2IMR1_EXTI12IM   /*!< Enabling of interrupt
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI13                SYSCFG_C2IMR1_EXTI13IM   /*!< Enabling of interrupt
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI14                SYSCFG_C2IMR1_EXTI14IM   /*!< Enabling of interrupt
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI15                SYSCFG_C2IMR1_EXTI15IM   /*!< Enabling of interrupt
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH1               SYSCFG_C2IMR2_DMA1CH1IM  /*!< Enabling of interrupt
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH2               SYSCFG_C2IMR2_DMA1CH2IM  /*!< Enabling of interrupt
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH3               SYSCFG_C2IMR2_DMA1CH3IM  /*!< Enabling of interrupt
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH4               SYSCFG_C2IMR2_DMA1CH4IM  /*!< Enabling of interrupt
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH5               SYSCFG_C2IMR2_DMA1CH5IM  /*!< Enabling of interrupt
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH6               SYSCFG_C2IMR2_DMA1CH6IM  /*!< Enabling of interrupt
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH7               SYSCFG_C2IMR2_DMA1CH7IM  /*!< Enabling of interrupt
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(DMA2)
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH1               SYSCFG_C2IMR2_DMA2CH1IM  /*!< Enabling of interrupt
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH2               SYSCFG_C2IMR2_DMA2CH2IM  /*!< Enabling of interrupt
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH3               SYSCFG_C2IMR2_DMA2CH3IM  /*!< Enabling of interrupt
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH4               SYSCFG_C2IMR2_DMA2CH4IM  /*!< Enabling of interrupt
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH5               SYSCFG_C2IMR2_DMA2CH5IM  /*!< Enabling of interrupt
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH6               SYSCFG_C2IMR2_DMA2CH6IM  /*!< Enabling of interrupt
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH7               SYSCFG_C2IMR2_DMA2CH7IM  /*!< Enabling of interrupt
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMAMUX1               SYSCFG_C2IMR2_DMAMUX1IM  /*!< Enabling of interrupt
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_C2IMR2_PVM1IM)
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVM1                  SYSCFG_C2IMR2_PVM1IM     /*!< Enabling of interrupt
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVM3                  SYSCFG_C2IMR2_PVM3IM     /*!< Enabling of interrupt
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVD                   SYSCFG_C2IMR2_PVDIM      /*!< Enabling of interrupt
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_TSC                   SYSCFG_C2IMR2_TSCIM      /*!< Enabling of interrupt
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(LCD)
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_LCD                   SYSCFG_C2IMR2_LCDIM      /*!< Enabling of interrupt
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 30


 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SECURE_IP_ACCESS SYSCFG SECURE IP ACCESS
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(AES1)
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_AES1            SYSCFG_SIPCR_SAES1       /*!< Enabling the security
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_AES2            SYSCFG_SIPCR_SAES2       /*!< Enabling the security
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_PKA             SYSCFG_SIPCR_SPKA        /*!< Enabling the security
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_RNG             SYSCFG_SIPCR_SRNG        /*!< Enabling the security
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU CPU1 APB1 GRP1 STOP IP
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock o
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1FZR1_DBG_RTC_STOP    /*!< The clock of the RT
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1FZR1_DBG_WWDG_STOP   /*!< The window watchdog
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1FZR1_DBG_IWDG_STOP   /*!< The independent wat
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus time
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus time
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock o
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB1_GRP1_STOP_IP DBGMCU CPU2 APB1 GRP1 STOP IP
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP   DBGMCU_C2APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_RTC_STOP    DBGMCU_C2APB1FZR1_DBG_RTC_STOP    /*!< The clock of the 
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP   DBGMCU_C2APB1FZR1_DBG_IWDG_STOP   /*!< The independent w
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP   DBGMCU_C2APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus ti
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP   DBGMCU_C2APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus ti
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP DBGMCU_C2APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP2_STOP_IP DBGMCU CPU1 APB1 GRP2 STOP IP
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_LPTIM2_STOP    DBGMCU_APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock o
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB1_GRP2_STOP_IP DBGMCU CPU2 APB1 GRP2 STOP IP
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 31


 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP DBGMCU_C2APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU CPU1 APB2 GRP1 STOP IP
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2FZR_DBG_TIM1_STOP   /*!< The counter clock of
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2FZR_DBG_TIM16_STOP  /*!< The counter clock of
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2FZR_DBG_TIM17_STOP  /*!< The counter clock of
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB2_GRP1_STOP_IP DBGMCU CPU2 APB2 GRP1 STOP IP
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP   DBGMCU_C2APB2FZR_DBG_TIM1_STOP   /*!< The counter clock 
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP  DBGMCU_C2APB2FZR_DBG_TIM16_STOP  /*!< The counter clock 
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP  DBGMCU_C2APB2FZR_DBG_TIM17_STOP  /*!< The counter clock 
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(VREFBUF)
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE0          0x00000000U     /*!< Voltage reference scale 0 (VREF_OUT
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE1          VREFBUF_CSR_VRS /*!< Voltage reference scale 1 (VREF_OUT
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* VREFBUF */
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_0                 FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero wait state   */
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_1WS   /*!< FLASH One wait state    */
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_2WS   /*!< FLASH Two wait states   */
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_3                 FLASH_ACR_LATENCY_3WS   /*!< FLASH Three wait states */
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 32


 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable I/O analog switch voltage booster.
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         using I/O in analog input: ADC and COMP.
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         However, COMP inputs have a high impedance and
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         usage with ADC.
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_EnableAnalogBooster
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 33


 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void)
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable I/O analog switch voltage booster.
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         using I/O in analog input: ADC and COMP.
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         However, COMP inputs have a high impedance and
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         usage with ADC.
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_DisableAnalogBooster
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void)
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_CFGR1_ANASWVDD)
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Analog GPIO switch to control voltage selection
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         when the supply voltage is supplied by VDDA
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1   ANASWVDD   LL_SYSCFG_EnableAnalogGpioSwitch
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Activating the gpio switch enable IOs analog switches supplied by VDDA
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogGpioSwitch(void)
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Analog GPIO switch to control voltage selection
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         when the supply voltage is supplied by VDDA
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1   ANASWVDD   LL_SYSCFG_DisableAnalogGpioSwitch
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Activating the gpio switch enable IOs analog switches supplied by VDDA
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogGpioSwitch(void)
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_EnableFastModePlus\n
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_EnableFastModePlus
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 34


 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_DisableFastModePlus\n
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_DisableFastModePlus
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Invalid operation Interrupt
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_EnableIT_FPU_IOC
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void)
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Divide-by-zero Interrupt
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_EnableIT_FPU_DZC
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void)
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Underflow Interrupt
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_EnableIT_FPU_UFC
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void)
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 35


 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Overflow Interrupt
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_EnableIT_FPU_OFC
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void)
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Input denormal Interrupt
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_EnableIT_FPU_IDC
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void)
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Inexact Interrupt
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_EnableIT_FPU_IXC
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void)
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Invalid operation Interrupt
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_DisableIT_FPU_IOC
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void)
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Divide-by-zero Interrupt
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_DisableIT_FPU_DZC
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void)
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Underflow Interrupt
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_DisableIT_FPU_UFC
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 36


 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void)
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Overflow Interrupt
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_DisableIT_FPU_OFC
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void)
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Input denormal Interrupt
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_DisableIT_FPU_IDC
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void)
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Inexact Interrupt
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_DisableIT_FPU_IXC
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void)
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled.
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_IsEnabledIT_FPU_IOC
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void)
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0)) ? 1UL : 0UL);
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled.
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_IsEnabledIT_FPU_DZC
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void)
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1)) ? 1UL : 0UL);
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Underflow Interrupt source is enabled or disabled.
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 37


 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_IsEnabledIT_FPU_UFC
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void)
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2)) ? 1UL : 0UL);
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Overflow Interrupt source is enabled or disabled.
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_IsEnabledIT_FPU_OFC
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void)
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3)) ? 1UL : 0UL);
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled.
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_IsEnabledIT_FPU_IDC
 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void)
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4)) ? 1UL : 0UL);
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Inexact Interrupt source is enabled or disabled.
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_IsEnabledIT_FPU_IXC
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void)
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5)) ? 1UL : 0UL);
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_SetEXTISource\n
 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_SetEXTISource\n
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_SetEXTISource\n
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_SetEXTISource
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 38


 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0x03U], (Line >> 16U), (Port << ((POSITION_VAL((Line >> 16U))) &
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_GetEXTISource\n
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_GetEXTISource\n
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_GetEXTISource\n
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_GetEXTISource
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0x03U], (Line >> 16U)) >> (POSITION_VAL(Line >> 
 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 Erase (starts a hardware SRAM2 erase operation. This bit is
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 39


 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * automatically cleared at the end of the SRAM2 erase operation.)
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note This bit is write-protected: setting this bit is possible only after the
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *       correct key sequence is written in the SYSCFG_SKR register.
 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2ER       LL_SYSCFG_EnableSRAM2Erase
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2Erase(void)
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER);
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if SRAM2 erase operation is on going
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2BSY      LL_SYSCFG_IsSRAM2EraseOngoing
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsSRAM2EraseOngoing(void)
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2BSY) == (SYSCFG_SCSR_SRAM2BSY)) ? 1UL : 0UL);
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 SRAM fetch (execution) (This bit can be set by Firmware
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         and will only be reset by a Hardware reset, including a reset after Standby.)
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Firmware writing 0 has no effect.
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  C2RFD         LL_SYSCFG_DisableSRAMFetch
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableSRAMFetch(void)
 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_C2RFD);
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if CPU2 SRAM fetch is enabled
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  C2RFD         LL_SYSCFG_IsEnabledSRAMFetch
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledSRAMFetch(void)
 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_C2RFD) != (SYSCFG_SCSR_C2RFD)) ? 1UL : 0UL);
 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set connections to TIM1/16/17 Break inputs
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_SetTIMBreakInputs\n
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_SetTIMBreakInputs\n
 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_SetTIMBreakInputs\n
 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_SetTIMBreakInputs
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY
 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 40


 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get connections to TIM1/16/17 Break inputs
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_GetTIMBreakInputs\n
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_GetTIMBreakInputs\n
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_GetTIMBreakInputs\n
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_GetTIMBreakInputs
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if SRAM2 parity error detected
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_IsActiveFlag_SP
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF)) ? 1UL : 0UL);
 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Clear SRAM2 parity error flag
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_ClearFlag_SP
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF);
 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 page write protection for Pages in range 0 to 31
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SWPR1 PxWP          LL_SYSCFG_EnableSRAM2PageWRP_0_31
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SRAM2WRP This parameter can be a combination of the following values:
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE0
 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE1
 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE2
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE3
 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE4
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE5
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE6
 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE7
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE8
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE9
 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE10
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 41


 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE11
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE12
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE13
 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE14
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE15
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE16
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE17
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE18
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE19
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE20
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE21
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE22
 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE23
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE24
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE25
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE26
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE27
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE28
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE29
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE30
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE31
 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Legacy define */
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EnableSRAM2PageWRP    LL_SYSCFG_EnableSRAM2PageWRP_0_31
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_0_31(uint32_t SRAM2WRP)
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SWPR1, SRAM2WRP);
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 page write protection for Pages in range 32 to 63
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SWPR2 PxWP          LL_SYSCFG_EnableSRAM2PageWRP_32_63
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SRAM2WRP This parameter can be a combination of the following values:
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE32
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE33
 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE34
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE35
 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE36
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE37
1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE38
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE39
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE40
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE41
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE42
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE43
1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE44
1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE45
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE46
1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE47
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE48
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE49
1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE50
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE51
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE52
1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE53
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 42


1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE54
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE55
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE56
1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE57
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE58
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE59
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE60
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE61
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE62
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE63
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_32_63(uint32_t SRAM2WRP)
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SWPR2, SRAM2WRP);
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  SRAM2 page write protection lock prior to erase
1035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_LockSRAM2WRP
1036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_LockSRAM2WRP(void)
1039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   /* Writing a wrong key reactivates the write protection */
1041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x00U);
1042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  SRAM2 page write protection unlock prior to erase
1046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_UnlockSRAM2WRP
1047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_UnlockSRAM2WRP(void)
1050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   /* unlock the write protection of the SRAM2ER bit */
1052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0xCAU);
1053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x53U);
1054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU1 Interrupt Mask
1058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_EnableIT\n
1059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_EnableIT\n
1060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_EnableIT\n
1061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_EnableIT
1062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
1066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
1072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 43


1073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP1_EnableIT(uint32_t Interrupt)
1080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->IMR1, Interrupt);
1082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU1 Interrupt Mask
1086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  PVM1IM      LL_SYSCFG_GRP2_EnableIT\n
1087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  PVM3IM      LL_SYSCFG_GRP2_EnableIT\n
1088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  PVDIM       LL_SYSCFG_GRP2_EnableIT
1089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
1092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP2_EnableIT(uint32_t Interrupt)
1096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->IMR2, Interrupt);
1098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU1 Interrupt Mask
1102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_DisableIT\n
1103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_DisableIT\n
1104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_DisableIT\n
1105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_DisableIT
1106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
1110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
1116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
1117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP1_DisableIT(uint32_t Interrupt)
1124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->IMR1, Interrupt);
1126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU1 Interrupt Mask
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 44


1130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR2  PVM1IM      LL_SYSCFG_GRP2_DisableIT\n
1131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVM3IM      LL_SYSCFG_GRP2_DisableIT\n
1132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVDIM       LL_SYSCFG_GRP2_DisableIT
1133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
1136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP2_DisableIT(uint32_t Interrupt)
1140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->IMR2, Interrupt);
1142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU1 Interrupt Mask is enabled
1146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_IsEnabledIT\n
1147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_IsEnabledIT\n
1148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_IsEnabledIT\n
1149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_IsEnabledIT
1150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
1154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
1160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
1161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GRP1_IsEnabledIT(uint32_t Interrupt)
1168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->IMR1, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU1 Interrupt Mask is enabled
1174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR2  PVM1IM      LL_SYSCFG_GRP2_IsEnabledIT\n
1175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVM3IM      LL_SYSCFG_GRP2_IsEnabledIT\n
1176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVDIM       LL_SYSCFG_GRP2_IsEnabledIT
1177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
1180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GRP2_IsEnabledIT(uint32_t Interrupt)
1184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->IMR2, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 45


1187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU2 Interrupt Mask
1190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_EnableIT\n
1191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_EnableIT\n
1192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_EnableIT\n
1193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_EnableIT\n
1195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_EnableIT\n
1198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_EnableIT\n
1199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_EnableIT
1201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
1210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
1216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
1217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
1224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
1227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP1_EnableIT(uint32_t Interrupt)
1231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->C2IMR1, Interrupt);
1233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU2 Interrupt Mask
1237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_EnableIT\n
1238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_EnableIT\n
1239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_EnableIT\n
1240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_EnableIT\n
1241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_EnableIT\n
1242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_EnableIT\n
1243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_EnableIT
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 46


1244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
1246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
1247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
1254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
1256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
1259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP2_EnableIT(uint32_t Interrupt)
1268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->C2IMR2, Interrupt);
1270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 Interrupt Mask
1274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_DisableIT\n
1275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_DisableIT\n
1276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_DisableIT\n
1277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_DisableIT\n
1279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_DisableIT\n
1282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_DisableIT\n
1283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_DisableIT
1285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
1294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
1300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 47


1301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
1308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
1311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP1_DisableIT(uint32_t Interrupt)
1315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->C2IMR1, Interrupt);
1317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 Interrupt Mask
1321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_DisableIT\n
1322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_DisableIT\n
1323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_DisableIT\n
1324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_DisableIT\n
1325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_DisableIT\n
1326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_DisableIT\n
1327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_DisableIT
1328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
1330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
1331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
1338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
1340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
1343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP2_DisableIT(uint32_t Interrupt)
1352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->C2IMR2, Interrupt);
1354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU2 Interrupt Mask is enabled
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 48


1358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_EnableIT\n
1359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_IsEnabledIT
1369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
1378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
1384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
1385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
1392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
1395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_C2_SYSCFG_GRP1_IsEnabledIT(uint32_t Interrupt)
1399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->C2IMR1, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU2 Interrupt Mask is enabled
1405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_IsEnabledIT
1412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
1414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 49


1415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
1422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
1424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
1427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_C2_SYSCFG_GRP2_IsEnabledIT(uint32_t Interrupt)
1436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->C2IMR2, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the access for security IP
1442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_EnableSecurityAccess\n
1443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_EnableSecurityAccess\n
1444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_EnableSecurityAccess\n
1445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_EnableSecurityAccess
1446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be a combination of the following values:
1447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
1448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSecurityAccess(uint32_t SecurityAccess)
1454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SIPCR, SecurityAccess);
1456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the access for security IP
1460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_DisableSecurityAccess\n
1461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_DisableSecurityAccess\n
1462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_DisableSecurityAccess\n
1463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_DisableSecurityAccess
1464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be a combination of the following values:
1465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
1466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableSecurityAccess(uint32_t SecurityAccess)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 50


1472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->SIPCR, SecurityAccess);
1474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if access for security IP is enabled
1478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_IsEnabledSecurityAccess\n
1479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_IsEnabledSecurityAccess\n
1480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_IsEnabledSecurityAccess\n
1481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_IsEnabledSecurityAccess
1482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be one of the following values:
1483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
1484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledSecurityAccess(uint32_t SecurityAccess)
1490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SIPCR, SecurityAccess) == (SecurityAccess)) ? 1UL : 0UL);
1492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
1496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
1499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note  DBGMCU is only accessible by Cortex M4
1500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *        To access on DBGMCU, Cortex M0+ need to request to the Cortex M4
1501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *        the action.
1502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
1503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the device identifier
1507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   For STM32WBxxxx devices, the device ID is 0x495
1508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
1509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
1510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
1512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
1514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the device revision identifier
1518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   This field indicates the revision of the device.
1519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
1520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
1521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
1523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
1525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 51


1529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
1530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
1533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
1539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
1540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
1543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
1549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
1550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
1553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
1559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
1560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
1563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
1569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
1570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
1573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
1579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
1580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
1583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 52


1586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the clock for Trace port
1589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRACE_CLKEN         LL_DBGMCU_EnableTraceClock\n
1590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableTraceClock(void)
1592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN);
1594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the clock for Trace port
1598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRACE_CLKEN         LL_DBGMCU_DisableTraceClock\n
1599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableTraceClock(void)
1602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN);
1604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if the clock for Trace port is enabled
1608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRACE_CLKEN         LL_DBGMCU_IsEnabledTraceClock\n
1609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_IsEnabledTraceClock(void)
1612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN) == (DBGMCU_CR_TRACE_IOEN)) ? 1UL : 0UL);
1614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the external trigger output
1618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When enable the external trigger is output (state of bit 1),
1619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGOUT.
1620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRGOEN         LL_DBGMCU_EnableTriggerOutput\n
1621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableTriggerOutput(void)
1623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN);
1625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the external trigger output
1629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When disable external trigger is input (state of bit 0),
1630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGIN.
1631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRGOEN         LL_DBGMCU_DisableTriggerOutput\n
1632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableTriggerOutput(void)
1635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN);
1637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if the external trigger is output or input direction
1641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When the external trigger is output (state of bit 1),
1642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGOUT.
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 53


1643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         When the external trigger is input (state of bit 0),
1644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGIN.
1645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRGOEN         LL_DBGMCU_EnableTriggerOutput\n
1646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_IsEnabledTriggerOutput(void)
1649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN) == (DBGMCU_CR_TRGOEN)) ? 1UL : 0UL);
1651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU1 APB1 peripherals (group1 peripherals)
1655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
1656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR1, Periphs);
1669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU2 APB1 peripherals (group1 peripherals)
1673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR1 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP1_FreezePeriph
1674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP
1676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_RTC_STOP
1677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP
1678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP
1679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP
1680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP
1681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->C2APB1FZR1, Periphs);
1686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU1 APB1 peripherals (group2 peripherals)
1690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_FreezePeriph
1691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP
1693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
1696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR2, Periphs);
1698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 54


1700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU2 APB1 peripherals (group2 peripherals)
1702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR2 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP2_FreezePeriph
1703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP
1705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
1708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->C2APB1FZR2, Periphs);
1710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU1 APB1 peripherals (group1 peripherals)
1714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR1, Periphs);
1728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU2 APB1 peripherals (group1 peripherals)
1732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR1 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph
1733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP
1735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_RTC_STOP
1736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP
1737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP
1738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP
1739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP
1740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->C2APB1FZR1, Periphs);
1745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU1 APB1 peripherals (group2 peripherals)
1749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_UnFreezePeriph
1750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP
1752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)
1755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR2, Periphs);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 55


1757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU2 APB1 peripherals (group2 peripherals)
1761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR2 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP2_UnFreezePeriph
1762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP
1764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)
1767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->C2APB1FZR2, Periphs);
1769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU1 APB2 peripherals
1773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZR DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
1774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZR, Periphs);
1783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU2 APB2 peripherals
1787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB2FZR DBG_TIMx_STOP  LL_C2_DBGMCU_APB2_GRP1_FreezePeriph
1788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP
1790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP
1791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP
1792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->C2APB2FZR, Periphs);
1797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU1 APB2 peripherals
1801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZR DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
1802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZR, Periphs);
1811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 56


1814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU2 APB2 peripherals
1815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB2FZR DBG_TIMx_STOP  LL_C2_DBGMCU_APB2_GRP1_UnFreezePeriph
1816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP
1818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP
1819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP
1820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->C2APB2FZR, Periphs);
1825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
1829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(VREFBUF)
1832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_VREFBUF VREFBUF
1833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
1834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Internal voltage reference
1838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Enable
1839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Enable(void)
1842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Internal voltage reference
1848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Disable
1849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Disable(void)
1852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable high impedance (VREF+pin is high impedance)
1858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_EnableHIZ
1859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_EnableHIZ(void)
1862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable high impedance (VREF+pin is internally connected to the voltage reference buffe
1868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_DisableHIZ
1869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 57


1871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_DisableHIZ(void)
1872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set the Voltage reference scale
1878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_SetVoltageScaling
1879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Scale This parameter can be one of the following values:
1880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale)
1885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale);
1887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the Voltage reference scale
1891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_GetVoltageScaling
1892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
1893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetVoltageScaling(void)
1897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRS));
1899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the VREFBUF trimming value for VRS=0 (VREF_SC0)
1903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Between 0 and 0x3F
1904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_SC0_GetCalibration(void)
1906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(*VREFBUF_SC0_CAL_ADDR);
1908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the VREFBUF trimming value for VRS=1 (VREF_SC1)
1912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Between 0 and 0x3F
1913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_SC1_GetCalibration(void)
1915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(*VREFBUF_SC1_CAL_ADDR);
1917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Voltage reference buffer is ready
1921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRR           LL_VREFBUF_IsVREFReady
1922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_IsVREFReady(void)
1925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == (VREFBUF_CSR_VRR)) ? 1UL : 0UL);
1927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 58


1928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the trimming code for VREFBUF calibration
1931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_GetTrimming
1932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Between 0 and 0x3F
1933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetTrimming(void)
1935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CCR, VREFBUF_CCR_TRIM));
1937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set the trimming code for VREFBUF calibration (Tune the internal reference buffer volta
1941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Each VrefBuf voltage scale is calibrated in production for each device,
1942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         data stored in flash memory.
1943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         Functions @ref LL_VREFBUF_SC0_GetCalibration and 
1944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @ref LL_VREFBUF_SC0_GetCalibration can be used to retrieve
1945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         these calibration data.
1946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_SetTrimming
1947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Value Between 0 and 0x3F
1948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value)
1951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(VREFBUF->CCR, Value);
1953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
1957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* VREFBUF */
1959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
1962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set FLASH Latency
1966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
1975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
1977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get FLASH Latency
1981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
1982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
1983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 59


1985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
1989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
1991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Prefetch
1995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_EnablePrefetch
1996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnablePrefetch(void)
1999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
2001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Prefetch
2005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_DisablePrefetch
2006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PRFTEN        LL_FLASH_DisablePrefetch
2007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisablePrefetch(void)
2010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
2012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Prefetch buffer is enabled
2016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_IsPrefetchEnabled
2017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  C2PRFTEN      LL_FLASH_IsPrefetchEnabled
2018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void)
2021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) == (FLASH_ACR_PRFTEN)) ? 1UL : 0UL);
2023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Instruction cache
2027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICEN          LL_FLASH_EnableInstCache
2028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICEN          LL_FLASH_EnableInstCache
2029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableInstCache(void)
2032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_ICEN);
2034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Instruction cache
2038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICEN          LL_FLASH_DisableInstCache
2039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICEN          LL_FLASH_DisableInstCache
2040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 60


2042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableInstCache(void)
2043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICEN);
2045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Data cache
2049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCEN          LL_FLASH_EnableDataCache
2050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableDataCache(void)
2053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_DCEN);
2055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Data cache
2059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCEN          LL_FLASH_DisableDataCache
2060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableDataCache(void)
2063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCEN);
2065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Instruction cache reset
2069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note  bit can be written only when the instruction cache is disabled
2070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICRST         LL_FLASH_EnableInstCacheReset
2071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICRST         LL_FLASH_EnableInstCacheReset
2072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableInstCacheReset(void)
2075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_ICRST);
2077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Instruction cache reset
2081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICRST         LL_FLASH_DisableInstCacheReset
2082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICRST         LL_FLASH_DisableInstCacheReset
2083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableInstCacheReset(void)
2086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICRST);
2088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Data cache reset
2092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note bit can be written only when the data cache is disabled
2093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCRST         LL_FLASH_EnableDataCacheReset
2094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableDataCacheReset(void)
2097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_DCRST);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 61


2099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Data cache reset
2103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCRST         LL_FLASH_DisableDataCacheReset
2104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableDataCacheReset(void)
2107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCRST);
2109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Suspend new program or erase operation request
2113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Any new Flash program and erase operation on both CPU side will be suspended
2114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         until this bit and the same bit in Flash CPU2 access control register (FLASH_C2ACR) are
2115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         cleared. The PESD bit in both the Flash status register (FLASH_SR) and Flash
2116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         CPU2 status register (FLASH_C2SR) register will be set when at least one PES
2117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         bit in FLASH_ACR or FLASH_C2ACR is set.
2118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PES         LL_FLASH_SuspendOperation
2119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PES         LL_FLASH_SuspendOperation
2120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SuspendOperation(void)
2123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_PES);
2125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Allow new program or erase operation request
2129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Any new Flash program and erase operation on both CPU side will be allowed
2130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         until one of this bit or the same bit in Flash CPU2 access control register (FLASH_C2AC
2131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         set. The PESD bit in both the Flash status register (FLASH_SR) and Flash
2132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         CPU2 status register (FLASH_C2SR) register will be clear when both PES
2133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         bit in FLASH_ACR or FLASH_C2ACR is cleared.
2134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PES      LL_FLASH_AllowOperation
2135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PES      LL_FLASH_AllowOperation
2136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_AllowOperation(void)
2139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_PES);
2141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if new program or erase operation request from CPU2 is suspended
2145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PES         LL_FLASH_IsOperationSuspended
2146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PES         LL_FLASH_IsOperationSuspended
2147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsOperationSuspended(void)
2150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->ACR, FLASH_ACR_PES) == (FLASH_ACR_PES)) ? 1UL : 0UL);
2152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if new program or erase operation request from CPU1 or CPU2 is suspended
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 62


2156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_SR      PESD         LL_FLASH_IsActiveFlag_OperationSuspended
2157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2SR    PESD         LL_FLASH_IsActiveFlag_OperationSuspended
2158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsActiveFlag_OperationSuspended(void)
2161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->SR, FLASH_SR_PESD) == (FLASH_SR_PESD)) ? 1UL : 0UL);
2163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set EMPTY flag information as Flash User area empty
2167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    EMPTY      LL_FLASH_SetEmptyFlag
2168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetEmptyFlag(void)
2171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_EMPTY);
2173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Clear EMPTY flag information as Flash User area programmed
2177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    EMPTY      LL_FLASH_ClearEmptyFlag
2178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_ClearEmptyFlag(void)
2181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_EMPTY);
2183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if the EMPTY flag is set or reset
2187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    EMPTY      LL_FLASH_IsEmptyFlag
2188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsEmptyFlag(void)
2191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->ACR, FLASH_ACR_EMPTY) == FLASH_ACR_EMPTY) ? 1UL : 0UL);
2193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get IPCC buffer base address
2197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_IPCCBR    IPCCDBA       LL_FLASH_GetIPCCBufferAddr
2198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval IPCC data buffer base address offset
2199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetIPCCBufferAddr(void)
2201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA));
2203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get CPU2 boot reset vector
2207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_SRRVR    SBRV       LL_FLASH_GetC2BootResetVect
2208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval CPU2 boot reset vector
2209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetC2BootResetVect(void)
2211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->SRRVR, FLASH_SRRVR_SBRV));
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 63


2213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the Unique Device Number
2217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
2218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         802.15.4 64-bit Device Address EUI-64.
2219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
2220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
 291              		.loc 2 2221 26 view .LVU64
 292              	.LBB10:
2222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 293              		.loc 2 2223 3 view .LVU65
 294              		.loc 2 2223 10 is_stmt 0 view .LVU66
 295 0002 0E4B     		ldr	r3, .L26
 296 0004 1A68     		ldr	r2, [r3]
 297              	.LVL22:
 298              		.loc 2 2223 10 view .LVU67
 299              	.LBE10:
 300              	.LBE9:
 792:STM32_WPAN/App/app_ble.c ****   {
 301              		.loc 1 792 3 is_stmt 1 view .LVU68
 792:STM32_WPAN/App/app_ble.c ****   {
 302              		.loc 1 792 5 is_stmt 0 view .LVU69
 303 0006 B2F1FF3F 		cmp	r2, #-1
 304 000a 10D0     		beq	.L22
 794:STM32_WPAN/App/app_ble.c ****     device_id = LL_FLASH_GetDeviceID();
 305              		.loc 1 794 5 is_stmt 1 view .LVU70
 306              	.LBB11:
 307              	.LBI11:
2224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the Device ID
2228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
2229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         802.15.4 64-bit Device Address EUI-64.
2230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         For STM32WBxxxx devices, the device ID is 0x26
2231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
2232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
2234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
2236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the ST Company ID
2240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
2241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         802.15.4 64-bit Device Address EUI-64.
2242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
2243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
2244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
 308              		.loc 2 2245 26 view .LVU71
 309              	.LBB12:
2246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U ) & 0x00FFFFFFU);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 64


 310              		.loc 2 2247 3 view .LVU72
 311              		.loc 2 2247 23 is_stmt 0 view .LVU73
 312 000c 0433     		adds	r3, r3, #4
 313 000e 1B68     		ldr	r3, [r3]
 314              	.LVL23:
 315              		.loc 2 2247 23 view .LVU74
 316              	.LBE12:
 317              	.LBE11:
 795:STM32_WPAN/App/app_ble.c **** 
 318              		.loc 1 795 5 is_stmt 1 view .LVU75
2235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 319              		.loc 2 2235 3 view .LVU76
 805:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 320              		.loc 1 805 5 view .LVU77
 805:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 321              		.loc 1 805 20 is_stmt 0 view .LVU78
 322 0010 0B48     		ldr	r0, .L26+4
 323 0012 0270     		strb	r2, [r0]
 806:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[2] = (uint8_t)device_id;
 324              		.loc 1 806 5 is_stmt 1 view .LVU79
 806:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[2] = (uint8_t)device_id;
 325              		.loc 1 806 22 is_stmt 0 view .LVU80
 326 0014 C2F30722 		ubfx	r2, r2, #8, #8
 327              	.LVL24:
 806:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[2] = (uint8_t)device_id;
 328              		.loc 1 806 20 view .LVU81
 329 0018 4270     		strb	r2, [r0, #1]
 807:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[3] = (uint8_t)(company_id & 0x000000FF);
 330              		.loc 1 807 5 is_stmt 1 view .LVU82
 807:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[3] = (uint8_t)(company_id & 0x000000FF);
 331              		.loc 1 807 20 is_stmt 0 view .LVU83
 332 001a 8370     		strb	r3, [r0, #2]
 808:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 333              		.loc 1 808 5 is_stmt 1 view .LVU84
 808:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 334              		.loc 1 808 22 is_stmt 0 view .LVU85
 335 001c C3F30722 		ubfx	r2, r3, #8, #8
 808:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 336              		.loc 1 808 20 view .LVU86
 337 0020 C270     		strb	r2, [r0, #3]
 809:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
 338              		.loc 1 809 5 is_stmt 1 view .LVU87
 809:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
 339              		.loc 1 809 22 is_stmt 0 view .LVU88
 340 0022 C3F30742 		ubfx	r2, r3, #16, #8
 809:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
 341              		.loc 1 809 20 view .LVU89
 342 0026 0271     		strb	r2, [r0, #4]
 810:STM32_WPAN/App/app_ble.c **** 
 343              		.loc 1 810 5 is_stmt 1 view .LVU90
 810:STM32_WPAN/App/app_ble.c **** 
 344              		.loc 1 810 22 is_stmt 0 view .LVU91
 345 0028 1B0E     		lsrs	r3, r3, #24
 346              	.LVL25:
 810:STM32_WPAN/App/app_ble.c **** 
 347              		.loc 1 810 20 view .LVU92
 348 002a 4371     		strb	r3, [r0, #5]
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 65


 812:STM32_WPAN/App/app_ble.c ****   }
 349              		.loc 1 812 5 is_stmt 1 view .LVU93
 350              	.LVL26:
 351              	.L21:
 828:STM32_WPAN/App/app_ble.c **** 
 352              		.loc 1 828 1 is_stmt 0 view .LVU94
 353 002c 08BD     		pop	{r3, pc}
 354              	.LVL27:
 355              	.L22:
 816:STM32_WPAN/App/app_ble.c ****     if(otp_addr)
 356              		.loc 1 816 5 is_stmt 1 view .LVU95
 816:STM32_WPAN/App/app_ble.c ****     if(otp_addr)
 357              		.loc 1 816 16 is_stmt 0 view .LVU96
 358 002e 0020     		movs	r0, #0
 359 0030 FFF7FEFF 		bl	OTP_Read
 360              	.LVL28:
 817:STM32_WPAN/App/app_ble.c ****     {
 361              		.loc 1 817 5 is_stmt 1 view .LVU97
 817:STM32_WPAN/App/app_ble.c ****     {
 362              		.loc 1 817 7 is_stmt 0 view .LVU98
 363 0034 0028     		cmp	r0, #0
 364 0036 F9D1     		bne	.L21
 823:STM32_WPAN/App/app_ble.c ****     }
 365              		.loc 1 823 15 view .LVU99
 366 0038 0248     		ldr	r0, .L26+8
 367              	.LVL29:
 827:STM32_WPAN/App/app_ble.c **** }
 368              		.loc 1 827 3 is_stmt 1 view .LVU100
 827:STM32_WPAN/App/app_ble.c **** }
 369              		.loc 1 827 10 is_stmt 0 view .LVU101
 370 003a F7E7     		b	.L21
 371              	.L27:
 372              		.align	2
 373              	.L26:
 374 003c 8075FF1F 		.word	536835456
 375 0040 00000000 		.word	.LANCHOR2
 376 0044 00000000 		.word	.LANCHOR3
 377              		.cfi_endproc
 378              	.LFE1675:
 380              		.section	.rodata.Ble_Hci_Gap_Gatt_Init.str1.4,"aMS",%progbits,1
 381              		.align	2
 382              	.LC4:
 383 0000 49554C53 		.ascii	"IULS_54321\000"
 383      5F353433 
 383      323100
 384              		.section	.text.Ble_Hci_Gap_Gatt_Init,"ax",%progbits
 385              		.align	1
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 389              		.fpu fpv4-sp-d16
 391              	Ble_Hci_Gap_Gatt_Init:
 392              	.LFB1673:
 576:STM32_WPAN/App/app_ble.c **** 
 393              		.loc 1 576 40 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 66


 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397 0000 70B5     		push	{r4, r5, r6, lr}
 398              	.LCFI7:
 399              		.cfi_def_cfa_offset 16
 400              		.cfi_offset 4, -16
 401              		.cfi_offset 5, -12
 402              		.cfi_offset 6, -8
 403              		.cfi_offset 14, -4
 404 0002 88B0     		sub	sp, sp, #32
 405              	.LCFI8:
 406              		.cfi_def_cfa_offset 48
 578:STM32_WPAN/App/app_ble.c ****   uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
 407              		.loc 1 578 3 view .LVU103
 579:STM32_WPAN/App/app_ble.c ****   const uint8_t *bd_addr;
 408              		.loc 1 579 3 view .LVU104
 580:STM32_WPAN/App/app_ble.c ****   uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE };
 409              		.loc 1 580 3 view .LVU105
 581:STM32_WPAN/App/app_ble.c **** 
 410              		.loc 1 581 3 view .LVU106
 581:STM32_WPAN/App/app_ble.c **** 
 411              		.loc 1 581 12 is_stmt 0 view .LVU107
 412 0004 0024     		movs	r4, #0
 413 0006 ADF81840 		strh	r4, [sp, #24]	@ movhi
 587:STM32_WPAN/App/app_ble.c **** 
 414              		.loc 1 587 3 is_stmt 1 view .LVU108
 415 000a FFF7FEFF 		bl	hci_reset
 416              	.LVL30:
 593:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 417              		.loc 1 593 3 view .LVU109
 593:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 418              		.loc 1 593 13 is_stmt 0 view .LVU110
 419 000e FFF7FEFF 		bl	BleGetBdAddress
 420              	.LVL31:
 421 0012 0246     		mov	r2, r0
 422              	.LVL32:
 594:STM32_WPAN/App/app_ble.c ****                             CONFIG_DATA_PUBADDR_LEN,
 423              		.loc 1 594 3 is_stmt 1 view .LVU111
 424 0014 0621     		movs	r1, #6
 425 0016 2046     		mov	r0, r4
 426              	.LVL33:
 594:STM32_WPAN/App/app_ble.c ****                             CONFIG_DATA_PUBADDR_LEN,
 427              		.loc 1 594 3 is_stmt 0 view .LVU112
 428 0018 FFF7FEFF 		bl	aci_hal_write_config_data
 429              	.LVL34:
 649:STM32_WPAN/App/app_ble.c **** 
 430              		.loc 1 649 3 is_stmt 1 view .LVU113
 431 001c 2A4A     		ldr	r2, .L32
 432 001e 1021     		movs	r1, #16
 433 0020 1820     		movs	r0, #24
 434 0022 FFF7FEFF 		bl	aci_hal_write_config_data
 435              	.LVL35:
 654:STM32_WPAN/App/app_ble.c **** 
 436              		.loc 1 654 3 view .LVU114
 437 0026 294A     		ldr	r2, .L32+4
 438 0028 1021     		movs	r1, #16
 439 002a 0820     		movs	r0, #8
 440 002c FFF7FEFF 		bl	aci_hal_write_config_data
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 67


 441              	.LVL36:
 659:STM32_WPAN/App/app_ble.c **** 
 442              		.loc 1 659 3 view .LVU115
 443 0030 1821     		movs	r1, #24
 444 0032 0120     		movs	r0, #1
 445 0034 FFF7FEFF 		bl	aci_hal_set_tx_power_level
 446              	.LVL37:
 664:STM32_WPAN/App/app_ble.c **** 
 447              		.loc 1 664 3 view .LVU116
 448 0038 FFF7FEFF 		bl	aci_gatt_init
 449              	.LVL38:
 669:STM32_WPAN/App/app_ble.c **** 
 450              		.loc 1 669 3 view .LVU117
 672:STM32_WPAN/App/app_ble.c **** #endif
 451              		.loc 1 672 3 view .LVU118
 679:STM32_WPAN/App/app_ble.c ****   {
 452              		.loc 1 679 3 view .LVU119
 453              	.LBB13:
 681:STM32_WPAN/App/app_ble.c ****     aci_gap_init(role,
 454              		.loc 1 681 5 view .LVU120
 682:STM32_WPAN/App/app_ble.c **** #if ((CFG_BLE_ADDRESS_TYPE == RESOLVABLE_PRIVATE_ADDR) || (CFG_BLE_ADDRESS_TYPE == NON_RESOLVABLE_P
 455              		.loc 1 682 5 view .LVU121
 456 003c 0DF11A03 		add	r3, sp, #26
 457 0040 0193     		str	r3, [sp, #4]
 458 0042 07AB     		add	r3, sp, #28
 459 0044 0093     		str	r3, [sp]
 460 0046 0DF11E03 		add	r3, sp, #30
 461 004a 0A22     		movs	r2, #10
 462 004c 2146     		mov	r1, r4
 463 004e 0120     		movs	r0, #1
 464 0050 FFF7FEFF 		bl	aci_gap_init
 465              	.LVL39:
 693:STM32_WPAN/App/app_ble.c ****     {
 466              		.loc 1 693 5 view .LVU122
 693:STM32_WPAN/App/app_ble.c ****     {
 467              		.loc 1 693 9 is_stmt 0 view .LVU123
 468 0054 1E4B     		ldr	r3, .L32+8
 469 0056 0093     		str	r3, [sp]
 470 0058 0A23     		movs	r3, #10
 471 005a 2246     		mov	r2, r4
 472 005c BDF81C10 		ldrh	r1, [sp, #28]
 473 0060 BDF81E00 		ldrh	r0, [sp, #30]
 474 0064 FFF7FEFF 		bl	aci_gatt_update_char_value
 475              	.LVL40:
 695:STM32_WPAN/App/app_ble.c ****     }
 476              		.loc 1 695 77 is_stmt 1 view .LVU124
 477              	.LBE13:
 699:STM32_WPAN/App/app_ble.c ****                                 gap_appearance_char_handle,
 478              		.loc 1 699 3 view .LVU125
 699:STM32_WPAN/App/app_ble.c ****                                 gap_appearance_char_handle,
 479              		.loc 1 699 6 is_stmt 0 view .LVU126
 480 0068 06AB     		add	r3, sp, #24
 481 006a 0093     		str	r3, [sp]
 482 006c 0223     		movs	r3, #2
 483 006e 2246     		mov	r2, r4
 484 0070 BDF81A10 		ldrh	r1, [sp, #26]
 485 0074 BDF81E00 		ldrh	r0, [sp, #30]
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 68


 486 0078 FFF7FEFF 		bl	aci_gatt_update_char_value
 487              	.LVL41:
 705:STM32_WPAN/App/app_ble.c ****   }
 488              		.loc 1 705 74 is_stmt 1 view .LVU127
 710:STM32_WPAN/App/app_ble.c **** 
 489              		.loc 1 710 3 view .LVU128
 490 007c 0222     		movs	r2, #2
 491 007e 1146     		mov	r1, r2
 492 0080 2046     		mov	r0, r4
 493 0082 FFF7FEFF 		bl	hci_le_set_default_phy
 494              	.LVL42:
 715:STM32_WPAN/App/app_ble.c ****   aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioC
 495              		.loc 1 715 3 view .LVU129
 715:STM32_WPAN/App/app_ble.c ****   aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioC
 496              		.loc 1 715 84 is_stmt 0 view .LVU130
 497 0086 134D     		ldr	r5, .L32+12
 498 0088 0126     		movs	r6, #1
 499 008a 2E70     		strb	r6, [r5]
 716:STM32_WPAN/App/app_ble.c **** 
 500              		.loc 1 716 3 is_stmt 1 view .LVU131
 501 008c 3046     		mov	r0, r6
 502 008e FFF7FEFF 		bl	aci_gap_set_io_capability
 503              	.LVL43:
 721:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_EN
 504              		.loc 1 721 3 view .LVU132
 721:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_EN
 505              		.loc 1 721 81 is_stmt 0 view .LVU133
 506 0092 6E70     		strb	r6, [r5, #1]
 722:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_EN
 507              		.loc 1 722 3 is_stmt 1 view .LVU134
 722:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_EN
 508              		.loc 1 722 92 is_stmt 0 view .LVU135
 509 0094 0823     		movs	r3, #8
 510 0096 2B71     		strb	r3, [r5, #4]
 723:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXE
 511              		.loc 1 723 3 is_stmt 1 view .LVU136
 723:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXE
 512              		.loc 1 723 92 is_stmt 0 view .LVU137
 513 0098 1022     		movs	r2, #16
 514 009a 6A71     		strb	r2, [r5, #5]
 724:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 515              		.loc 1 724 3 is_stmt 1 view .LVU138
 724:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 516              		.loc 1 724 85 is_stmt 0 view .LVU139
 517 009c EC70     		strb	r4, [r5, #3]
 725:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MO
 518              		.loc 1 725 3 is_stmt 1 view .LVU140
 725:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MO
 519              		.loc 1 725 81 is_stmt 0 view .LVU141
 520 009e 0E49     		ldr	r1, .L32+16
 521 00a0 A960     		str	r1, [r5, #8]
 726:STM32_WPAN/App/app_ble.c **** 
 522              		.loc 1 726 3 is_stmt 1 view .LVU142
 726:STM32_WPAN/App/app_ble.c **** 
 523              		.loc 1 726 84 is_stmt 0 view .LVU143
 524 00a2 AC70     		strb	r4, [r5, #2]
 728:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 69


 525              		.loc 1 728 3 is_stmt 1 view .LVU144
 526 00a4 0494     		str	r4, [sp, #16]
 527 00a6 0391     		str	r1, [sp, #12]
 528 00a8 0294     		str	r4, [sp, #8]
 529 00aa 0192     		str	r2, [sp, #4]
 530 00ac 0093     		str	r3, [sp]
 531 00ae 2346     		mov	r3, r4
 532 00b0 3246     		mov	r2, r6
 533 00b2 3146     		mov	r1, r6
 534 00b4 2046     		mov	r0, r4
 535 00b6 FFF7FEFF 		bl	aci_gap_set_authentication_requirement
 536              	.LVL44:
 742:STM32_WPAN/App/app_ble.c ****    {
 537              		.loc 1 742 4 view .LVU145
 742:STM32_WPAN/App/app_ble.c ****    {
 538              		.loc 1 742 75 is_stmt 0 view .LVU146
 539 00ba AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
 742:STM32_WPAN/App/app_ble.c ****    {
 540              		.loc 1 742 7 view .LVU147
 541 00bc 0BB9     		cbnz	r3, .L31
 542              	.L28:
 746:STM32_WPAN/App/app_ble.c **** 
 543              		.loc 1 746 1 view .LVU148
 544 00be 08B0     		add	sp, sp, #32
 545              	.LCFI9:
 546              		.cfi_remember_state
 547              		.cfi_def_cfa_offset 16
 548              		@ sp needed
 549 00c0 70BD     		pop	{r4, r5, r6, pc}
 550              	.L31:
 551              	.LCFI10:
 552              		.cfi_restore_state
 744:STM32_WPAN/App/app_ble.c ****    }
 553              		.loc 1 744 6 is_stmt 1 view .LVU149
 554 00c2 FFF7FEFF 		bl	aci_gap_configure_whitelist
 555              	.LVL45:
 746:STM32_WPAN/App/app_ble.c **** 
 556              		.loc 1 746 1 is_stmt 0 view .LVU150
 557 00c6 FAE7     		b	.L28
 558              	.L33:
 559              		.align	2
 560              	.L32:
 561 00c8 00000000 		.word	.LANCHOR4
 562 00cc 00000000 		.word	.LANCHOR5
 563 00d0 00000000 		.word	.LC4
 564 00d4 00000000 		.word	.LANCHOR0
 565 00d8 07B20100 		.word	111111
 566              		.cfi_endproc
 567              	.LFE1673:
 569              		.section	.rodata.Adv_Request.str1.4,"aMS",%progbits,1
 570              		.align	2
 571              	.LC5:
 572 0000 53756363 		.ascii	"Successfully Start Fast Advertising \000"
 572      65737366 
 572      756C6C79 
 572      20537461 
 572      72742046 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 70


 573 0025 000000   		.align	2
 574              	.LC6:
 575 0028 53746172 		.ascii	"Start Fast Advertising Failed , result: %d \012\000"
 575      74204661 
 575      73742041 
 575      64766572 
 575      74697369 
 576              		.section	.text.Adv_Request,"ax",%progbits
 577              		.align	1
 578              		.syntax unified
 579              		.thumb
 580              		.thumb_func
 581              		.fpu fpv4-sp-d16
 583              	Adv_Request:
 584              	.LVL46:
 585              	.LFB1674:
 749:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 586              		.loc 1 749 1 is_stmt 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 0
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 749:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 590              		.loc 1 749 1 is_stmt 0 view .LVU152
 591 0000 00B5     		push	{lr}
 592              	.LCFI11:
 593              		.cfi_def_cfa_offset 4
 594              		.cfi_offset 14, -4
 595 0002 89B0     		sub	sp, sp, #36
 596              	.LCFI12:
 597              		.cfi_def_cfa_offset 40
 750:STM32_WPAN/App/app_ble.c **** 
 598              		.loc 1 750 3 is_stmt 1 view .LVU153
 599              	.LVL47:
 752:STM32_WPAN/App/app_ble.c ****     /* Start Fast or Low Power Advertising */
 600              		.loc 1 752 5 view .LVU154
 752:STM32_WPAN/App/app_ble.c ****     /* Start Fast or Low Power Advertising */
 601              		.loc 1 752 52 is_stmt 0 view .LVU155
 602 0004 0F4B     		ldr	r3, .L38
 603 0006 83F88000 		strb	r0, [r3, #128]
 754:STM32_WPAN/App/app_ble.c ****         ADV_TYPE,
 604              		.loc 1 754 5 is_stmt 1 view .LVU156
 754:STM32_WPAN/App/app_ble.c ****         ADV_TYPE,
 605              		.loc 1 754 11 is_stmt 0 view .LVU157
 606 000a 0020     		movs	r0, #0
 607              	.LVL48:
 754:STM32_WPAN/App/app_ble.c ****         ADV_TYPE,
 608              		.loc 1 754 11 view .LVU158
 609 000c 0690     		str	r0, [sp, #24]
 610 000e 0590     		str	r0, [sp, #20]
 611 0010 0490     		str	r0, [sp, #16]
 612 0012 0390     		str	r0, [sp, #12]
 613 0014 0290     		str	r0, [sp, #8]
 614 0016 0190     		str	r0, [sp, #4]
 615 0018 0090     		str	r0, [sp]
 616 001a 0346     		mov	r3, r0
 754:STM32_WPAN/App/app_ble.c ****         ADV_TYPE,
 617              		.loc 1 754 11 view .LVU159
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 71


 618 001c A022     		movs	r2, #160
 619 001e 8021     		movs	r1, #128
 620 0020 FFF7FEFF 		bl	aci_gap_set_discoverable
 621              	.LVL49:
 768:STM32_WPAN/App/app_ble.c **** 
 622              		.loc 1 768 5 is_stmt 1 view .LVU160
 768:STM32_WPAN/App/app_ble.c **** 
 623              		.loc 1 768 11 is_stmt 0 view .LVU161
 624 0024 0849     		ldr	r1, .L38+4
 625 0026 0A20     		movs	r0, #10
 626 0028 FFF7FEFF 		bl	aci_gap_update_adv_data
 627              	.LVL50:
 770:STM32_WPAN/App/app_ble.c ****     {
 628              		.loc 1 770 5 is_stmt 1 view .LVU162
 770:STM32_WPAN/App/app_ble.c ****     {
 629              		.loc 1 770 8 is_stmt 0 view .LVU163
 630 002c 28B9     		cbnz	r0, .L35
 772:STM32_WPAN/App/app_ble.c ****     }
 631              		.loc 1 772 9 is_stmt 1 view .LVU164
 632 002e 0748     		ldr	r0, .L38+8
 633              	.LVL51:
 772:STM32_WPAN/App/app_ble.c ****     }
 634              		.loc 1 772 9 is_stmt 0 view .LVU165
 635 0030 FFF7FEFF 		bl	puts
 636              	.LVL52:
 637              	.L34:
 780:STM32_WPAN/App/app_ble.c **** 
 638              		.loc 1 780 1 view .LVU166
 639 0034 09B0     		add	sp, sp, #36
 640              	.LCFI13:
 641              		.cfi_remember_state
 642              		.cfi_def_cfa_offset 4
 643              		@ sp needed
 644 0036 5DF804FB 		ldr	pc, [sp], #4
 645              	.LVL53:
 646              	.L35:
 647              	.LCFI14:
 648              		.cfi_restore_state
 780:STM32_WPAN/App/app_ble.c **** 
 649              		.loc 1 780 1 view .LVU167
 650 003a 0146     		mov	r1, r0
 776:STM32_WPAN/App/app_ble.c ****     }
 651              		.loc 1 776 9 is_stmt 1 view .LVU168
 652 003c 0448     		ldr	r0, .L38+12
 653              	.LVL54:
 776:STM32_WPAN/App/app_ble.c ****     }
 654              		.loc 1 776 9 is_stmt 0 view .LVU169
 655 003e FFF7FEFF 		bl	printf
 656              	.LVL55:
 779:STM32_WPAN/App/app_ble.c **** }
 657              		.loc 1 779 3 is_stmt 1 view .LVU170
 658 0042 F7E7     		b	.L34
 659              	.L39:
 660              		.align	2
 661              	.L38:
 662 0044 00000000 		.word	.LANCHOR0
 663 0048 00000000 		.word	.LANCHOR6
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 72


 664 004c 00000000 		.word	.LC5
 665 0050 28000000 		.word	.LC6
 666              		.cfi_endproc
 667              	.LFE1674:
 669              		.section	.text.APP_BLE_Init,"ax",%progbits
 670              		.align	1
 671              		.global	APP_BLE_Init
 672              		.syntax unified
 673              		.thumb
 674              		.thumb_func
 675              		.fpu fpv4-sp-d16
 677              	APP_BLE_Init:
 678              	.LFB1669:
 255:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN APP_BLE_Init_1 */
 679              		.loc 1 255 1 view -0
 680              		.cfi_startproc
 681              		@ args = 0, pretend = 0, frame = 56
 682              		@ frame_needed = 0, uses_anonymous_args = 0
 683 0000 30B5     		push	{r4, r5, lr}
 684              	.LCFI15:
 685              		.cfi_def_cfa_offset 12
 686              		.cfi_offset 4, -12
 687              		.cfi_offset 5, -8
 688              		.cfi_offset 14, -4
 689 0002 8FB0     		sub	sp, sp, #60
 690              	.LCFI16:
 691              		.cfi_def_cfa_offset 72
 259:STM32_WPAN/App/app_ble.c ****   {
 692              		.loc 1 259 3 view .LVU172
 259:STM32_WPAN/App/app_ble.c ****   {
 693              		.loc 1 259 33 is_stmt 0 view .LVU173
 694 0004 01AC     		add	r4, sp, #4
 695 0006 1B4D     		ldr	r5, .L44
 696 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 697 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 698 000c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 699 000e 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 700 0010 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 701 0012 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 702 0014 2B68     		ldr	r3, [r5]
 703 0016 2370     		strb	r3, [r4]
 289:STM32_WPAN/App/app_ble.c **** 
 704              		.loc 1 289 3 is_stmt 1 view .LVU174
 705 0018 FFF7FEFF 		bl	Ble_Tl_Init
 706              	.LVL56:
 294:STM32_WPAN/App/app_ble.c **** 
 707              		.loc 1 294 3 view .LVU175
 708 001c 0121     		movs	r1, #1
 709 001e 0220     		movs	r0, #2
 710 0020 FFF7FEFF 		bl	UTIL_LPM_SetOffMode
 711              	.LVL57:
 299:STM32_WPAN/App/app_ble.c **** 
 712              		.loc 1 299 3 view .LVU176
 713 0024 144A     		ldr	r2, .L44+4
 714 0026 0021     		movs	r1, #0
 715 0028 0220     		movs	r0, #2
 716 002a FFF7FEFF 		bl	UTIL_SEQ_RegTask
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 73


 717              	.LVL58:
 304:STM32_WPAN/App/app_ble.c ****   {
 718              		.loc 1 304 3 view .LVU177
 304:STM32_WPAN/App/app_ble.c ****   {
 719              		.loc 1 304 7 is_stmt 0 view .LVU178
 720 002e 01A8     		add	r0, sp, #4
 721 0030 FFF7FEFF 		bl	SHCI_C2_BLE_Init
 722              	.LVL59:
 304:STM32_WPAN/App/app_ble.c ****   {
 723              		.loc 1 304 6 view .LVU179
 724 0034 D8B9     		cbnz	r0, .L43
 725              	.L41:
 312:STM32_WPAN/App/app_ble.c **** 
 726              		.loc 1 312 3 is_stmt 1 view .LVU180
 727 0036 FFF7FEFF 		bl	Ble_Hci_Gap_Gatt_Init
 728              	.LVL60:
 317:STM32_WPAN/App/app_ble.c **** 
 729              		.loc 1 317 3 view .LVU181
 730 003a FFF7FEFF 		bl	SVCCTL_Init
 731              	.LVL61:
 322:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 732              		.loc 1 322 3 view .LVU182
 322:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 733              		.loc 1 322 50 is_stmt 0 view .LVU183
 734 003e 0F4C     		ldr	r4, .L44+8
 735 0040 0025     		movs	r5, #0
 736 0042 84F88050 		strb	r5, [r4, #128]
 323:STM32_WPAN/App/app_ble.c ****   /**
 737              		.loc 1 323 3 is_stmt 1 view .LVU184
 323:STM32_WPAN/App/app_ble.c ****   /**
 738              		.loc 1 323 71 is_stmt 0 view .LVU185
 739 0046 4FF6FF73 		movw	r3, #65535
 740 004a E382     		strh	r3, [r4, #22]	@ movhi
 327:STM32_WPAN/App/app_ble.c ****   /**
 741              		.loc 1 327 3 is_stmt 1 view .LVU186
 742 004c 0C4A     		ldr	r2, .L44+12
 743 004e 2946     		mov	r1, r5
 744 0050 0120     		movs	r0, #1
 745 0052 FFF7FEFF 		bl	UTIL_SEQ_RegTask
 746              	.LVL62:
 332:STM32_WPAN/App/app_ble.c **** #endif
 747              		.loc 1 332 3 view .LVU187
 748 0056 0620     		movs	r0, #6
 749 0058 FFF7FEFF 		bl	aci_hal_set_radio_activity_mask
 750              	.LVL63:
 342:STM32_WPAN/App/app_ble.c **** 
 751              		.loc 1 342 3 view .LVU188
 752 005c FFF7FEFF 		bl	Custom_APP_Init
 753              	.LVL64:
 351:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 754              		.loc 1 351 3 view .LVU189
 351:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 755              		.loc 1 351 70 is_stmt 0 view .LVU190
 756 0060 6576     		strb	r5, [r4, #25]
 352:STM32_WPAN/App/app_ble.c **** 
 757              		.loc 1 352 3 is_stmt 1 view .LVU191
 352:STM32_WPAN/App/app_ble.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 74


 758              		.loc 1 352 70 is_stmt 0 view .LVU192
 759 0062 2576     		strb	r5, [r4, #24]
 357:STM32_WPAN/App/app_ble.c **** 
 760              		.loc 1 357 4 is_stmt 1 view .LVU193
 761 0064 0120     		movs	r0, #1
 762 0066 FFF7FEFF 		bl	Adv_Request
 763              	.LVL65:
 362:STM32_WPAN/App/app_ble.c **** }
 764              		.loc 1 362 3 view .LVU194
 363:STM32_WPAN/App/app_ble.c **** 
 765              		.loc 1 363 1 is_stmt 0 view .LVU195
 766 006a 0FB0     		add	sp, sp, #60
 767              	.LCFI17:
 768              		.cfi_remember_state
 769              		.cfi_def_cfa_offset 12
 770              		@ sp needed
 771 006c 30BD     		pop	{r4, r5, pc}
 772              	.L43:
 773              	.LCFI18:
 774              		.cfi_restore_state
 306:STM32_WPAN/App/app_ble.c ****   }
 775              		.loc 1 306 5 is_stmt 1 view .LVU196
 776 006e FFF7FEFF 		bl	Error_Handler
 777              	.LVL66:
 778 0072 E0E7     		b	.L41
 779              	.L45:
 780              		.align	2
 781              	.L44:
 782 0074 00000000 		.word	.LANCHOR7
 783 0078 00000000 		.word	hci_user_evt_proc
 784 007c 00000000 		.word	.LANCHOR0
 785 0080 00000000 		.word	Adv_Cancel
 786              		.cfi_endproc
 787              	.LFE1669:
 789              		.section	.rodata.SVCCTL_App_Notification.str1.4,"aMS",%progbits,1
 790              		.align	2
 791              	.LC7:
 792 0000 0D0A0D2A 		.ascii	"\015\012\015** DISCONNECTION EVENT WITH CLIENT \000"
 792      2A204449 
 792      53434F4E 
 792      4E454354 
 792      494F4E20 
 793 0027 00       		.align	2
 794              	.LC8:
 795 0028 0D0A0D2A 		.ascii	"\015\012\015** CONNECTION UPDATE EVENT WITH CLIENT "
 795      2A20434F 
 795      4E4E4543 
 795      54494F4E 
 795      20555044 
 796 0052 00       		.ascii	"\000"
 797 0053 00       		.align	2
 798              	.LC9:
 799 0054 4843495F 		.ascii	"HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE for connecti"
 799      4C455F43 
 799      4F4E4E45 
 799      4354494F 
 799      4E5F434F 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 75


 800 0087 6F6E2068 		.ascii	"on handle 0x%x\012\000"
 800      616E646C 
 800      65203078 
 800      25780A00 
 801 0097 00       		.align	2
 802              	.LC10:
 803 0098 0D0A0D2A 		.ascii	"\015\012\015** ACI_GAP_PROC_COMPLETE_VSEVT_CODE \000"
 803      2A204143 
 803      495F4741 
 803      505F5052 
 803      4F435F43 
 804              		.align	2
 805              	.LC11:
 806 00c0 0D0A0D2A 		.ascii	"\015\012\015** ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_"
 806      2A204143 
 806      495F4741 
 806      505F4B45 
 806      59505245 
 807 00ea 434F4445 		.ascii	"CODE \000"
 807      2000
 808              		.align	2
 809              	.LC12:
 810 00f0 6E756D65 		.ascii	"numeric_value = %ld\012\000"
 810      7269635F 
 810      76616C75 
 810      65203D20 
 810      256C640A 
 811 0105 000000   		.align	2
 812              	.LC13:
 813 0108 424C455F 		.ascii	"BLE_CTRL_App_Notification: ACI_GAP_PAIRING_COMPLETE"
 813      4354524C 
 813      5F417070 
 813      5F4E6F74 
 813      69666963 
 814 013b 5F565345 		.ascii	"_VSEVT_CODE, pairing_complete->Status = %d\012\000"
 814      56545F43 
 814      4F44452C 
 814      20706169 
 814      72696E67 
 815              		.section	.text.SVCCTL_App_Notification,"ax",%progbits
 816              		.align	1
 817              		.global	SVCCTL_App_Notification
 818              		.syntax unified
 819              		.thumb
 820              		.thumb_func
 821              		.fpu fpv4-sp-d16
 823              	SVCCTL_App_Notification:
 824              	.LVL67:
 825              	.LFB1670:
 366:STM32_WPAN/App/app_ble.c ****   hci_event_pckt *event_pckt;
 826              		.loc 1 366 1 view -0
 827              		.cfi_startproc
 828              		@ args = 0, pretend = 0, frame = 0
 829              		@ frame_needed = 0, uses_anonymous_args = 0
 366:STM32_WPAN/App/app_ble.c ****   hci_event_pckt *event_pckt;
 830              		.loc 1 366 1 is_stmt 0 view .LVU198
 831 0000 10B5     		push	{r4, lr}
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 76


 832              	.LCFI19:
 833              		.cfi_def_cfa_offset 8
 834              		.cfi_offset 4, -8
 835              		.cfi_offset 14, -4
 836 0002 0446     		mov	r4, r0
 367:STM32_WPAN/App/app_ble.c ****   evt_le_meta_event *meta_evt;
 837              		.loc 1 367 3 is_stmt 1 view .LVU199
 368:STM32_WPAN/App/app_ble.c ****   evt_blecore_aci *blecore_evt;
 838              		.loc 1 368 3 view .LVU200
 369:STM32_WPAN/App/app_ble.c **** 
 839              		.loc 1 369 3 view .LVU201
 371:STM32_WPAN/App/app_ble.c **** 
 840              		.loc 1 371 3 view .LVU202
 841              	.LVL68:
 374:STM32_WPAN/App/app_ble.c ****   aci_gap_pairing_complete_event_rp0 *pairing_complete;
 842              		.loc 1 374 3 view .LVU203
 375:STM32_WPAN/App/app_ble.c ****   uint32_t numeric_value;
 843              		.loc 1 375 3 view .LVU204
 376:STM32_WPAN/App/app_ble.c ****   /* PAIRING */
 844              		.loc 1 376 3 view .LVU205
 383:STM32_WPAN/App/app_ble.c ****   {
 845              		.loc 1 383 3 view .LVU206
 383:STM32_WPAN/App/app_ble.c ****   {
 846              		.loc 1 383 21 is_stmt 0 view .LVU207
 847 0004 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 383:STM32_WPAN/App/app_ble.c ****   {
 848              		.loc 1 383 3 view .LVU208
 849 0006 3E2B     		cmp	r3, #62
 850 0008 1FD0     		beq	.L47
 851 000a FF2B     		cmp	r3, #255
 852 000c 44D0     		beq	.L48
 853 000e 052B     		cmp	r3, #5
 854 0010 01D0     		beq	.L61
 855              	.LVL69:
 856              	.L49:
 549:STM32_WPAN/App/app_ble.c **** }
 857              		.loc 1 549 3 is_stmt 1 view .LVU209
 550:STM32_WPAN/App/app_ble.c **** 
 858              		.loc 1 550 1 is_stmt 0 view .LVU210
 859 0012 0120     		movs	r0, #1
 860 0014 10BD     		pop	{r4, pc}
 861              	.LVL70:
 862              	.L61:
 863              	.LBB14:
 387:STM32_WPAN/App/app_ble.c ****       disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 864              		.loc 1 387 7 is_stmt 1 view .LVU211
 388:STM32_WPAN/App/app_ble.c **** 
 865              		.loc 1 388 7 view .LVU212
 390:STM32_WPAN/App/app_ble.c ****       {
 866              		.loc 1 390 7 view .LVU213
 390:STM32_WPAN/App/app_ble.c ****       {
 867              		.loc 1 390 39 is_stmt 0 view .LVU214
 868 0016 8288     		ldrh	r2, [r0, #4]	@ unaligned
 390:STM32_WPAN/App/app_ble.c ****       {
 869              		.loc 1 390 112 view .LVU215
 870 0018 3D4B     		ldr	r3, .L64
 871 001a DB8A     		ldrh	r3, [r3, #22]
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 77


 390:STM32_WPAN/App/app_ble.c ****       {
 872              		.loc 1 390 10 view .LVU216
 873 001c 9A42     		cmp	r2, r3
 874 001e 0BD0     		beq	.L62
 875              	.LVL71:
 876              	.L50:
 399:STM32_WPAN/App/app_ble.c **** 
 877              		.loc 1 399 7 is_stmt 1 view .LVU217
 878 0020 0120     		movs	r0, #1
 879 0022 FFF7FEFF 		bl	Adv_Request
 880              	.LVL72:
 404:STM32_WPAN/App/app_ble.c ****       handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.conn
 881              		.loc 1 404 7 view .LVU218
 404:STM32_WPAN/App/app_ble.c ****       handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.conn
 882              		.loc 1 404 44 is_stmt 0 view .LVU219
 883 0026 3B48     		ldr	r0, .L64+4
 884 0028 0123     		movs	r3, #1
 885 002a 0370     		strb	r3, [r0]
 405:STM32_WPAN/App/app_ble.c ****       Custom_APP_Notification(&handleNotification);
 886              		.loc 1 405 7 is_stmt 1 view .LVU220
 405:STM32_WPAN/App/app_ble.c ****       Custom_APP_Notification(&handleNotification);
 887              		.loc 1 405 95 is_stmt 0 view .LVU221
 888 002c 384B     		ldr	r3, .L64
 889 002e DB8A     		ldrh	r3, [r3, #22]
 405:STM32_WPAN/App/app_ble.c ****       Custom_APP_Notification(&handleNotification);
 890              		.loc 1 405 43 view .LVU222
 891 0030 4380     		strh	r3, [r0, #2]	@ movhi
 406:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_DISCONN_COMPLETE */
 892              		.loc 1 406 7 is_stmt 1 view .LVU223
 893 0032 FFF7FEFF 		bl	Custom_APP_Notification
 894              	.LVL73:
 895              	.LBE14:
 412:STM32_WPAN/App/app_ble.c **** 
 896              		.loc 1 412 5 view .LVU224
 897 0036 ECE7     		b	.L49
 898              	.LVL74:
 899              	.L62:
 900              	.LBB15:
 392:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 901              		.loc 1 392 9 view .LVU225
 392:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 902              		.loc 1 392 77 is_stmt 0 view .LVU226
 903 0038 354B     		ldr	r3, .L64
 904 003a 0022     		movs	r2, #0
 905 003c DA82     		strh	r2, [r3, #22]	@ movhi
 393:STM32_WPAN/App/app_ble.c **** 
 906              		.loc 1 393 9 is_stmt 1 view .LVU227
 393:STM32_WPAN/App/app_ble.c **** 
 907              		.loc 1 393 56 is_stmt 0 view .LVU228
 908 003e 83F88020 		strb	r2, [r3, #128]
 395:STM32_WPAN/App/app_ble.c ****       }
 909              		.loc 1 395 9 is_stmt 1 view .LVU229
 910 0042 3548     		ldr	r0, .L64+8
 911              	.LVL75:
 395:STM32_WPAN/App/app_ble.c ****       }
 912              		.loc 1 395 9 is_stmt 0 view .LVU230
 913 0044 FFF7FEFF 		bl	puts
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 78


 914              	.LVL76:
 915 0048 EAE7     		b	.L50
 916              	.LVL77:
 917              	.L47:
 395:STM32_WPAN/App/app_ble.c ****       }
 918              		.loc 1 395 9 view .LVU231
 919              	.LBE15:
 416:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_LE_META_EVENT */
 920              		.loc 1 416 7 is_stmt 1 view .LVU232
 420:STM32_WPAN/App/app_ble.c ****       {
 921              		.loc 1 420 7 view .LVU233
 420:STM32_WPAN/App/app_ble.c ****       {
 922              		.loc 1 420 23 is_stmt 0 view .LVU234
 923 004a C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 924 004c 012B     		cmp	r3, #1
 925 004e 05D0     		beq	.L51
 926 0050 032B     		cmp	r3, #3
 927 0052 DED1     		bne	.L49
 423:STM32_WPAN/App/app_ble.c **** 
 928              		.loc 1 423 11 is_stmt 1 view .LVU235
 929 0054 3148     		ldr	r0, .L64+12
 930              	.LVL78:
 423:STM32_WPAN/App/app_ble.c **** 
 931              		.loc 1 423 11 is_stmt 0 view .LVU236
 932 0056 FFF7FEFF 		bl	puts
 933              	.LVL79:
 428:STM32_WPAN/App/app_ble.c ****         case HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE:
 934              		.loc 1 428 11 is_stmt 1 view .LVU237
 935 005a DAE7     		b	.L49
 936              	.LVL80:
 937              	.L51:
 938              	.LBB16:
 431:STM32_WPAN/App/app_ble.c **** 
 939              		.loc 1 431 11 view .LVU238
 436:STM32_WPAN/App/app_ble.c **** 
 940              		.loc 1 436 11 view .LVU239
 438:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 941              		.loc 1 438 11 view .LVU240
 942 005c B0F80510 		ldrh	r1, [r0, #5]	@ unaligned
 943 0060 2F48     		ldr	r0, .L64+16
 944              	.LVL81:
 438:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 945              		.loc 1 438 11 is_stmt 0 view .LVU241
 946 0062 FFF7FEFF 		bl	printf
 947              	.LVL82:
 439:STM32_WPAN/App/app_ble.c ****           {
 948              		.loc 1 439 11 is_stmt 1 view .LVU242
 439:STM32_WPAN/App/app_ble.c ****           {
 949              		.loc 1 439 36 is_stmt 0 view .LVU243
 950 0066 2A4B     		ldr	r3, .L64
 951 0068 93F88030 		ldrb	r3, [r3, #128]	@ zero_extendqisi2
 439:STM32_WPAN/App/app_ble.c ****           {
 952              		.loc 1 439 14 view .LVU244
 953 006c 042B     		cmp	r3, #4
 954 006e 0ED0     		beq	.L63
 447:STM32_WPAN/App/app_ble.c ****           }
 955              		.loc 1 447 13 is_stmt 1 view .LVU245
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 79


 447:STM32_WPAN/App/app_ble.c ****           }
 956              		.loc 1 447 60 is_stmt 0 view .LVU246
 957 0070 274B     		ldr	r3, .L64
 958 0072 0522     		movs	r2, #5
 959 0074 83F88020 		strb	r2, [r3, #128]
 960              	.L53:
 449:STM32_WPAN/App/app_ble.c ****           /**
 961              		.loc 1 449 11 is_stmt 1 view .LVU247
 449:STM32_WPAN/App/app_ble.c ****           /**
 962              		.loc 1 449 106 is_stmt 0 view .LVU248
 963 0078 B4F80530 		ldrh	r3, [r4, #5]	@ unaligned
 449:STM32_WPAN/App/app_ble.c ****           /**
 964              		.loc 1 449 79 view .LVU249
 965 007c 244A     		ldr	r2, .L64
 966 007e D382     		strh	r3, [r2, #22]	@ movhi
 453:STM32_WPAN/App/app_ble.c ****           handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.
 967              		.loc 1 453 11 is_stmt 1 view .LVU250
 453:STM32_WPAN/App/app_ble.c ****           handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.
 968              		.loc 1 453 48 is_stmt 0 view .LVU251
 969 0080 2448     		ldr	r0, .L64+4
 970 0082 0022     		movs	r2, #0
 971 0084 0270     		strb	r2, [r0]
 454:STM32_WPAN/App/app_ble.c ****           Custom_APP_Notification(&handleNotification);
 972              		.loc 1 454 11 is_stmt 1 view .LVU252
 454:STM32_WPAN/App/app_ble.c ****           Custom_APP_Notification(&handleNotification);
 973              		.loc 1 454 47 is_stmt 0 view .LVU253
 974 0086 4380     		strh	r3, [r0, #2]	@ movhi
 455:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN HCI_EVT_LE_CONN_COMPLETE */
 975              		.loc 1 455 11 is_stmt 1 view .LVU254
 976 0088 FFF7FEFF 		bl	Custom_APP_Notification
 977              	.LVL83:
 978              	.LBE16:
 460:STM32_WPAN/App/app_ble.c **** 
 979              		.loc 1 460 9 view .LVU255
 980 008c C1E7     		b	.L49
 981              	.L63:
 982              	.LBB17:
 442:STM32_WPAN/App/app_ble.c ****           }
 983              		.loc 1 442 13 view .LVU256
 442:STM32_WPAN/App/app_ble.c ****           }
 984              		.loc 1 442 60 is_stmt 0 view .LVU257
 985 008e 204B     		ldr	r3, .L64
 986 0090 0622     		movs	r2, #6
 987 0092 83F88020 		strb	r2, [r3, #128]
 988 0096 EFE7     		b	.L53
 989              	.LVL84:
 990              	.L48:
 442:STM32_WPAN/App/app_ble.c ****           }
 991              		.loc 1 442 60 view .LVU258
 992              	.LBE17:
 476:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_VENDOR */
 993              		.loc 1 476 7 is_stmt 1 view .LVU259
 480:STM32_WPAN/App/app_ble.c ****       {
 994              		.loc 1 480 7 view .LVU260
 480:STM32_WPAN/App/app_ble.c ****       {
 995              		.loc 1 480 26 is_stmt 0 view .LVU261
 996 0098 B0F80330 		ldrh	r3, [r0, #3]	@ unaligned
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 80


 997 009c A3F20143 		subw	r3, r3, #1025
 998 00a0 092B     		cmp	r3, #9
 999 00a2 B6D8     		bhi	.L49
 1000 00a4 01A2     		adr	r2, .L55
 1001 00a6 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1002 00aa 00BF     		.p2align 2
 1003              	.L55:
 1004 00ac 07010000 		.word	.L59+1
 1005 00b0 E5000000 		.word	.L58+1
 1006 00b4 13000000 		.word	.L49+1
 1007 00b8 13000000 		.word	.L49+1
 1008 00bc 13000000 		.word	.L49+1
 1009 00c0 13000000 		.word	.L49+1
 1010 00c4 D5000000 		.word	.L57+1
 1011 00c8 13000000 		.word	.L49+1
 1012 00cc F1000000 		.word	.L56+1
 1013 00d0 DD000000 		.word	.L54+1
 1014              		.p2align 1
 1015              	.L57:
 497:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 1016              		.loc 1 497 9 is_stmt 1 view .LVU262
 1017 00d4 1348     		ldr	r0, .L64+20
 1018              	.LVL85:
 497:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 1019              		.loc 1 497 9 is_stmt 0 view .LVU263
 1020 00d6 FFF7FEFF 		bl	puts
 1021              	.LVL86:
 501:STM32_WPAN/App/app_ble.c **** #if(RADIO_ACTIVITY_EVENT != 0)
 1022              		.loc 1 501 11 is_stmt 1 view .LVU264
 1023 00da 9AE7     		b	.L49
 1024              	.LVL87:
 1025              	.L54:
 512:STM32_WPAN/App/app_ble.c ****         break;
 1026              		.loc 1 512 10 view .LVU265
 1027 00dc 1248     		ldr	r0, .L64+24
 1028              	.LVL88:
 512:STM32_WPAN/App/app_ble.c ****         break;
 1029              		.loc 1 512 10 is_stmt 0 view .LVU266
 1030 00de FFF7FEFF 		bl	puts
 1031              	.LVL89:
 513:STM32_WPAN/App/app_ble.c **** 
 1032              		.loc 1 513 9 is_stmt 1 view .LVU267
 1033 00e2 96E7     		b	.L49
 1034              	.LVL90:
 1035              	.L58:
 516:STM32_WPAN/App/app_ble.c ****         break;
 1036              		.loc 1 516 13 view .LVU268
 1037 00e4 1149     		ldr	r1, .L64+28
 1038 00e6 0A4B     		ldr	r3, .L64
 1039 00e8 D88A     		ldrh	r0, [r3, #22]
 1040              	.LVL91:
 516:STM32_WPAN/App/app_ble.c ****         break;
 1041              		.loc 1 516 13 is_stmt 0 view .LVU269
 1042 00ea FFF7FEFF 		bl	aci_gap_pass_key_resp
 1043              	.LVL92:
 517:STM32_WPAN/App/app_ble.c **** 
 1044              		.loc 1 517 9 is_stmt 1 view .LVU270
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 81


 1045 00ee 90E7     		b	.L49
 1046              	.LVL93:
 1047              	.L56:
 520:STM32_WPAN/App/app_ble.c ****             numeric_value = evt_numeric_value->Numeric_Value;
 1048              		.loc 1 520 13 view .LVU271
 521:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("numeric_value = %ld\n", numeric_value);
 1049              		.loc 1 521 13 view .LVU272
 522:STM32_WPAN/App/app_ble.c ****             aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationCont
 1050              		.loc 1 522 13 view .LVU273
 1051 00f0 D0F80710 		ldr	r1, [r0, #7]	@ unaligned
 1052              	.LVL94:
 522:STM32_WPAN/App/app_ble.c ****             aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationCont
 1053              		.loc 1 522 13 is_stmt 0 view .LVU274
 1054 00f4 0E48     		ldr	r0, .L64+32
 1055              	.LVL95:
 522:STM32_WPAN/App/app_ble.c ****             aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationCont
 1056              		.loc 1 522 13 view .LVU275
 1057 00f6 FFF7FEFF 		bl	printf
 1058              	.LVL96:
 523:STM32_WPAN/App/app_ble.c ****         break;
 1059              		.loc 1 523 13 is_stmt 1 view .LVU276
 1060 00fa 0121     		movs	r1, #1
 1061 00fc 044B     		ldr	r3, .L64
 1062 00fe D88A     		ldrh	r0, [r3, #22]
 1063 0100 FFF7FEFF 		bl	aci_gap_numeric_comparison_value_confirm_yesno
 1064              	.LVL97:
 524:STM32_WPAN/App/app_ble.c **** 
 1065              		.loc 1 524 9 view .LVU277
 1066 0104 85E7     		b	.L49
 1067              	.LVL98:
 1068              	.L59:
 527:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("BLE_CTRL_App_Notification: ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE, pairing_co
 1069              		.loc 1 527 13 view .LVU278
 528:STM32_WPAN/App/app_ble.c ****         break;
 1070              		.loc 1 528 13 view .LVU279
 1071 0106 C179     		ldrb	r1, [r0, #7]	@ zero_extendqisi2
 1072 0108 0A48     		ldr	r0, .L64+36
 1073              	.LVL99:
 528:STM32_WPAN/App/app_ble.c ****         break;
 1074              		.loc 1 528 13 is_stmt 0 view .LVU280
 1075 010a FFF7FEFF 		bl	printf
 1076              	.LVL100:
 529:STM32_WPAN/App/app_ble.c ****         /* PAIRING */
 1077              		.loc 1 529 9 is_stmt 1 view .LVU281
 1078 010e 80E7     		b	.L49
 1079              	.L65:
 1080              		.align	2
 1081              	.L64:
 1082 0110 00000000 		.word	.LANCHOR0
 1083 0114 00000000 		.word	handleNotification
 1084 0118 00000000 		.word	.LC7
 1085 011c 28000000 		.word	.LC8
 1086 0120 54000000 		.word	.LC9
 1087 0124 98000000 		.word	.LC10
 1088 0128 C0000000 		.word	.LC11
 1089 012c 07B20100 		.word	111111
 1090 0130 F0000000 		.word	.LC12
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 82


 1091 0134 08010000 		.word	.LC13
 1092              		.cfi_endproc
 1093              	.LFE1670:
 1095              		.section	.text.APP_BLE_Get_Server_Connection_Status,"ax",%progbits
 1096              		.align	1
 1097              		.global	APP_BLE_Get_Server_Connection_Status
 1098              		.syntax unified
 1099              		.thumb
 1100              		.thumb_func
 1101              		.fpu fpv4-sp-d16
 1103              	APP_BLE_Get_Server_Connection_Status:
 1104              	.LFB1671:
 553:STM32_WPAN/App/app_ble.c ****     return BleApplicationContext.Device_Connection_Status;
 1105              		.loc 1 553 1 view -0
 1106              		.cfi_startproc
 1107              		@ args = 0, pretend = 0, frame = 0
 1108              		@ frame_needed = 0, uses_anonymous_args = 0
 1109              		@ link register save eliminated.
 554:STM32_WPAN/App/app_ble.c **** }
 1110              		.loc 1 554 5 view .LVU283
 555:STM32_WPAN/App/app_ble.c **** 
 1111              		.loc 1 555 1 is_stmt 0 view .LVU284
 1112 0000 014B     		ldr	r3, .L67
 1113 0002 93F88000 		ldrb	r0, [r3, #128]	@ zero_extendqisi2
 1114 0006 7047     		bx	lr
 1115              	.L68:
 1116              		.align	2
 1117              	.L67:
 1118 0008 00000000 		.word	.LANCHOR0
 1119              		.cfi_endproc
 1120              	.LFE1671:
 1122              		.section	.text.hci_notify_asynch_evt,"ax",%progbits
 1123              		.align	1
 1124              		.global	hci_notify_asynch_evt
 1125              		.syntax unified
 1126              		.thumb
 1127              		.thumb_func
 1128              		.fpu fpv4-sp-d16
 1130              	hci_notify_asynch_evt:
 1131              	.LVL101:
 1132              	.LFB1677:
 925:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 1133              		.loc 1 925 1 is_stmt 1 view -0
 1134              		.cfi_startproc
 1135              		@ args = 0, pretend = 0, frame = 0
 1136              		@ frame_needed = 0, uses_anonymous_args = 0
 925:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 1137              		.loc 1 925 1 is_stmt 0 view .LVU286
 1138 0000 08B5     		push	{r3, lr}
 1139              	.LCFI20:
 1140              		.cfi_def_cfa_offset 8
 1141              		.cfi_offset 3, -8
 1142              		.cfi_offset 14, -4
 926:STM32_WPAN/App/app_ble.c ****   return;
 1143              		.loc 1 926 3 is_stmt 1 view .LVU287
 1144 0002 0021     		movs	r1, #0
 1145 0004 0220     		movs	r0, #2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 83


 1146              	.LVL102:
 926:STM32_WPAN/App/app_ble.c ****   return;
 1147              		.loc 1 926 3 is_stmt 0 view .LVU288
 1148 0006 FFF7FEFF 		bl	UTIL_SEQ_SetTask
 1149              	.LVL103:
 927:STM32_WPAN/App/app_ble.c **** }
 1150              		.loc 1 927 3 is_stmt 1 view .LVU289
 928:STM32_WPAN/App/app_ble.c **** 
 1151              		.loc 1 928 1 is_stmt 0 view .LVU290
 1152 000a 08BD     		pop	{r3, pc}
 1153              		.cfi_endproc
 1154              	.LFE1677:
 1156              		.section	.text.hci_cmd_resp_release,"ax",%progbits
 1157              		.align	1
 1158              		.global	hci_cmd_resp_release
 1159              		.syntax unified
 1160              		.thumb
 1161              		.thumb_func
 1162              		.fpu fpv4-sp-d16
 1164              	hci_cmd_resp_release:
 1165              	.LVL104:
 1166              	.LFB1678:
 931:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 1167              		.loc 1 931 1 is_stmt 1 view -0
 1168              		.cfi_startproc
 1169              		@ args = 0, pretend = 0, frame = 0
 1170              		@ frame_needed = 0, uses_anonymous_args = 0
 931:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 1171              		.loc 1 931 1 is_stmt 0 view .LVU292
 1172 0000 08B5     		push	{r3, lr}
 1173              	.LCFI21:
 1174              		.cfi_def_cfa_offset 8
 1175              		.cfi_offset 3, -8
 1176              		.cfi_offset 14, -4
 932:STM32_WPAN/App/app_ble.c ****   return;
 1177              		.loc 1 932 3 is_stmt 1 view .LVU293
 1178 0002 0120     		movs	r0, #1
 1179              	.LVL105:
 932:STM32_WPAN/App/app_ble.c ****   return;
 1180              		.loc 1 932 3 is_stmt 0 view .LVU294
 1181 0004 FFF7FEFF 		bl	UTIL_SEQ_SetEvt
 1182              	.LVL106:
 933:STM32_WPAN/App/app_ble.c **** }
 1183              		.loc 1 933 3 is_stmt 1 view .LVU295
 934:STM32_WPAN/App/app_ble.c **** 
 1184              		.loc 1 934 1 is_stmt 0 view .LVU296
 1185 0008 08BD     		pop	{r3, pc}
 1186              		.cfi_endproc
 1187              	.LFE1678:
 1189              		.section	.text.hci_cmd_resp_wait,"ax",%progbits
 1190              		.align	1
 1191              		.global	hci_cmd_resp_wait
 1192              		.syntax unified
 1193              		.thumb
 1194              		.thumb_func
 1195              		.fpu fpv4-sp-d16
 1197              	hci_cmd_resp_wait:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 84


 1198              	.LVL107:
 1199              	.LFB1679:
 937:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 1200              		.loc 1 937 1 is_stmt 1 view -0
 1201              		.cfi_startproc
 1202              		@ args = 0, pretend = 0, frame = 0
 1203              		@ frame_needed = 0, uses_anonymous_args = 0
 937:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 1204              		.loc 1 937 1 is_stmt 0 view .LVU298
 1205 0000 08B5     		push	{r3, lr}
 1206              	.LCFI22:
 1207              		.cfi_def_cfa_offset 8
 1208              		.cfi_offset 3, -8
 1209              		.cfi_offset 14, -4
 938:STM32_WPAN/App/app_ble.c ****   return;
 1210              		.loc 1 938 3 is_stmt 1 view .LVU299
 1211 0002 0120     		movs	r0, #1
 1212              	.LVL108:
 938:STM32_WPAN/App/app_ble.c ****   return;
 1213              		.loc 1 938 3 is_stmt 0 view .LVU300
 1214 0004 FFF7FEFF 		bl	UTIL_SEQ_WaitEvt
 1215              	.LVL109:
 939:STM32_WPAN/App/app_ble.c **** }
 1216              		.loc 1 939 3 is_stmt 1 view .LVU301
 940:STM32_WPAN/App/app_ble.c **** 
 1217              		.loc 1 940 1 is_stmt 0 view .LVU302
 1218 0008 08BD     		pop	{r3, pc}
 1219              		.cfi_endproc
 1220              	.LFE1679:
 1222              		.section	.text.SVCCTL_ResumeUserEventFlow,"ax",%progbits
 1223              		.align	1
 1224              		.global	SVCCTL_ResumeUserEventFlow
 1225              		.syntax unified
 1226              		.thumb
 1227              		.thumb_func
 1228              		.fpu fpv4-sp-d16
 1230              	SVCCTL_ResumeUserEventFlow:
 1231              	.LFB1682:
 992:STM32_WPAN/App/app_ble.c **** 
 993:STM32_WPAN/App/app_ble.c **** void SVCCTL_ResumeUserEventFlow( void )
 994:STM32_WPAN/App/app_ble.c **** {
 1232              		.loc 1 994 1 is_stmt 1 view -0
 1233              		.cfi_startproc
 1234              		@ args = 0, pretend = 0, frame = 0
 1235              		@ frame_needed = 0, uses_anonymous_args = 0
 1236 0000 08B5     		push	{r3, lr}
 1237              	.LCFI23:
 1238              		.cfi_def_cfa_offset 8
 1239              		.cfi_offset 3, -8
 1240              		.cfi_offset 14, -4
 995:STM32_WPAN/App/app_ble.c ****   hci_resume_flow();
 1241              		.loc 1 995 3 view .LVU304
 1242 0002 FFF7FEFF 		bl	hci_resume_flow
 1243              	.LVL110:
 996:STM32_WPAN/App/app_ble.c ****   return;
 1244              		.loc 1 996 3 view .LVU305
 997:STM32_WPAN/App/app_ble.c **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 85


 1245              		.loc 1 997 1 is_stmt 0 view .LVU306
 1246 0006 08BD     		pop	{r3, pc}
 1247              		.cfi_endproc
 1248              	.LFE1682:
 1250              		.global	ad_data
 1251              		.comm	handleNotification,4,4
 1252              		.global	MagicKeywordAddress
 1253              		.global	MagicKeywordValue
 1254              		.section	.rodata
 1255              		.align	2
 1256              		.set	.LANCHOR7,. + 0
 1257              	.LC0:
 1258 0000 00000000 		.word	0
 1259 0004 00000000 		.word	0
 1260 0008 00000000 		.word	0
 1261 000c 00000000 		.word	0
 1262 0010 00000000 		.word	0
 1263 0014 4400     		.short	68
 1264 0016 0800     		.short	8
 1265 0018 4005     		.short	1344
 1266 001a 02       		.byte	2
 1267 001b 01       		.byte	1
 1268 001c 12       		.byte	18
 1269 001d 27       		.byte	39
 1270 001e 9C00     		.short	156
 1271 0020 F401     		.short	500
 1272 0022 00       		.byte	0
 1273 0023 00       		.byte	0
 1274 0024 FFFFFFFF 		.word	-1
 1275 0028 4801     		.short	328
 1276 002a 01       		.byte	1
 1277 002b 00       		.byte	0
 1278 002c 00       		.byte	0
 1279 002d 20       		.byte	32
 1280 002e 00       		.byte	0
 1281 002f 00       		.byte	0
 1282 0030 00       		.byte	0
 1283              		.section	.bss.bd_addr_udn,"aw",%nobits
 1284              		.align	2
 1285              		.set	.LANCHOR2,. + 0
 1288              	bd_addr_udn:
 1289 0000 00000000 		.space	6
 1289      0000
 1290              		.section	.data.ad_data,"aw"
 1291              		.align	2
 1292              		.set	.LANCHOR6,. + 0
 1295              	ad_data:
 1296 0000 09094955 		.ascii	"\011\011IULS_BLE"
 1296      4C535F42 
 1296      4C45
 1297              		.section	.rodata.BLE_CFG_ER_VALUE,"a"
 1298              		.align	2
 1299              		.set	.LANCHOR5,. + 0
 1302              	BLE_CFG_ER_VALUE:
 1303 0000 FEDCBA09 		.ascii	"\376\334\272\011\207eC!\376\334\272\011\207eC!"
 1303      87654321 
 1303      FEDCBA09 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 86


 1303      87654321 
 1304              		.section	.rodata.BLE_CFG_IR_VALUE,"a"
 1305              		.align	2
 1306              		.set	.LANCHOR4,. + 0
 1309              	BLE_CFG_IR_VALUE:
 1310 0000 12345678 		.ascii	"\0224Vx\232\274\336\360\0224Vx\232\274\336\360"
 1310      9ABCDEF0 
 1310      12345678 
 1310      9ABCDEF0 
 1311              		.section	.rodata.M_bd_addr,"a"
 1312              		.align	2
 1313              		.set	.LANCHOR3,. + 0
 1316              	M_bd_addr:
 1317 0000 6C7AD8AC 		.ascii	"lz\330\254Wr"
 1317      5772
 1318              		.section	BLE_APP_CONTEXT,"aw"
 1319              		.align	2
 1320              		.set	.LANCHOR0,. + 0
 1323              	BleApplicationContext:
 1324 0000 00000000 		.space	132
 1324      00000000 
 1324      00000000 
 1324      00000000 
 1324      00000000 
 1325              		.section	MB_MEM1,"aw"
 1326              		.align	2
 1327              		.set	.LANCHOR1,. + 0
 1330              	BleCmdBuffer:
 1331 0000 00000000 		.space	267
 1331      00000000 
 1331      00000000 
 1331      00000000 
 1331      00000000 
 1332              		.section	TAG_OTA_END,"a"
 1333              		.align	2
 1336              	MagicKeywordValue:
 1337 0000 298A4494 		.word	-1807447511
 1338              		.section	TAG_OTA_START,"a"
 1339              		.align	2
 1342              	MagicKeywordAddress:
 1343 0000 00000000 		.word	MagicKeywordValue
 1344              		.text
 1345              	.Letext0:
 1346              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/_de
 1347              		.file 4 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 1348              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 1349              		.file 6 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h"
 1350              		.file 7 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 1351              		.file 8 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash.h"
 1352              		.file 9 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart.h"
 1353              		.file 10 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h"
 1354              		.file 11 "Core/Inc/app_conf.h"
 1355              		.file 12 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock.h
 1356              		.file 13 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_types
 1357              		.file 14 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/incl
 1358              		.file 15 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reent.
 1359              		.file 16 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/stdlib.h"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 87


 1360              		.file 17 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_usart.h"
 1361              		.file 18 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_lpuart.h"
 1362              		.file 19 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_types.h"
 1363              		.file 20 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_events.h"
 1364              		.file 21 "Middlewares/ST/STM32_WPAN/ble/core/ble_legacy.h"
 1365              		.file 22 "Middlewares/ST/STM32_WPAN/ble/svc/Inc/svc_ctl.h"
 1366              		.file 23 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl.h"
 1367              		.file 24 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.h"
 1368              		.file 25 "STM32_WPAN/App/app_ble.h"
 1369              		.file 26 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.h"
 1370              		.file 27 "Utilities/lpm/tiny_lpm/stm32_lpm.h"
 1371              		.file 28 "Middlewares/ST/STM32_WPAN/utilities/otp.h"
 1372              		.file 29 "STM32_WPAN/App/custom_app.h"
 1373              		.file 30 "Utilities/sequencer/stm32_seq.h"
 1374              		.file 31 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.h"
 1375              		.file 32 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/stdio.h"
 1376              		.file 33 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.h"
 1377              		.file 34 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.h"
 1378              		.file 35 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.h"
 1379              		.file 36 "Core/Inc/main.h"
 1380              		.file 37 "<built-in>"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 88


DEFINED SYMBOLS
                            *ABS*:0000000000000000 app_ble.c
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:18     .rodata.Adv_Cancel.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:28     .text.Adv_Cancel:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:35     .text.Adv_Cancel:0000000000000000 Adv_Cancel
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:98     .text.Adv_Cancel:0000000000000034 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:106    .text.Ble_Tl_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:112    .text.Ble_Tl_Init:0000000000000000 Ble_Tl_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:149    .text.Ble_Tl_Init:000000000000001c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:216    .text.BLE_StatusNot:0000000000000000 BLE_StatusNot
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:162    .text.BLE_UserEvtRx:0000000000000000 BLE_UserEvtRx
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:156    .text.BLE_UserEvtRx:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:210    .text.BLE_StatusNot:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:265    .text.BleGetBdAddress:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:271    .text.BleGetBdAddress:0000000000000000 BleGetBdAddress
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:374    .text.BleGetBdAddress:000000000000003c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:381    .rodata.Ble_Hci_Gap_Gatt_Init.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:385    .text.Ble_Hci_Gap_Gatt_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:391    .text.Ble_Hci_Gap_Gatt_Init:0000000000000000 Ble_Hci_Gap_Gatt_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:561    .text.Ble_Hci_Gap_Gatt_Init:00000000000000c8 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:570    .rodata.Adv_Request.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:577    .text.Adv_Request:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:583    .text.Adv_Request:0000000000000000 Adv_Request
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:662    .text.Adv_Request:0000000000000044 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:670    .text.APP_BLE_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:677    .text.APP_BLE_Init:0000000000000000 APP_BLE_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:782    .text.APP_BLE_Init:0000000000000074 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:790    .rodata.SVCCTL_App_Notification.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:816    .text.SVCCTL_App_Notification:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:823    .text.SVCCTL_App_Notification:0000000000000000 SVCCTL_App_Notification
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1004   .text.SVCCTL_App_Notification:00000000000000ac $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1014   .text.SVCCTL_App_Notification:00000000000000d4 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1082   .text.SVCCTL_App_Notification:0000000000000110 $d
                            *COM*:0000000000000004 handleNotification
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1096   .text.APP_BLE_Get_Server_Connection_Status:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1103   .text.APP_BLE_Get_Server_Connection_Status:0000000000000000 APP_BLE_Get_Server_Connection_Status
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1118   .text.APP_BLE_Get_Server_Connection_Status:0000000000000008 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1123   .text.hci_notify_asynch_evt:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1130   .text.hci_notify_asynch_evt:0000000000000000 hci_notify_asynch_evt
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1157   .text.hci_cmd_resp_release:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1164   .text.hci_cmd_resp_release:0000000000000000 hci_cmd_resp_release
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1190   .text.hci_cmd_resp_wait:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1197   .text.hci_cmd_resp_wait:0000000000000000 hci_cmd_resp_wait
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1223   .text.SVCCTL_ResumeUserEventFlow:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1230   .text.SVCCTL_ResumeUserEventFlow:0000000000000000 SVCCTL_ResumeUserEventFlow
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1295   .data.ad_data:0000000000000000 ad_data
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1342   TAG_OTA_START:0000000000000000 MagicKeywordAddress
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1336   TAG_OTA_END:0000000000000000 MagicKeywordValue
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1255   .rodata:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1284   .bss.bd_addr_udn:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1288   .bss.bd_addr_udn:0000000000000000 bd_addr_udn
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1291   .data.ad_data:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1298   .rodata.BLE_CFG_ER_VALUE:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1302   .rodata.BLE_CFG_ER_VALUE:0000000000000000 BLE_CFG_ER_VALUE
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1305   .rodata.BLE_CFG_IR_VALUE:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1309   .rodata.BLE_CFG_IR_VALUE:0000000000000000 BLE_CFG_IR_VALUE
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1312   .rodata.M_bd_addr:0000000000000000 $d
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s 			page 89


/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1316   .rodata.M_bd_addr:0000000000000000 M_bd_addr
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1319   BLE_APP_CONTEXT:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1323   BLE_APP_CONTEXT:0000000000000000 BleApplicationContext
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1326   MB_MEM1:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1330   MB_MEM1:0000000000000000 BleCmdBuffer
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1333   TAG_OTA_END:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccWhBMY4.s:1339   TAG_OTA_START:0000000000000000 $d

UNDEFINED SYMBOLS
aci_gap_set_non_discoverable
printf
hci_init
SVCCTL_UserEvtRx
UTIL_SEQ_PauseTask
UTIL_SEQ_ResumeTask
OTP_Read
hci_reset
aci_hal_write_config_data
aci_hal_set_tx_power_level
aci_gatt_init
aci_gap_init
aci_gatt_update_char_value
hci_le_set_default_phy
aci_gap_set_io_capability
aci_gap_set_authentication_requirement
aci_gap_configure_whitelist
aci_gap_set_discoverable
aci_gap_update_adv_data
puts
UTIL_LPM_SetOffMode
UTIL_SEQ_RegTask
SHCI_C2_BLE_Init
SVCCTL_Init
aci_hal_set_radio_activity_mask
Custom_APP_Init
Error_Handler
hci_user_evt_proc
Custom_APP_Notification
aci_gap_pass_key_resp
aci_gap_numeric_comparison_value_confirm_yesno
UTIL_SEQ_SetTask
UTIL_SEQ_SetEvt
UTIL_SEQ_WaitEvt
hci_resume_flow
