

================================================================
== Vitis HLS Report for 'myproject_axi'
================================================================
* Date:           Fri Jun 24 23:18:16 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.714 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  77.000 ns|  77.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                              |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |out_local_V_myproject_fu_121  |myproject  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +------------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|   1056|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|     364|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     364|   1209|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-----------+---------+----+---+------+-----+
    |           Instance           |   Module  | BRAM_18K| DSP| FF|  LUT | URAM|
    +------------------------------+-----------+---------+----+---+------+-----+
    |out_local_V_myproject_fu_121  |myproject  |        0|   0|  0|  1056|    0|
    +------------------------------+-----------+---------+----+---+------+-----+
    |Total                         |           |        0|   0|  0|  1056|    0|
    +------------------------------+-----------+---------+----+---+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |ret_V_1_fu_226_p2       |         +|   0|  0|  23|          16|           1|
    |icmp_ln902_fu_221_p2    |      icmp|   0|  0|  13|          16|           1|
    |ap_block_state12        |        or|   0|  0|   2|           1|           1|
    |ret_V_3_fu_238_p3       |    select|   0|  0|  16|           1|          16|
    |select_ln901_fu_231_p3  |    select|   0|  0|  16|           1|          16|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  70|          35|          35|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         13|    1|         13|
    |in_r_TDATA_blk_n   |   9|          2|    1|          2|
    |out_r_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  83|         17|    3|         17|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  12|   0|   12|          0|
    |out_local_V_reg_295   |  32|   0|   32|          0|
    |ret_V_reg_300         |  16|   0|   16|          0|
    |tmp_data_V_1_reg_250  |  32|   0|   32|          0|
    |tmp_data_V_2_reg_255  |  32|   0|   32|          0|
    |tmp_data_V_3_reg_260  |  32|   0|   32|          0|
    |tmp_data_V_4_reg_265  |  32|   0|   32|          0|
    |tmp_data_V_5_reg_270  |  32|   0|   32|          0|
    |tmp_data_V_6_reg_275  |  32|   0|   32|          0|
    |tmp_data_V_7_reg_280  |  32|   0|   32|          0|
    |tmp_data_V_8_reg_285  |  32|   0|   32|          0|
    |tmp_data_V_9_reg_290  |  32|   0|   32|          0|
    |trunc_ln902_reg_307   |  16|   0|   16|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 364|   0|  364|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+-------------------+-----+-----+--------------+----------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_none|   myproject_axi|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_none|   myproject_axi|  return value|
|ap_clk             |   in|    1|  ap_ctrl_none|   myproject_axi|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_none|   myproject_axi|  return value|
|in_r_TDATA         |   in|   32|          axis|   in_r_V_data_V|       pointer|
|in_r_TVALID        |   in|    1|          axis|   in_r_V_dest_V|       pointer|
|in_r_TREADY        |  out|    1|          axis|   in_r_V_dest_V|       pointer|
|in_r_TDEST         |   in|    1|          axis|   in_r_V_dest_V|       pointer|
|in_r_TKEEP         |   in|    4|          axis|   in_r_V_keep_V|       pointer|
|in_r_TSTRB         |   in|    4|          axis|   in_r_V_strb_V|       pointer|
|in_r_TUSER         |   in|    1|          axis|   in_r_V_user_V|       pointer|
|in_r_TLAST         |   in|    1|          axis|   in_r_V_last_V|       pointer|
|in_r_TID           |   in|    1|          axis|     in_r_V_id_V|       pointer|
|out_r_TDATA        |  out|   32|          axis|  out_r_V_data_V|       pointer|
|out_r_TVALID       |  out|    1|          axis|  out_r_V_dest_V|       pointer|
|out_r_TREADY       |   in|    1|          axis|  out_r_V_dest_V|       pointer|
|out_r_TDEST        |  out|    1|          axis|  out_r_V_dest_V|       pointer|
|out_r_TKEEP        |  out|    4|          axis|  out_r_V_keep_V|       pointer|
|out_r_TSTRB        |  out|    4|          axis|  out_r_V_strb_V|       pointer|
|out_r_TUSER        |  out|    1|          axis|  out_r_V_user_V|       pointer|
|out_r_TLAST        |  out|    1|          axis|  out_r_V_last_V|       pointer|
|out_r_TID          |  out|    1|          axis|    out_r_V_id_V|       pointer|
+-------------------+-----+-----+--------------+----------------+--------------+

