.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* P1 */
.set P1__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set P1__0__MASK, 0x04
.set P1__0__PC, CYREG_PRT1_PC2
.set P1__0__PORT, 1
.set P1__0__SHIFT, 2
.set P1__1__INTTYPE, CYREG_PICU1_INTTYPE3
.set P1__1__MASK, 0x08
.set P1__1__PC, CYREG_PRT1_PC3
.set P1__1__PORT, 1
.set P1__1__SHIFT, 3
.set P1__2__INTTYPE, CYREG_PICU1_INTTYPE4
.set P1__2__MASK, 0x10
.set P1__2__PC, CYREG_PRT1_PC4
.set P1__2__PORT, 1
.set P1__2__SHIFT, 4
.set P1__3__INTTYPE, CYREG_PICU1_INTTYPE5
.set P1__3__MASK, 0x20
.set P1__3__PC, CYREG_PRT1_PC5
.set P1__3__PORT, 1
.set P1__3__SHIFT, 5
.set P1__4__INTTYPE, CYREG_PICU1_INTTYPE6
.set P1__4__MASK, 0x40
.set P1__4__PC, CYREG_PRT1_PC6
.set P1__4__PORT, 1
.set P1__4__SHIFT, 6
.set P1__5__INTTYPE, CYREG_PICU1_INTTYPE7
.set P1__5__MASK, 0x80
.set P1__5__PC, CYREG_PRT1_PC7
.set P1__5__PORT, 1
.set P1__5__SHIFT, 7
.set P1__AG, CYREG_PRT1_AG
.set P1__AMUX, CYREG_PRT1_AMUX
.set P1__BIE, CYREG_PRT1_BIE
.set P1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set P1__BYP, CYREG_PRT1_BYP
.set P1__CTL, CYREG_PRT1_CTL
.set P1__DM0, CYREG_PRT1_DM0
.set P1__DM1, CYREG_PRT1_DM1
.set P1__DM2, CYREG_PRT1_DM2
.set P1__DR, CYREG_PRT1_DR
.set P1__Fan__INTTYPE, CYREG_PICU1_INTTYPE3
.set P1__Fan__MASK, 0x08
.set P1__Fan__PC, CYREG_PRT1_PC3
.set P1__Fan__PORT, 1
.set P1__Fan__SHIFT, 3
.set P1__FuelPump__INTTYPE, CYREG_PICU1_INTTYPE2
.set P1__FuelPump__MASK, 0x04
.set P1__FuelPump__PC, CYREG_PRT1_PC2
.set P1__FuelPump__PORT, 1
.set P1__FuelPump__SHIFT, 2
.set P1__Ignition_1__INTTYPE, CYREG_PICU1_INTTYPE4
.set P1__Ignition_1__MASK, 0x10
.set P1__Ignition_1__PC, CYREG_PRT1_PC4
.set P1__Ignition_1__PORT, 1
.set P1__Ignition_1__SHIFT, 4
.set P1__Ignition_2__INTTYPE, CYREG_PICU1_INTTYPE5
.set P1__Ignition_2__MASK, 0x20
.set P1__Ignition_2__PC, CYREG_PRT1_PC5
.set P1__Ignition_2__PORT, 1
.set P1__Ignition_2__SHIFT, 5
.set P1__Injector_1__INTTYPE, CYREG_PICU1_INTTYPE6
.set P1__Injector_1__MASK, 0x40
.set P1__Injector_1__PC, CYREG_PRT1_PC6
.set P1__Injector_1__PORT, 1
.set P1__Injector_1__SHIFT, 6
.set P1__Injector_2__INTTYPE, CYREG_PICU1_INTTYPE7
.set P1__Injector_2__MASK, 0x80
.set P1__Injector_2__PC, CYREG_PRT1_PC7
.set P1__Injector_2__PORT, 1
.set P1__Injector_2__SHIFT, 7
.set P1__INP_DIS, CYREG_PRT1_INP_DIS
.set P1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set P1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set P1__LCD_EN, CYREG_PRT1_LCD_EN
.set P1__MASK, 0xFC
.set P1__PORT, 1
.set P1__PRT, CYREG_PRT1_PRT
.set P1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set P1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set P1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set P1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set P1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set P1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set P1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set P1__PS, CYREG_PRT1_PS
.set P1__SHIFT, 2
.set P1__SLW, CYREG_PRT1_SLW

/* P2 */
.set P2__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set P2__0__MASK, 0x01
.set P2__0__PC, CYREG_PRT2_PC0
.set P2__0__PORT, 2
.set P2__0__SHIFT, 0
.set P2__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set P2__1__MASK, 0x02
.set P2__1__PC, CYREG_PRT2_PC1
.set P2__1__PORT, 2
.set P2__1__SHIFT, 1
.set P2__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set P2__2__MASK, 0x04
.set P2__2__PC, CYREG_PRT2_PC2
.set P2__2__PORT, 2
.set P2__2__SHIFT, 2
.set P2__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set P2__3__MASK, 0x08
.set P2__3__PC, CYREG_PRT2_PC3
.set P2__3__PORT, 2
.set P2__3__SHIFT, 3
.set P2__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set P2__4__MASK, 0x10
.set P2__4__PC, CYREG_PRT2_PC4
.set P2__4__PORT, 2
.set P2__4__SHIFT, 4
.set P2__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set P2__5__MASK, 0x20
.set P2__5__PC, CYREG_PRT2_PC5
.set P2__5__PORT, 2
.set P2__5__SHIFT, 5
.set P2__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set P2__6__MASK, 0x40
.set P2__6__PC, CYREG_PRT2_PC6
.set P2__6__PORT, 2
.set P2__6__SHIFT, 6
.set P2__7__INTTYPE, CYREG_PICU2_INTTYPE7
.set P2__7__MASK, 0x80
.set P2__7__PC, CYREG_PRT2_PC7
.set P2__7__PORT, 2
.set P2__7__SHIFT, 7
.set P2__AG, CYREG_PRT2_AG
.set P2__AMUX, CYREG_PRT2_AMUX
.set P2__BIE, CYREG_PRT2_BIE
.set P2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P2__BYP, CYREG_PRT2_BYP
.set P2__CTL, CYREG_PRT2_CTL
.set P2__DM0, CYREG_PRT2_DM0
.set P2__DM1, CYREG_PRT2_DM1
.set P2__DM2, CYREG_PRT2_DM2
.set P2__DR, CYREG_PRT2_DR
.set P2__INP_DIS, CYREG_PRT2_INP_DIS
.set P2__INTSTAT, CYREG_PICU2_INTSTAT
.set P2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P2__LCD_EN, CYREG_PRT2_LCD_EN
.set P2__MASK, 0xFF
.set P2__PORT, 2
.set P2__PRT, CYREG_PRT2_PRT
.set P2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P2__PS, CYREG_PRT2_PS
.set P2__SHIFT, 0
.set P2__SLW, CYREG_PRT2_SLW
.set P2__SNAP, CYREG_PICU2_SNAP
.set P2__UserButton__INTTYPE, CYREG_PICU2_INTTYPE2
.set P2__UserButton__MASK, 0x04
.set P2__UserButton__PC, CYREG_PRT2_PC2
.set P2__UserButton__PORT, 2
.set P2__UserButton__SHIFT, 2
.set P2__UserLed__INTTYPE, CYREG_PICU2_INTTYPE1
.set P2__UserLed__MASK, 0x02
.set P2__UserLed__PC, CYREG_PRT2_PC1
.set P2__UserLed__PORT, 2
.set P2__UserLed__SHIFT, 1

/* ADC_ADC_SAR */
.set ADC_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_Bypass */
.set ADC_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_Bypass__0__MASK, 0x10
.set ADC_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_Bypass__0__PORT, 0
.set ADC_Bypass__0__SHIFT, 4
.set ADC_Bypass__AG, CYREG_PRT0_AG
.set ADC_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_Bypass__DR, CYREG_PRT0_DR
.set ADC_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_Bypass__MASK, 0x10
.set ADC_Bypass__PORT, 0
.set ADC_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_Bypass__PS, CYREG_PRT0_PS
.set ADC_Bypass__SHIFT, 4
.set ADC_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x10
.set ADC_IRQ__INTC_NUMBER, 4
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_theACLK */
.set ADC_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__INDEX, 0x01
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_theACLK__PM_ACT_MSK, 0x02
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_theACLK__PM_STBY_MSK, 0x02

/* CAN_CanIP */
.set CAN_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set CAN_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set CAN_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set CAN_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set CAN_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set CAN_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set CAN_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set CAN_CanIP__PM_ACT_MSK, 0x01
.set CAN_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set CAN_CanIP__PM_STBY_MSK, 0x01
.set CAN_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set CAN_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set CAN_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set CAN_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set CAN_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set CAN_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set CAN_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set CAN_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set CAN_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set CAN_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set CAN_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set CAN_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set CAN_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set CAN_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set CAN_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set CAN_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set CAN_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set CAN_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set CAN_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set CAN_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set CAN_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set CAN_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set CAN_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set CAN_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set CAN_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set CAN_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set CAN_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set CAN_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set CAN_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set CAN_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set CAN_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set CAN_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set CAN_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set CAN_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set CAN_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set CAN_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set CAN_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set CAN_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set CAN_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set CAN_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set CAN_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set CAN_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set CAN_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set CAN_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set CAN_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set CAN_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set CAN_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set CAN_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set CAN_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set CAN_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set CAN_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set CAN_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set CAN_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set CAN_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set CAN_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set CAN_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set CAN_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set CAN_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set CAN_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set CAN_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set CAN_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set CAN_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set CAN_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set CAN_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set CAN_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set CAN_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set CAN_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set CAN_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set CAN_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set CAN_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set CAN_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set CAN_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set CAN_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set CAN_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set CAN_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set CAN_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set CAN_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set CAN_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set CAN_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set CAN_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set CAN_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set CAN_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set CAN_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set CAN_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set CAN_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set CAN_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set CAN_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set CAN_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set CAN_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set CAN_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set CAN_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set CAN_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set CAN_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set CAN_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set CAN_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set CAN_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set CAN_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set CAN_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set CAN_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set CAN_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set CAN_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set CAN_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set CAN_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set CAN_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set CAN_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set CAN_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set CAN_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set CAN_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set CAN_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set CAN_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set CAN_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set CAN_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set CAN_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set CAN_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set CAN_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set CAN_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set CAN_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set CAN_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set CAN_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set CAN_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set CAN_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set CAN_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set CAN_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set CAN_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set CAN_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set CAN_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set CAN_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set CAN_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set CAN_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set CAN_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set CAN_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set CAN_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set CAN_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set CAN_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set CAN_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set CAN_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set CAN_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set CAN_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set CAN_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set CAN_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set CAN_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set CAN_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set CAN_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set CAN_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set CAN_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set CAN_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set CAN_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set CAN_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set CAN_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set CAN_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set CAN_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set CAN_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set CAN_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set CAN_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set CAN_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set CAN_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set CAN_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set CAN_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set CAN_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set CAN_CanIP__TX7_ID, CYREG_CAN0_TX7_ID

/* CAN_isr */
.set CAN_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_isr__INTC_MASK, 0x10000
.set CAN_isr__INTC_NUMBER, 16
.set CAN_isr__INTC_PRIOR_NUM, 7
.set CAN_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CAN_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CAN_RX */
.set CAN_RX__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set CAN_RX__0__MASK, 0x40
.set CAN_RX__0__PC, CYREG_PRT12_PC6
.set CAN_RX__0__PORT, 12
.set CAN_RX__0__SHIFT, 6
.set CAN_RX__AG, CYREG_PRT12_AG
.set CAN_RX__BIE, CYREG_PRT12_BIE
.set CAN_RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CAN_RX__BYP, CYREG_PRT12_BYP
.set CAN_RX__DM0, CYREG_PRT12_DM0
.set CAN_RX__DM1, CYREG_PRT12_DM1
.set CAN_RX__DM2, CYREG_PRT12_DM2
.set CAN_RX__DR, CYREG_PRT12_DR
.set CAN_RX__INP_DIS, CYREG_PRT12_INP_DIS
.set CAN_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CAN_RX__MASK, 0x40
.set CAN_RX__PORT, 12
.set CAN_RX__PRT, CYREG_PRT12_PRT
.set CAN_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CAN_RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CAN_RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CAN_RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CAN_RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CAN_RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CAN_RX__PS, CYREG_PRT12_PS
.set CAN_RX__SHIFT, 6
.set CAN_RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CAN_RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CAN_RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CAN_RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CAN_RX__SLW, CYREG_PRT12_SLW

/* CAN_TX */
.set CAN_TX__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set CAN_TX__0__MASK, 0x80
.set CAN_TX__0__PC, CYREG_PRT12_PC7
.set CAN_TX__0__PORT, 12
.set CAN_TX__0__SHIFT, 7
.set CAN_TX__AG, CYREG_PRT12_AG
.set CAN_TX__BIE, CYREG_PRT12_BIE
.set CAN_TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CAN_TX__BYP, CYREG_PRT12_BYP
.set CAN_TX__DM0, CYREG_PRT12_DM0
.set CAN_TX__DM1, CYREG_PRT12_DM1
.set CAN_TX__DM2, CYREG_PRT12_DM2
.set CAN_TX__DR, CYREG_PRT12_DR
.set CAN_TX__INP_DIS, CYREG_PRT12_INP_DIS
.set CAN_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CAN_TX__MASK, 0x80
.set CAN_TX__PORT, 12
.set CAN_TX__PRT, CYREG_PRT12_PRT
.set CAN_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CAN_TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CAN_TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CAN_TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CAN_TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CAN_TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CAN_TX__PS, CYREG_PRT12_PS
.set CAN_TX__SHIFT, 7
.set CAN_TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CAN_TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CAN_TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CAN_TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CAN_TX__SLW, CYREG_PRT12_SLW

/* I2C_I2C_FF */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL__0__MASK, 0x01
.set SCL__0__PC, CYREG_PRT12_PC0
.set SCL__0__PORT, 12
.set SCL__0__SHIFT, 0
.set SCL__AG, CYREG_PRT12_AG
.set SCL__BIE, CYREG_PRT12_BIE
.set SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL__BYP, CYREG_PRT12_BYP
.set SCL__DM0, CYREG_PRT12_DM0
.set SCL__DM1, CYREG_PRT12_DM1
.set SCL__DM2, CYREG_PRT12_DM2
.set SCL__DR, CYREG_PRT12_DR
.set SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL__MASK, 0x01
.set SCL__PORT, 12
.set SCL__PRT, CYREG_PRT12_PRT
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL__PS, CYREG_PRT12_PS
.set SCL__SHIFT, 0
.set SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL__SLW, CYREG_PRT12_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA__0__MASK, 0x02
.set SDA__0__PC, CYREG_PRT12_PC1
.set SDA__0__PORT, 12
.set SDA__0__SHIFT, 1
.set SDA__AG, CYREG_PRT12_AG
.set SDA__BIE, CYREG_PRT12_BIE
.set SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA__BYP, CYREG_PRT12_BYP
.set SDA__DM0, CYREG_PRT12_DM0
.set SDA__DM1, CYREG_PRT12_DM1
.set SDA__DM2, CYREG_PRT12_DM2
.set SDA__DR, CYREG_PRT12_DR
.set SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA__MASK, 0x02
.set SDA__PORT, 12
.set SDA__PRT, CYREG_PRT12_PRT
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA__PS, CYREG_PRT12_PS
.set SDA__SHIFT, 1
.set SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA__SLW, CYREG_PRT12_SLW

/* HW_INT */
.set HW_INT__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set HW_INT__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set HW_INT__INTC_MASK, 0x40
.set HW_INT__INTC_NUMBER, 6
.set HW_INT__INTC_PRIOR_NUM, 7
.set HW_INT__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set HW_INT__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set HW_INT__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_O2 */
.set Pin_O2__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Pin_O2__0__MASK, 0x08
.set Pin_O2__0__PC, CYREG_PRT3_PC3
.set Pin_O2__0__PORT, 3
.set Pin_O2__0__SHIFT, 3
.set Pin_O2__AG, CYREG_PRT3_AG
.set Pin_O2__AMUX, CYREG_PRT3_AMUX
.set Pin_O2__BIE, CYREG_PRT3_BIE
.set Pin_O2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_O2__BYP, CYREG_PRT3_BYP
.set Pin_O2__CTL, CYREG_PRT3_CTL
.set Pin_O2__DM0, CYREG_PRT3_DM0
.set Pin_O2__DM1, CYREG_PRT3_DM1
.set Pin_O2__DM2, CYREG_PRT3_DM2
.set Pin_O2__DR, CYREG_PRT3_DR
.set Pin_O2__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_O2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_O2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_O2__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_O2__MASK, 0x08
.set Pin_O2__PORT, 3
.set Pin_O2__PRT, CYREG_PRT3_PRT
.set Pin_O2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_O2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_O2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_O2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_O2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_O2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_O2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_O2__PS, CYREG_PRT3_PS
.set Pin_O2__SHIFT, 3
.set Pin_O2__SLW, CYREG_PRT3_SLW

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x05
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x20
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x20

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x07
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x80
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x80

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x02
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x04
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x04

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x06
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x40
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x40

/* Pin_BAT */
.set Pin_BAT__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Pin_BAT__0__MASK, 0x04
.set Pin_BAT__0__PC, CYREG_PRT3_PC2
.set Pin_BAT__0__PORT, 3
.set Pin_BAT__0__SHIFT, 2
.set Pin_BAT__AG, CYREG_PRT3_AG
.set Pin_BAT__AMUX, CYREG_PRT3_AMUX
.set Pin_BAT__BIE, CYREG_PRT3_BIE
.set Pin_BAT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_BAT__BYP, CYREG_PRT3_BYP
.set Pin_BAT__CTL, CYREG_PRT3_CTL
.set Pin_BAT__DM0, CYREG_PRT3_DM0
.set Pin_BAT__DM1, CYREG_PRT3_DM1
.set Pin_BAT__DM2, CYREG_PRT3_DM2
.set Pin_BAT__DR, CYREG_PRT3_DR
.set Pin_BAT__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_BAT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_BAT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_BAT__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_BAT__MASK, 0x04
.set Pin_BAT__PORT, 3
.set Pin_BAT__PRT, CYREG_PRT3_PRT
.set Pin_BAT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_BAT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_BAT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_BAT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_BAT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_BAT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_BAT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_BAT__PS, CYREG_PRT3_PS
.set Pin_BAT__SHIFT, 2
.set Pin_BAT__SLW, CYREG_PRT3_SLW

/* Pin_CLT */
.set Pin_CLT__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Pin_CLT__0__MASK, 0x02
.set Pin_CLT__0__PC, CYREG_PRT3_PC1
.set Pin_CLT__0__PORT, 3
.set Pin_CLT__0__SHIFT, 1
.set Pin_CLT__AG, CYREG_PRT3_AG
.set Pin_CLT__AMUX, CYREG_PRT3_AMUX
.set Pin_CLT__BIE, CYREG_PRT3_BIE
.set Pin_CLT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_CLT__BYP, CYREG_PRT3_BYP
.set Pin_CLT__CTL, CYREG_PRT3_CTL
.set Pin_CLT__DM0, CYREG_PRT3_DM0
.set Pin_CLT__DM1, CYREG_PRT3_DM1
.set Pin_CLT__DM2, CYREG_PRT3_DM2
.set Pin_CLT__DR, CYREG_PRT3_DR
.set Pin_CLT__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_CLT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_CLT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_CLT__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_CLT__MASK, 0x02
.set Pin_CLT__PORT, 3
.set Pin_CLT__PRT, CYREG_PRT3_PRT
.set Pin_CLT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_CLT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_CLT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_CLT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_CLT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_CLT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_CLT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_CLT__PS, CYREG_PRT3_PS
.set Pin_CLT__SHIFT, 1
.set Pin_CLT__SLW, CYREG_PRT3_SLW

/* Pin_IAT */
.set Pin_IAT__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Pin_IAT__0__MASK, 0x20
.set Pin_IAT__0__PC, CYREG_PRT3_PC5
.set Pin_IAT__0__PORT, 3
.set Pin_IAT__0__SHIFT, 5
.set Pin_IAT__AG, CYREG_PRT3_AG
.set Pin_IAT__AMUX, CYREG_PRT3_AMUX
.set Pin_IAT__BIE, CYREG_PRT3_BIE
.set Pin_IAT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_IAT__BYP, CYREG_PRT3_BYP
.set Pin_IAT__CTL, CYREG_PRT3_CTL
.set Pin_IAT__DM0, CYREG_PRT3_DM0
.set Pin_IAT__DM1, CYREG_PRT3_DM1
.set Pin_IAT__DM2, CYREG_PRT3_DM2
.set Pin_IAT__DR, CYREG_PRT3_DR
.set Pin_IAT__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_IAT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_IAT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_IAT__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_IAT__MASK, 0x20
.set Pin_IAT__PORT, 3
.set Pin_IAT__PRT, CYREG_PRT3_PRT
.set Pin_IAT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_IAT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_IAT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_IAT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_IAT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_IAT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_IAT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_IAT__PS, CYREG_PRT3_PS
.set Pin_IAT__SHIFT, 5
.set Pin_IAT__SLW, CYREG_PRT3_SLW

/* Pin_MAP */
.set Pin_MAP__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Pin_MAP__0__MASK, 0x10
.set Pin_MAP__0__PC, CYREG_PRT3_PC4
.set Pin_MAP__0__PORT, 3
.set Pin_MAP__0__SHIFT, 4
.set Pin_MAP__AG, CYREG_PRT3_AG
.set Pin_MAP__AMUX, CYREG_PRT3_AMUX
.set Pin_MAP__BIE, CYREG_PRT3_BIE
.set Pin_MAP__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_MAP__BYP, CYREG_PRT3_BYP
.set Pin_MAP__CTL, CYREG_PRT3_CTL
.set Pin_MAP__DM0, CYREG_PRT3_DM0
.set Pin_MAP__DM1, CYREG_PRT3_DM1
.set Pin_MAP__DM2, CYREG_PRT3_DM2
.set Pin_MAP__DR, CYREG_PRT3_DR
.set Pin_MAP__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_MAP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_MAP__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_MAP__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_MAP__MASK, 0x10
.set Pin_MAP__PORT, 3
.set Pin_MAP__PRT, CYREG_PRT3_PRT
.set Pin_MAP__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_MAP__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_MAP__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_MAP__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_MAP__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_MAP__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_MAP__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_MAP__PS, CYREG_PRT3_PS
.set Pin_MAP__SHIFT, 4
.set Pin_MAP__SLW, CYREG_PRT3_SLW

/* Pin_TPS */
.set Pin_TPS__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Pin_TPS__0__MASK, 0x01
.set Pin_TPS__0__PC, CYREG_PRT3_PC0
.set Pin_TPS__0__PORT, 3
.set Pin_TPS__0__SHIFT, 0
.set Pin_TPS__AG, CYREG_PRT3_AG
.set Pin_TPS__AMUX, CYREG_PRT3_AMUX
.set Pin_TPS__BIE, CYREG_PRT3_BIE
.set Pin_TPS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_TPS__BYP, CYREG_PRT3_BYP
.set Pin_TPS__CTL, CYREG_PRT3_CTL
.set Pin_TPS__DM0, CYREG_PRT3_DM0
.set Pin_TPS__DM1, CYREG_PRT3_DM1
.set Pin_TPS__DM2, CYREG_PRT3_DM2
.set Pin_TPS__DR, CYREG_PRT3_DR
.set Pin_TPS__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_TPS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_TPS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_TPS__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_TPS__MASK, 0x01
.set Pin_TPS__PORT, 3
.set Pin_TPS__PRT, CYREG_PRT3_PRT
.set Pin_TPS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_TPS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_TPS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_TPS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_TPS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_TPS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_TPS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_TPS__PS, CYREG_PRT3_PS
.set Pin_TPS__SHIFT, 0
.set Pin_TPS__SLW, CYREG_PRT3_SLW

/* USBUART_arb_int */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Dm */
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_Dp */
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x20
.set USBUART_ep_1__INTC_NUMBER, 5
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x80
.set USBUART_ep_2__INTC_NUMBER, 7
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x100
.set USBUART_ep_3__INTC_NUMBER, 8
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_USB */
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* WBO2_IA */
.set WBO2_IA__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set WBO2_IA__0__MASK, 0x80
.set WBO2_IA__0__PC, CYREG_PRT0_PC7
.set WBO2_IA__0__PORT, 0
.set WBO2_IA__0__SHIFT, 7
.set WBO2_IA__AG, CYREG_PRT0_AG
.set WBO2_IA__AMUX, CYREG_PRT0_AMUX
.set WBO2_IA__BIE, CYREG_PRT0_BIE
.set WBO2_IA__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WBO2_IA__BYP, CYREG_PRT0_BYP
.set WBO2_IA__CTL, CYREG_PRT0_CTL
.set WBO2_IA__DM0, CYREG_PRT0_DM0
.set WBO2_IA__DM1, CYREG_PRT0_DM1
.set WBO2_IA__DM2, CYREG_PRT0_DM2
.set WBO2_IA__DR, CYREG_PRT0_DR
.set WBO2_IA__INP_DIS, CYREG_PRT0_INP_DIS
.set WBO2_IA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set WBO2_IA__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WBO2_IA__LCD_EN, CYREG_PRT0_LCD_EN
.set WBO2_IA__MASK, 0x80
.set WBO2_IA__PORT, 0
.set WBO2_IA__PRT, CYREG_PRT0_PRT
.set WBO2_IA__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WBO2_IA__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WBO2_IA__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WBO2_IA__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WBO2_IA__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WBO2_IA__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WBO2_IA__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WBO2_IA__PS, CYREG_PRT0_PS
.set WBO2_IA__SHIFT, 7
.set WBO2_IA__SLW, CYREG_PRT0_SLW

/* WBO2_IA_Opamp_ABuf */
.set WBO2_IA_Opamp_ABuf__CR, CYREG_OPAMP3_CR
.set WBO2_IA_Opamp_ABuf__MX, CYREG_OPAMP3_MX
.set WBO2_IA_Opamp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set WBO2_IA_Opamp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set WBO2_IA_Opamp_ABuf__PM_ACT_MSK, 0x08
.set WBO2_IA_Opamp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set WBO2_IA_Opamp_ABuf__PM_STBY_MSK, 0x08
.set WBO2_IA_Opamp_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set WBO2_IA_Opamp_ABuf__SW, CYREG_OPAMP3_SW
.set WBO2_IA_Opamp_ABuf__TR0, CYREG_OPAMP3_TR0
.set WBO2_IA_Opamp_ABuf__TR1, CYREG_OPAMP3_TR1

/* WBO2_IA_RAW */
.set WBO2_IA_RAW__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set WBO2_IA_RAW__0__MASK, 0x10
.set WBO2_IA_RAW__0__PC, CYREG_IO_PC_PRT15_PC4
.set WBO2_IA_RAW__0__PORT, 15
.set WBO2_IA_RAW__0__SHIFT, 4
.set WBO2_IA_RAW__AG, CYREG_PRT15_AG
.set WBO2_IA_RAW__AMUX, CYREG_PRT15_AMUX
.set WBO2_IA_RAW__BIE, CYREG_PRT15_BIE
.set WBO2_IA_RAW__BIT_MASK, CYREG_PRT15_BIT_MASK
.set WBO2_IA_RAW__BYP, CYREG_PRT15_BYP
.set WBO2_IA_RAW__CTL, CYREG_PRT15_CTL
.set WBO2_IA_RAW__DM0, CYREG_PRT15_DM0
.set WBO2_IA_RAW__DM1, CYREG_PRT15_DM1
.set WBO2_IA_RAW__DM2, CYREG_PRT15_DM2
.set WBO2_IA_RAW__DR, CYREG_PRT15_DR
.set WBO2_IA_RAW__INP_DIS, CYREG_PRT15_INP_DIS
.set WBO2_IA_RAW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set WBO2_IA_RAW__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set WBO2_IA_RAW__LCD_EN, CYREG_PRT15_LCD_EN
.set WBO2_IA_RAW__MASK, 0x10
.set WBO2_IA_RAW__PORT, 15
.set WBO2_IA_RAW__PRT, CYREG_PRT15_PRT
.set WBO2_IA_RAW__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set WBO2_IA_RAW__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set WBO2_IA_RAW__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set WBO2_IA_RAW__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set WBO2_IA_RAW__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set WBO2_IA_RAW__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set WBO2_IA_RAW__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set WBO2_IA_RAW__PS, CYREG_PRT15_PS
.set WBO2_IA_RAW__SHIFT, 4
.set WBO2_IA_RAW__SLW, CYREG_PRT15_SLW

/* WBO2_IP */
.set WBO2_IP__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set WBO2_IP__0__MASK, 0x40
.set WBO2_IP__0__PC, CYREG_PRT0_PC6
.set WBO2_IP__0__PORT, 0
.set WBO2_IP__0__SHIFT, 6
.set WBO2_IP__AG, CYREG_PRT0_AG
.set WBO2_IP__AMUX, CYREG_PRT0_AMUX
.set WBO2_IP__BIE, CYREG_PRT0_BIE
.set WBO2_IP__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WBO2_IP__BYP, CYREG_PRT0_BYP
.set WBO2_IP__CTL, CYREG_PRT0_CTL
.set WBO2_IP__DM0, CYREG_PRT0_DM0
.set WBO2_IP__DM1, CYREG_PRT0_DM1
.set WBO2_IP__DM2, CYREG_PRT0_DM2
.set WBO2_IP__DR, CYREG_PRT0_DR
.set WBO2_IP__INP_DIS, CYREG_PRT0_INP_DIS
.set WBO2_IP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set WBO2_IP__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WBO2_IP__LCD_EN, CYREG_PRT0_LCD_EN
.set WBO2_IP__MASK, 0x40
.set WBO2_IP__PORT, 0
.set WBO2_IP__PRT, CYREG_PRT0_PRT
.set WBO2_IP__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WBO2_IP__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WBO2_IP__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WBO2_IP__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WBO2_IP__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WBO2_IP__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WBO2_IP__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WBO2_IP__PS, CYREG_PRT0_PS
.set WBO2_IP__SHIFT, 6
.set WBO2_IP__SLW, CYREG_PRT0_SLW

/* WBO2_RE */
.set WBO2_RE__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set WBO2_RE__0__MASK, 0x02
.set WBO2_RE__0__PC, CYREG_PRT0_PC1
.set WBO2_RE__0__PORT, 0
.set WBO2_RE__0__SHIFT, 1
.set WBO2_RE__AG, CYREG_PRT0_AG
.set WBO2_RE__AMUX, CYREG_PRT0_AMUX
.set WBO2_RE__BIE, CYREG_PRT0_BIE
.set WBO2_RE__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WBO2_RE__BYP, CYREG_PRT0_BYP
.set WBO2_RE__CTL, CYREG_PRT0_CTL
.set WBO2_RE__DM0, CYREG_PRT0_DM0
.set WBO2_RE__DM1, CYREG_PRT0_DM1
.set WBO2_RE__DM2, CYREG_PRT0_DM2
.set WBO2_RE__DR, CYREG_PRT0_DR
.set WBO2_RE__INP_DIS, CYREG_PRT0_INP_DIS
.set WBO2_RE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set WBO2_RE__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WBO2_RE__LCD_EN, CYREG_PRT0_LCD_EN
.set WBO2_RE__MASK, 0x02
.set WBO2_RE__PORT, 0
.set WBO2_RE__PRT, CYREG_PRT0_PRT
.set WBO2_RE__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WBO2_RE__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WBO2_RE__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WBO2_RE__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WBO2_RE__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WBO2_RE__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WBO2_RE__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WBO2_RE__PS, CYREG_PRT0_PS
.set WBO2_RE__SHIFT, 1
.set WBO2_RE__SLW, CYREG_PRT0_SLW

/* WBO2_RE_OUT */
.set WBO2_RE_OUT__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set WBO2_RE_OUT__0__MASK, 0x01
.set WBO2_RE_OUT__0__PC, CYREG_PRT0_PC0
.set WBO2_RE_OUT__0__PORT, 0
.set WBO2_RE_OUT__0__SHIFT, 0
.set WBO2_RE_OUT__AG, CYREG_PRT0_AG
.set WBO2_RE_OUT__AMUX, CYREG_PRT0_AMUX
.set WBO2_RE_OUT__BIE, CYREG_PRT0_BIE
.set WBO2_RE_OUT__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WBO2_RE_OUT__BYP, CYREG_PRT0_BYP
.set WBO2_RE_OUT__CTL, CYREG_PRT0_CTL
.set WBO2_RE_OUT__DM0, CYREG_PRT0_DM0
.set WBO2_RE_OUT__DM1, CYREG_PRT0_DM1
.set WBO2_RE_OUT__DM2, CYREG_PRT0_DM2
.set WBO2_RE_OUT__DR, CYREG_PRT0_DR
.set WBO2_RE_OUT__INP_DIS, CYREG_PRT0_INP_DIS
.set WBO2_RE_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set WBO2_RE_OUT__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WBO2_RE_OUT__LCD_EN, CYREG_PRT0_LCD_EN
.set WBO2_RE_OUT__MASK, 0x01
.set WBO2_RE_OUT__PORT, 0
.set WBO2_RE_OUT__PRT, CYREG_PRT0_PRT
.set WBO2_RE_OUT__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WBO2_RE_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WBO2_RE_OUT__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WBO2_RE_OUT__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WBO2_RE_OUT__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WBO2_RE_OUT__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WBO2_RE_OUT__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WBO2_RE_OUT__PS, CYREG_PRT0_PS
.set WBO2_RE_OUT__SHIFT, 0
.set WBO2_RE_OUT__SLW, CYREG_PRT0_SLW

/* WBO2_RE_VREF */
.set WBO2_RE_VREF__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set WBO2_RE_VREF__0__MASK, 0x08
.set WBO2_RE_VREF__0__PC, CYREG_PRT0_PC3
.set WBO2_RE_VREF__0__PORT, 0
.set WBO2_RE_VREF__0__SHIFT, 3
.set WBO2_RE_VREF__AG, CYREG_PRT0_AG
.set WBO2_RE_VREF__AMUX, CYREG_PRT0_AMUX
.set WBO2_RE_VREF__BIE, CYREG_PRT0_BIE
.set WBO2_RE_VREF__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WBO2_RE_VREF__BYP, CYREG_PRT0_BYP
.set WBO2_RE_VREF__CTL, CYREG_PRT0_CTL
.set WBO2_RE_VREF__DM0, CYREG_PRT0_DM0
.set WBO2_RE_VREF__DM1, CYREG_PRT0_DM1
.set WBO2_RE_VREF__DM2, CYREG_PRT0_DM2
.set WBO2_RE_VREF__DR, CYREG_PRT0_DR
.set WBO2_RE_VREF__INP_DIS, CYREG_PRT0_INP_DIS
.set WBO2_RE_VREF__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set WBO2_RE_VREF__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WBO2_RE_VREF__LCD_EN, CYREG_PRT0_LCD_EN
.set WBO2_RE_VREF__MASK, 0x08
.set WBO2_RE_VREF__PORT, 0
.set WBO2_RE_VREF__PRT, CYREG_PRT0_PRT
.set WBO2_RE_VREF__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WBO2_RE_VREF__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WBO2_RE_VREF__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WBO2_RE_VREF__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WBO2_RE_VREF__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WBO2_RE_VREF__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WBO2_RE_VREF__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WBO2_RE_VREF__PS, CYREG_PRT0_PS
.set WBO2_RE_VREF__SHIFT, 3
.set WBO2_RE_VREF__SLW, CYREG_PRT0_SLW

/* WBO2_RI */
.set WBO2_RI__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set WBO2_RI__0__MASK, 0x20
.set WBO2_RI__0__PC, CYREG_PRT0_PC5
.set WBO2_RI__0__PORT, 0
.set WBO2_RI__0__SHIFT, 5
.set WBO2_RI__AG, CYREG_PRT0_AG
.set WBO2_RI__AMUX, CYREG_PRT0_AMUX
.set WBO2_RI__BIE, CYREG_PRT0_BIE
.set WBO2_RI__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WBO2_RI__BYP, CYREG_PRT0_BYP
.set WBO2_RI__CTL, CYREG_PRT0_CTL
.set WBO2_RI__DM0, CYREG_PRT0_DM0
.set WBO2_RI__DM1, CYREG_PRT0_DM1
.set WBO2_RI__DM2, CYREG_PRT0_DM2
.set WBO2_RI__DR, CYREG_PRT0_DR
.set WBO2_RI__INP_DIS, CYREG_PRT0_INP_DIS
.set WBO2_RI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set WBO2_RI__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WBO2_RI__LCD_EN, CYREG_PRT0_LCD_EN
.set WBO2_RI__MASK, 0x20
.set WBO2_RI__PORT, 0
.set WBO2_RI__PRT, CYREG_PRT0_PRT
.set WBO2_RI__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WBO2_RI__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WBO2_RI__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WBO2_RI__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WBO2_RI__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WBO2_RI__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WBO2_RI__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WBO2_RI__PS, CYREG_PRT0_PS
.set WBO2_RI__SHIFT, 5
.set WBO2_RI__SLW, CYREG_PRT0_SLW

/* WBO2_DMA */
.set WBO2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set WBO2_DMA__DRQ_NUMBER, 10
.set WBO2_DMA__NUMBEROF_TDS, 0
.set WBO2_DMA__PRIORITY, 2
.set WBO2_DMA__TERMIN_EN, 0
.set WBO2_DMA__TERMIN_SEL, 0
.set WBO2_DMA__TERMOUT0_EN, 1
.set WBO2_DMA__TERMOUT0_SEL, 10
.set WBO2_DMA__TERMOUT1_EN, 0
.set WBO2_DMA__TERMOUT1_SEL, 0

/* WBO2_isr */
.set WBO2_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set WBO2_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set WBO2_isr__INTC_MASK, 0x08
.set WBO2_isr__INTC_NUMBER, 3
.set WBO2_isr__INTC_PRIOR_NUM, 7
.set WBO2_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set WBO2_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set WBO2_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* WBO2_VGND */
.set WBO2_VGND__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set WBO2_VGND__0__MASK, 0x04
.set WBO2_VGND__0__PC, CYREG_PRT0_PC2
.set WBO2_VGND__0__PORT, 0
.set WBO2_VGND__0__SHIFT, 2
.set WBO2_VGND__AG, CYREG_PRT0_AG
.set WBO2_VGND__AMUX, CYREG_PRT0_AMUX
.set WBO2_VGND__BIE, CYREG_PRT0_BIE
.set WBO2_VGND__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WBO2_VGND__BYP, CYREG_PRT0_BYP
.set WBO2_VGND__CTL, CYREG_PRT0_CTL
.set WBO2_VGND__DM0, CYREG_PRT0_DM0
.set WBO2_VGND__DM1, CYREG_PRT0_DM1
.set WBO2_VGND__DM2, CYREG_PRT0_DM2
.set WBO2_VGND__DR, CYREG_PRT0_DR
.set WBO2_VGND__INP_DIS, CYREG_PRT0_INP_DIS
.set WBO2_VGND__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set WBO2_VGND__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WBO2_VGND__LCD_EN, CYREG_PRT0_LCD_EN
.set WBO2_VGND__MASK, 0x04
.set WBO2_VGND__PORT, 0
.set WBO2_VGND__PRT, CYREG_PRT0_PRT
.set WBO2_VGND__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WBO2_VGND__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WBO2_VGND__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WBO2_VGND__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WBO2_VGND__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WBO2_VGND__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WBO2_VGND__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WBO2_VGND__PS, CYREG_PRT0_PS
.set WBO2_VGND__SHIFT, 2
.set WBO2_VGND__SLW, CYREG_PRT0_SLW

/* WBO2_VGND_OPAMP_ABuf */
.set WBO2_VGND_OPAMP_ABuf__CR, CYREG_OPAMP1_CR
.set WBO2_VGND_OPAMP_ABuf__MX, CYREG_OPAMP1_MX
.set WBO2_VGND_OPAMP_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set WBO2_VGND_OPAMP_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set WBO2_VGND_OPAMP_ABuf__PM_ACT_MSK, 0x02
.set WBO2_VGND_OPAMP_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set WBO2_VGND_OPAMP_ABuf__PM_STBY_MSK, 0x02
.set WBO2_VGND_OPAMP_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set WBO2_VGND_OPAMP_ABuf__SW, CYREG_OPAMP1_SW
.set WBO2_VGND_OPAMP_ABuf__TR0, CYREG_OPAMP1_TR0
.set WBO2_VGND_OPAMP_ABuf__TR1, CYREG_OPAMP1_TR1

/* Counter_1ms_CounterHW */
.set Counter_1ms_CounterHW__CAP0, CYREG_TMR1_CAP0
.set Counter_1ms_CounterHW__CAP1, CYREG_TMR1_CAP1
.set Counter_1ms_CounterHW__CFG0, CYREG_TMR1_CFG0
.set Counter_1ms_CounterHW__CFG1, CYREG_TMR1_CFG1
.set Counter_1ms_CounterHW__CFG2, CYREG_TMR1_CFG2
.set Counter_1ms_CounterHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Counter_1ms_CounterHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Counter_1ms_CounterHW__PER0, CYREG_TMR1_PER0
.set Counter_1ms_CounterHW__PER1, CYREG_TMR1_PER1
.set Counter_1ms_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Counter_1ms_CounterHW__PM_ACT_MSK, 0x02
.set Counter_1ms_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Counter_1ms_CounterHW__PM_STBY_MSK, 0x02
.set Counter_1ms_CounterHW__RT0, CYREG_TMR1_RT0
.set Counter_1ms_CounterHW__RT1, CYREG_TMR1_RT1
.set Counter_1ms_CounterHW__SR0, CYREG_TMR1_SR0

/* Counter_1ms_isr */
.set Counter_1ms_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Counter_1ms_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Counter_1ms_isr__INTC_MASK, 0x02
.set Counter_1ms_isr__INTC_NUMBER, 1
.set Counter_1ms_isr__INTC_PRIOR_NUM, 7
.set Counter_1ms_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Counter_1ms_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Counter_1ms_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* WBO2_ADCINC_DEC */
.set WBO2_ADCINC_DEC__COHER, CYREG_DEC_COHER
.set WBO2_ADCINC_DEC__CR, CYREG_DEC_CR
.set WBO2_ADCINC_DEC__DR1, CYREG_DEC_DR1
.set WBO2_ADCINC_DEC__DR2, CYREG_DEC_DR2
.set WBO2_ADCINC_DEC__DR2H, CYREG_DEC_DR2H
.set WBO2_ADCINC_DEC__GCOR, CYREG_DEC_GCOR
.set WBO2_ADCINC_DEC__GCORH, CYREG_DEC_GCORH
.set WBO2_ADCINC_DEC__GVAL, CYREG_DEC_GVAL
.set WBO2_ADCINC_DEC__OCOR, CYREG_DEC_OCOR
.set WBO2_ADCINC_DEC__OCORH, CYREG_DEC_OCORH
.set WBO2_ADCINC_DEC__OCORM, CYREG_DEC_OCORM
.set WBO2_ADCINC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set WBO2_ADCINC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set WBO2_ADCINC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set WBO2_ADCINC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set WBO2_ADCINC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set WBO2_ADCINC_DEC__PM_ACT_MSK, 0x01
.set WBO2_ADCINC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set WBO2_ADCINC_DEC__PM_STBY_MSK, 0x01
.set WBO2_ADCINC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set WBO2_ADCINC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set WBO2_ADCINC_DEC__SR, CYREG_DEC_SR
.set WBO2_ADCINC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set WBO2_ADCINC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set WBO2_ADCINC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set WBO2_ADCINC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set WBO2_ADCINC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set WBO2_ADCINC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set WBO2_ADCINC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set WBO2_ADCINC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* WBO2_ADCINC_DSM */
.set WBO2_ADCINC_DSM__BUF0, CYREG_DSM0_BUF0
.set WBO2_ADCINC_DSM__BUF1, CYREG_DSM0_BUF1
.set WBO2_ADCINC_DSM__BUF2, CYREG_DSM0_BUF2
.set WBO2_ADCINC_DSM__BUF3, CYREG_DSM0_BUF3
.set WBO2_ADCINC_DSM__CLK, CYREG_DSM0_CLK
.set WBO2_ADCINC_DSM__CR0, CYREG_DSM0_CR0
.set WBO2_ADCINC_DSM__CR1, CYREG_DSM0_CR1
.set WBO2_ADCINC_DSM__CR10, CYREG_DSM0_CR10
.set WBO2_ADCINC_DSM__CR11, CYREG_DSM0_CR11
.set WBO2_ADCINC_DSM__CR12, CYREG_DSM0_CR12
.set WBO2_ADCINC_DSM__CR13, CYREG_DSM0_CR13
.set WBO2_ADCINC_DSM__CR14, CYREG_DSM0_CR14
.set WBO2_ADCINC_DSM__CR15, CYREG_DSM0_CR15
.set WBO2_ADCINC_DSM__CR16, CYREG_DSM0_CR16
.set WBO2_ADCINC_DSM__CR17, CYREG_DSM0_CR17
.set WBO2_ADCINC_DSM__CR2, CYREG_DSM0_CR2
.set WBO2_ADCINC_DSM__CR3, CYREG_DSM0_CR3
.set WBO2_ADCINC_DSM__CR4, CYREG_DSM0_CR4
.set WBO2_ADCINC_DSM__CR5, CYREG_DSM0_CR5
.set WBO2_ADCINC_DSM__CR6, CYREG_DSM0_CR6
.set WBO2_ADCINC_DSM__CR7, CYREG_DSM0_CR7
.set WBO2_ADCINC_DSM__CR8, CYREG_DSM0_CR8
.set WBO2_ADCINC_DSM__CR9, CYREG_DSM0_CR9
.set WBO2_ADCINC_DSM__DEM0, CYREG_DSM0_DEM0
.set WBO2_ADCINC_DSM__DEM1, CYREG_DSM0_DEM1
.set WBO2_ADCINC_DSM__MISC, CYREG_DSM0_MISC
.set WBO2_ADCINC_DSM__OUT0, CYREG_DSM0_OUT0
.set WBO2_ADCINC_DSM__OUT1, CYREG_DSM0_OUT1
.set WBO2_ADCINC_DSM__REF0, CYREG_DSM0_REF0
.set WBO2_ADCINC_DSM__REF1, CYREG_DSM0_REF1
.set WBO2_ADCINC_DSM__REF2, CYREG_DSM0_REF2
.set WBO2_ADCINC_DSM__REF3, CYREG_DSM0_REF3
.set WBO2_ADCINC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set WBO2_ADCINC_DSM__SW0, CYREG_DSM0_SW0
.set WBO2_ADCINC_DSM__SW2, CYREG_DSM0_SW2
.set WBO2_ADCINC_DSM__SW3, CYREG_DSM0_SW3
.set WBO2_ADCINC_DSM__SW4, CYREG_DSM0_SW4
.set WBO2_ADCINC_DSM__SW6, CYREG_DSM0_SW6
.set WBO2_ADCINC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set WBO2_ADCINC_DSM__TST0, CYREG_DSM0_TST0
.set WBO2_ADCINC_DSM__TST1, CYREG_DSM0_TST1

/* WBO2_ADCINC_Ext_CP_Clk */
.set WBO2_ADCINC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set WBO2_ADCINC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set WBO2_ADCINC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set WBO2_ADCINC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set WBO2_ADCINC_Ext_CP_Clk__INDEX, 0x00
.set WBO2_ADCINC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WBO2_ADCINC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set WBO2_ADCINC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WBO2_ADCINC_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* WBO2_ADCINC_IRQ */
.set WBO2_ADCINC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set WBO2_ADCINC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set WBO2_ADCINC_IRQ__INTC_MASK, 0x20000000
.set WBO2_ADCINC_IRQ__INTC_NUMBER, 29
.set WBO2_ADCINC_IRQ__INTC_PRIOR_NUM, 7
.set WBO2_ADCINC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set WBO2_ADCINC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set WBO2_ADCINC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* WBO2_ADCINC_theACLK */
.set WBO2_ADCINC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set WBO2_ADCINC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set WBO2_ADCINC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set WBO2_ADCINC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set WBO2_ADCINC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set WBO2_ADCINC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set WBO2_ADCINC_theACLK__INDEX, 0x00
.set WBO2_ADCINC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set WBO2_ADCINC_theACLK__PM_ACT_MSK, 0x01
.set WBO2_ADCINC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set WBO2_ADCINC_theACLK__PM_STBY_MSK, 0x01

/* WBO2_Heater */
.set WBO2_Heater__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set WBO2_Heater__0__MASK, 0x10
.set WBO2_Heater__0__PC, CYREG_PRT12_PC4
.set WBO2_Heater__0__PORT, 12
.set WBO2_Heater__0__SHIFT, 4
.set WBO2_Heater__AG, CYREG_PRT12_AG
.set WBO2_Heater__BIE, CYREG_PRT12_BIE
.set WBO2_Heater__BIT_MASK, CYREG_PRT12_BIT_MASK
.set WBO2_Heater__BYP, CYREG_PRT12_BYP
.set WBO2_Heater__DM0, CYREG_PRT12_DM0
.set WBO2_Heater__DM1, CYREG_PRT12_DM1
.set WBO2_Heater__DM2, CYREG_PRT12_DM2
.set WBO2_Heater__DR, CYREG_PRT12_DR
.set WBO2_Heater__INP_DIS, CYREG_PRT12_INP_DIS
.set WBO2_Heater__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set WBO2_Heater__MASK, 0x10
.set WBO2_Heater__PORT, 12
.set WBO2_Heater__PRT, CYREG_PRT12_PRT
.set WBO2_Heater__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set WBO2_Heater__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set WBO2_Heater__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set WBO2_Heater__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set WBO2_Heater__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set WBO2_Heater__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set WBO2_Heater__PS, CYREG_PRT12_PS
.set WBO2_Heater__SHIFT, 4
.set WBO2_Heater__SIO_CFG, CYREG_PRT12_SIO_CFG
.set WBO2_Heater__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set WBO2_Heater__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set WBO2_Heater__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set WBO2_Heater__SLW, CYREG_PRT12_SLW

/* WBO2_PWM_ADC_PWMUDB */
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set WBO2_PWM_ADC_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__0__POS, 0
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__2__POS, 2
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__3__POS, 3
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB01_MSK
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set WBO2_PWM_ADC_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB01_ST
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB01_A0
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB01_A1
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB01_D0
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB01_D1
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB01_F0
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB01_F1
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set WBO2_PWM_ADC_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL

/* WBO2_DVDAC_IA_DMA */
.set WBO2_DVDAC_IA_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WBO2_DVDAC_IA_DMA__DRQ_NUMBER, 0
.set WBO2_DVDAC_IA_DMA__NUMBEROF_TDS, 0
.set WBO2_DVDAC_IA_DMA__PRIORITY, 2
.set WBO2_DVDAC_IA_DMA__TERMIN_EN, 0
.set WBO2_DVDAC_IA_DMA__TERMIN_SEL, 0
.set WBO2_DVDAC_IA_DMA__TERMOUT0_EN, 0
.set WBO2_DVDAC_IA_DMA__TERMOUT0_SEL, 0
.set WBO2_DVDAC_IA_DMA__TERMOUT1_EN, 0
.set WBO2_DVDAC_IA_DMA__TERMOUT1_SEL, 0

/* WBO2_DVDAC_IA_IntClock */
.set WBO2_DVDAC_IA_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set WBO2_DVDAC_IA_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set WBO2_DVDAC_IA_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set WBO2_DVDAC_IA_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set WBO2_DVDAC_IA_IntClock__INDEX, 0x04
.set WBO2_DVDAC_IA_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WBO2_DVDAC_IA_IntClock__PM_ACT_MSK, 0x10
.set WBO2_DVDAC_IA_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WBO2_DVDAC_IA_IntClock__PM_STBY_MSK, 0x10

/* WBO2_DVDAC_IA_VDAC8_viDAC8 */
.set WBO2_DVDAC_IA_VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set WBO2_DVDAC_IA_VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set WBO2_DVDAC_IA_VDAC8_viDAC8__D, CYREG_DAC2_D
.set WBO2_DVDAC_IA_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WBO2_DVDAC_IA_VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set WBO2_DVDAC_IA_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WBO2_DVDAC_IA_VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set WBO2_DVDAC_IA_VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set WBO2_DVDAC_IA_VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set WBO2_DVDAC_IA_VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set WBO2_DVDAC_IA_VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set WBO2_DVDAC_IA_VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set WBO2_DVDAC_IA_VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set WBO2_DVDAC_IA_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set WBO2_DVDAC_IA_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set WBO2_DVDAC_IA_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set WBO2_DVDAC_IA_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set WBO2_DVDAC_IA_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set WBO2_DVDAC_IA_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set WBO2_DVDAC_IA_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set WBO2_DVDAC_IA_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set WBO2_DVDAC_IA_VDAC8_viDAC8__TST, CYREG_DAC2_TST

/* Micros_Counter_CounterUDB */
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B0_UDB08_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B0_UDB08_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B0_UDB08_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B0_UDB08_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B0_UDB08_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B0_UDB08_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B0_UDB09_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B0_UDB09_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B0_UDB09_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B0_UDB09_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B0_UDB09_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B0_UDB09_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B0_UDB10_A0
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B0_UDB10_A1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B0_UDB10_D0
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B0_UDB10_D1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B0_UDB10_F0
.set Micros_Counter_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B0_UDB10_F1
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Micros_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Micros_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB10_ST

/* Millis_Counter_CounterUDB */
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B1_UDB10_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B1_UDB10_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B1_UDB10_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B1_UDB10_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B1_UDB10_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B1_UDB10_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B1_UDB11_A0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B1_UDB11_A1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B1_UDB11_D0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B1_UDB11_D1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B1_UDB11_F0
.set Millis_Counter_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B1_UDB11_F1
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Millis_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Millis_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB11_ST

/* Ignition_Timer_1_PWMUDB */
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Ignition_Timer_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Ignition_Timer_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Ignition_Timer_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* WBO2_ADC_MUX_CLK */
.set WBO2_ADC_MUX_CLK__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set WBO2_ADC_MUX_CLK__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set WBO2_ADC_MUX_CLK__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set WBO2_ADC_MUX_CLK__CFG2_SRC_SEL_MASK, 0x07
.set WBO2_ADC_MUX_CLK__INDEX, 0x03
.set WBO2_ADC_MUX_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WBO2_ADC_MUX_CLK__PM_ACT_MSK, 0x08
.set WBO2_ADC_MUX_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WBO2_ADC_MUX_CLK__PM_STBY_MSK, 0x08

/* WBO2_Control_Reg */
.set WBO2_Control_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set WBO2_Control_Reg_Sync_ctrl_reg__0__POS, 0
.set WBO2_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set WBO2_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set WBO2_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set WBO2_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set WBO2_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set WBO2_Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set WBO2_Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set WBO2_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set WBO2_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set WBO2_Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set WBO2_Control_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set WBO2_Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set WBO2_Control_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB00_CTL
.set WBO2_Control_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set WBO2_Control_Reg_Sync_ctrl_reg__MASK, 0x01
.set WBO2_Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set WBO2_Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set WBO2_Control_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB00_MSK

/* WBO2_PWM8_Heater_PWMUDB */
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set WBO2_PWM8_Heater_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__0__POS, 0
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__2__POS, 2
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__3__POS, 3
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set WBO2_PWM8_Heater_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB11_ST
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB11_A0
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB11_A1
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB11_D0
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB11_D1
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB11_F0
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB11_F1
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set WBO2_PWM8_Heater_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* Injection_Timer_1_PWMUDB */
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Injection_Timer_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set Injection_Timer_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Injection_Timer_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1

/* BootloaderResetTimer_TimerHW */
.set BootloaderResetTimer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set BootloaderResetTimer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set BootloaderResetTimer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set BootloaderResetTimer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set BootloaderResetTimer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set BootloaderResetTimer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set BootloaderResetTimer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set BootloaderResetTimer_TimerHW__PER0, CYREG_TMR0_PER0
.set BootloaderResetTimer_TimerHW__PER1, CYREG_TMR0_PER1
.set BootloaderResetTimer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set BootloaderResetTimer_TimerHW__PM_ACT_MSK, 0x01
.set BootloaderResetTimer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set BootloaderResetTimer_TimerHW__PM_STBY_MSK, 0x01
.set BootloaderResetTimer_TimerHW__RT0, CYREG_TMR0_RT0
.set BootloaderResetTimer_TimerHW__RT1, CYREG_TMR0_RT1
.set BootloaderResetTimer_TimerHW__SR0, CYREG_TMR0_SR0

/* Ignition_Control_Reg_1 */
.set Ignition_Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Ignition_Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Ignition_Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Ignition_Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Ignition_Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Ignition_Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Ignition_Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Ignition_Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Ignition_Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Ignition_Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Ignition_Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Ignition_Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Ignition_Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Ignition_Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Ignition_Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Ignition_Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Ignition_Control_Reg_1_Sync_ctrl_reg__MASK, 0x01
.set Ignition_Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Ignition_Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Ignition_Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* Injection_Control_Reg_1 */
.set Injection_Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Injection_Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Injection_Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Injection_Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Injection_Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Injection_Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Injection_Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Injection_Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Injection_Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Injection_Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Injection_Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Injection_Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Injection_Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Injection_Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Injection_Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Injection_Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Injection_Control_Reg_1_Sync_ctrl_reg__MASK, 0x01
.set Injection_Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Injection_Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Injection_Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* BootloaderResetInterrupt */
.set BootloaderResetInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set BootloaderResetInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set BootloaderResetInterrupt__INTC_MASK, 0x01
.set BootloaderResetInterrupt__INTC_NUMBER, 0
.set BootloaderResetInterrupt__INTC_PRIOR_NUM, 7
.set BootloaderResetInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set BootloaderResetInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set BootloaderResetInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CrankTriggerCaptureCounter_CounterUDB */
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set CrankTriggerCaptureCounter_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CrankTriggerCaptureCounter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__MASK, 0x77
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set CrankTriggerCaptureCounter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB13_ST

/* CrankTriggerCaptureCounter_isr */
.set CrankTriggerCaptureCounter_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CrankTriggerCaptureCounter_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CrankTriggerCaptureCounter_isr__INTC_MASK, 0x04
.set CrankTriggerCaptureCounter_isr__INTC_NUMBER, 2
.set CrankTriggerCaptureCounter_isr__INTC_PRIOR_NUM, 7
.set CrankTriggerCaptureCounter_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set CrankTriggerCaptureCounter_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CrankTriggerCaptureCounter_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24666666
.set BCLK__BUS_CLK__KHZ, 24666
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x2000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000801C
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x2000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU3_INTTYPE6
.set Dedicated_Output__MASK, 0x40
.set Dedicated_Output__PC, CYREG_PRT3_PC6
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 6
.set Dedicated_Output_1__INTTYPE, CYREG_PICU3_INTTYPE7
.set Dedicated_Output_1__MASK, 0x80
.set Dedicated_Output_1__PC, CYREG_PRT3_PC7
.set Dedicated_Output_1__PORT, 3
.set Dedicated_Output_1__SHIFT, 7
.set DMA_CHANNELS_USED__MASK0, 0x00000401
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
