#
# Copyright 2008-2013 Ettus Research LLC
#

##################################################
# Project Setup
##################################################
TOP_MODULE = e300
BUILD_DIR = $(abspath build$(ISE))

# set me in a custom makefile
CUSTOM_SRCS =
CUSTOM_DEFS =

##################################################
# Include other makefiles
##################################################

include ../Makefile.common

include ../../lib/control/Makefile.srcs
include ../../lib/fifo/Makefile.srcs
include ../../lib/zynq_fifo/Makefile.srcs
include ../../lib/control/Makefile.srcs
include ../../lib/timing/Makefile.srcs
include ../../lib/packet_proc/Makefile.srcs
include ../../lib/vita/Makefile.srcs
include ../../lib/dsp/Makefile.srcs
include zynq-ps/Makefile.srcs

promgen: $(BIT_FILE)
	promgen -w -p bin -c FF -o $(BIN_FILE) -b -s 4096 -u 00000000 $< -bpi_dc parallel -data_width 32

##################################################
# Git Hash
##################################################
export SHORT_HASH = $(shell ../git-hash.sh)

##################################################
# Project Properties
##################################################
export PROJECT_PROPERTIES := \
family "Zynq" \
device XC7Z020 \
package CLG484 \
speed -1 \
top_level_module_type "HDL" \
synthesis_tool "XST (VHDL/Verilog)" \
simulator "ISim (VHDL/Verilog)" \
"Preferred Language" "Verilog" \
"Enable Message Filtering" FALSE \
"Display Incremental Messages" FALSE 

##################################################
# Sources
##################################################
TOP_SRCS = \
	e300.v \
	e300_core.v \
	master_slave_loopback_tester.v \
	catgen_ddr_cmos.v \
	catcap_ddr_cmos.v \
	$(CHIPSCOPE_SRCS) \
	coregen/axi_datamover_v3_00_a.xco \
	coregen/fifo_4k_2clk.v \
	coregen/fifo_short_2clk.xco \
	radio.v \
	e300.ucf \
	timing.ucf \
	rf_board.ucf

CHIPSCOPE_SRCS = \
	chipscope/chipscope_icon.v \
	chipscope/chipscope_icon.xco \
	chipscope/chipscope_ila.v \
	chipscope/chipscope_ila.xco

SOURCES = \
	$(abspath $(TOP_SRCS)) \
	$(ZYNQ_PS_SRCS) \
	$(ZYNQ_FIFO_SRCS) \
	$(FIFO_SRCS) \
	$(VITA_SRCS) \
	$(TIMING_SRCS) \
	$(DSP_SRCS) \
	$(PACKET_PROC_SRCS) \
	$(CONTROL_LIB_SRCS)

##################################################
# Process Properties
##################################################
SYNTHESIZE_PROPERTIES = \
"Number of Clock Buffers" 8 \
"Pack I/O Registers into IOBs" Yes \
"Optimization Effort" High \
"Optimize Instantiated Primitives" TRUE \
"Register Balancing" Yes \
"Use Clock Enable" Auto \
"Use Synchronous Reset" Auto \
"Use Synchronous Set" Auto \
"Verilog Macros" "GIT_HASH=$(SHORT_HASH)"

TRANSLATE_PROPERTIES = \
"Macro Search Path" "$(shell pwd)/../../coregen/"

MAP_PROPERTIES = \
"Generate Detailed MAP Report" TRUE \
"Allow Logic Optimization Across Hierarchy" TRUE \
"Pack I/O Registers/Latches into IOBs" "For Inputs and Outputs" \
"Combinatorial Logic Optimization" TRUE \
"Register Duplication" ON

PLACE_ROUTE_PROPERTIES = \
"Place & Route Effort Level (Overall)" High 

STATIC_TIMING_PROPERTIES = \
"Number of Paths in Error/Verbose Report" 10 \
"Report Type" "Error Report"

GEN_PROG_FILE_PROPERTIES = \
"Create Binary Configuration File" TRUE \
"Done (Output Events)" 5 \
"Enable Bitstream Compression" TRUE \
"Enable Outputs (Output Events)" 6 

SIM_MODEL_PROPERTIES = ""
