<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln48_fu_685_p2" SOURCE="atax_no_taffo.c:48" VARIABLE="icmp_ln48" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_691_p2" SOURCE="atax_no_taffo.c:48" VARIABLE="add_ln48" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_1" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_1" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_2" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_2" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_3" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_3" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_4" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_4" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_5" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_5" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_6" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_6" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_7" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_7" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_8" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_8" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_9" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_9" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_s" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_32" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_10" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_33" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_11" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_34" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_12" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_35" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_13" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_36" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U3" SOURCE="atax_no_taffo.c:55" VARIABLE="mul7_14" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:55" VARIABLE="tmp_37" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:60" VARIABLE="add" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_1" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_1" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_2" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_2" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_3" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_3" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_4" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_4" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_5" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_5" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_6" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_6" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_7" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_7" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_8" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_8" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_9" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_9" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_s" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_s" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_10" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_10" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_11" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_11" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_12" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_12" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_13" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_13" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U4" SOURCE="atax_no_taffo.c:60" VARIABLE="mul18_14" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="atax_no_taffo.c:60" VARIABLE="add19_14" MODULE="atax_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="atax" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="atax" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
