# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../riscv.srcs/sources_1/ip/cpuclk" \
"../../../../riscv.srcs/sources_1/ip/RAM/sim/RAM.v" \
"../../../../riscv.srcs/sources_1/ip/ROM/sim/ROM.v" \
"../../../../riscv.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" \
"../../../../riscv.srcs/sources_1/ip/cpuclk/cpuclk.v" \
"../../../../riscv.srcs/sources_1/new/alu.v" \
"../../../../riscv.srcs/sources_1/new/data_memory.v" \
"../../../../riscv.srcs/sources_1/new/decoder.v" \
"../../../../riscv.srcs/sources_1/new/instruction_fetch.v" \
"../../../../riscv.srcs/sources_1/new/top.v" \
"../../../../riscv.srcs/sim_1/new/top_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
