tst r0, r1 
addeq r0, r2, r1 
mvn r1, r0 
and r3, r0, r1, lsl #31 
add r3, r3, r3 
