/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  reg [17:0] celloutsig_0_20z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [30:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [22:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~in_data[176];
  assign celloutsig_0_5z = ~in_data[57];
  assign celloutsig_0_7z = ~celloutsig_0_3z[4];
  assign celloutsig_0_8z = ~celloutsig_0_3z[5];
  assign celloutsig_0_25z = ~celloutsig_0_2z;
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_1_5z = ~((in_data[186] | celloutsig_1_4z) & celloutsig_1_2z);
  assign celloutsig_1_7z = ~((celloutsig_1_5z | in_data[116]) & celloutsig_1_1z);
  assign celloutsig_1_9z = ~((in_data[154] | celloutsig_1_4z) & celloutsig_1_7z);
  assign celloutsig_1_18z = ~((celloutsig_1_4z | celloutsig_1_12z) & celloutsig_1_9z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[8] | celloutsig_0_0z[0]) & celloutsig_0_0z[6]);
  assign celloutsig_1_12z = celloutsig_1_10z[4] | in_data[166];
  assign celloutsig_0_11z = celloutsig_0_7z | celloutsig_0_0z[6];
  assign celloutsig_0_12z = celloutsig_0_2z | celloutsig_0_7z;
  assign celloutsig_0_2z = in_data[41] | celloutsig_0_0z[1];
  assign celloutsig_0_31z = celloutsig_0_20z[14] | celloutsig_0_27z[7];
  assign celloutsig_1_1z = in_data[159] | celloutsig_1_0z[15];
  assign celloutsig_0_0z = in_data[30:21] ~^ in_data[11:2];
  assign celloutsig_1_6z = { in_data[146:133], celloutsig_1_1z } ~^ { celloutsig_1_0z[13:5], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_3z = { in_data[23:10], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } ~^ in_data[51:21];
  assign celloutsig_1_10z = { celloutsig_1_6z[3:0], celloutsig_1_5z, celloutsig_1_2z } ~^ { in_data[109:108], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_27z = { celloutsig_0_20z[17:13], celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_11z } ~^ { celloutsig_0_20z[10:1], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[143:121] ~^ in_data[161:139];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_20z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_0_20z = { celloutsig_0_3z[29:13], celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_3z = { in_data[167:164], celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, in_data[176], celloutsig_0_3z[4], celloutsig_0_31z };
endmodule
