/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  wire [14:0] _01_;
  reg [4:0] _02_;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [26:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [27:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_1z | ~(celloutsig_1_1z);
  assign celloutsig_1_11z = celloutsig_1_10z[3] | ~(celloutsig_1_2z);
  assign celloutsig_1_12z = celloutsig_1_8z[3] | ~(celloutsig_1_11z);
  assign celloutsig_0_11z = celloutsig_0_7z[1] | ~(celloutsig_0_3z);
  assign celloutsig_1_0z = in_data[109:105] + in_data[179:175];
  assign celloutsig_1_3z = { celloutsig_1_0z[4:3], celloutsig_1_2z, celloutsig_1_0z } + { in_data[131:130], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_2z } + { in_data[112:105], celloutsig_1_2z };
  assign celloutsig_0_7z = in_data[88:85] + _00_;
  assign celloutsig_0_2z = { in_data[62:59], _00_, _01_[6:0] } + in_data[77:63];
  reg [10:0] _12_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _12_ <= 11'h000;
    else _12_ <= in_data[49:39];
  assign { _00_, _01_[6:0] } = _12_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 5'h00;
    else _02_ <= celloutsig_0_4z[23:19];
  assign celloutsig_1_7z = { in_data[171], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z } & in_data[171:168];
  assign celloutsig_1_6z = in_data[179:171] == in_data[133:125];
  assign celloutsig_1_19z = 4'hf % { 2'h3, celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_0_9z = celloutsig_0_7z % { 1'h1, in_data[42:40] };
  assign celloutsig_0_15z = { celloutsig_0_9z, celloutsig_0_12z } % { 1'h1, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z, in_data[0] };
  assign celloutsig_1_8z = { celloutsig_1_5z[4:1], celloutsig_1_6z, celloutsig_1_2z } % { 1'h1, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[96] & in_data[97];
  assign celloutsig_0_3z = _01_[6] & celloutsig_0_2z[6];
  assign celloutsig_0_31z = celloutsig_0_9z[1] & celloutsig_0_15z[0];
  assign celloutsig_0_32z = | { _02_, celloutsig_0_4z[15:10], celloutsig_0_3z };
  assign celloutsig_1_9z = | { celloutsig_1_4z[27:23], celloutsig_1_0z };
  assign celloutsig_0_12z = | { _00_, _01_[6:2] };
  assign celloutsig_0_1z = | in_data[75:61];
  assign celloutsig_1_4z = { in_data[133:112], celloutsig_1_0z, celloutsig_1_2z } ~^ in_data[159:132];
  assign celloutsig_1_10z = { celloutsig_1_4z[18:14], celloutsig_1_2z } ~^ celloutsig_1_5z[7:2];
  assign celloutsig_0_4z = { in_data[77:63], _00_, _01_[6:0], celloutsig_0_1z } ~^ { celloutsig_0_3z, celloutsig_0_2z, _00_, _01_[6:0] };
  assign _01_[14:7] = { in_data[62:59], _00_ };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { 1'h1, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
