PPA Report for decoder_delay_comp
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 16
FF Count: 15
IO Count: 38
Cell Count: 101

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1168.22 MHz
Reg-to-Reg Critical Path Delay: 0.653 ns

POWER METRICS:
-------------
Total Power Consumption: 0.464 W
