// Seed: 1561948644
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output tri id_2,
    output wor id_3
);
  assign id_2 = 1 ? 1 ^ 1 : id_1;
endmodule
module module_1 (
    output wire id_0,
    input  wire id_1,
    output wire id_2,
    output tri0 id_3
    , id_5
);
  wire id_6;
  wire id_7;
  wire id_8;
  module_0(
      id_2, id_1, id_3, id_0
  ); id_9(
      .id_0(id_3),
      .id_1(1),
      .id_2(1'b0),
      .id_3(1 == 1),
      .id_4(1),
      .id_5(id_2 & id_6),
      .id_6(1),
      .id_7(),
      .id_8(id_5),
      .id_9(id_7),
      .id_10(1)
  );
endmodule
