// Seed: 1858836572
module module_0 (
    output wand id_0,
    output wire id_1
);
  logic [1 : 1] id_3;
  ;
  wire id_4 = id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    output wand id_6,
    input supply1 id_7,
    input wand id_8,
    output tri0 id_9,
    input supply1 id_10,
    output tri id_11,
    input uwire id_12,
    output tri0 id_13
);
  wire id_15;
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_11
  );
endmodule
