Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 782b9af31b794a8abbede3b9354ca979 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'iobus_addr' on this module [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv:22]
ERROR: [VRFC 10-3180] cannot find port 'iobus_out' on this module [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv:21]
ERROR: [VRFC 10-3180] cannot find port 'iobus_wr' on this module [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv:20]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv:19]
ERROR: [VRFC 10-3180] cannot find port 'iobus_in' on this module [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv:18]
ERROR: [VRFC 10-3180] cannot find port 'intr' on this module [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv:17]
ERROR: [VRFC 10-3180] cannot find port 'RST' on this module [Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
