
*** Running vivado
    with args -log module4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source module4.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source module4.tcl -notrace
Command: synth_design -top module4 -part xc7z010clg225-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13240 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 608.371 ; gain = 242.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'module4' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module4.vhd:51]
	Parameter w bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter m bound to: 3 - type: integer 
	Parameter p bound to: 7 - type: integer 
	Parameter w bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter m bound to: 3 - type: integer 
	Parameter p bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'module1' declared at 'C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:36' bound to instance 'm1' of component 'module1' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module4.vhd:88]
INFO: [Synth 8-638] synthesizing module 'module1' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:47]
	Parameter w bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter m bound to: 3 - type: integer 
	Parameter p bound to: 7 - type: integer 
WARNING: [Synth 8-302] global signal 'a12' treated as architecture-local [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/my_package.vhd:24]
WARNING: [Synth 8-302] global signal 'a21' treated as architecture-local [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/my_package.vhd:25]
WARNING: [Synth 8-302] global signal 'b' treated as architecture-local [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/my_package.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element A_reg[1,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[1,2] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[1,3] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[1,4] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[1,5] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[1,6] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[1,7] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[2,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[2,2] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[2,3] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[2,4] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[2,5] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[2,6] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[2,7] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[3,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[3,2] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[3,3] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[3,4] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[3,5] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[3,6] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[3,7] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[4,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[4,2] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[4,3] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[4,4] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[4,5] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[4,6] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[4,7] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[5,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[5,2] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[5,3] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[5,4] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[5,5] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[5,6] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[5,7] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[6,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[6,2] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[6,3] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[6,4] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[6,5] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[6,6] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[6,7] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[7,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[7,2] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[7,3] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[7,4] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[7,5] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[7,6] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element A_reg[7,7] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element AX_reg[1,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element AX_reg[2,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element AX_reg[3,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element AX_reg[4,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element AX_reg[5,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element AX_reg[6,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element AX_reg[7,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'module1' (1#1) [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module1.vhd:47]
	Parameter w bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter m bound to: 3 - type: integer 
	Parameter p bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'module2' declared at 'C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module2.vhd:6' bound to instance 'm2' of component 'module2' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module4.vhd:90]
INFO: [Synth 8-638] synthesizing module 'module2' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module2.vhd:17]
	Parameter w bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter m bound to: 3 - type: integer 
	Parameter p bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'module2' (2#1) [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module2.vhd:17]
	Parameter w bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter m bound to: 3 - type: integer 
	Parameter p bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'module3' declared at 'C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:6' bound to instance 'm3' of component 'module3' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module4.vhd:92]
INFO: [Synth 8-638] synthesizing module 'module3' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:16]
	Parameter w bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
	Parameter m bound to: 3 - type: integer 
	Parameter p bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element DA_reg[1,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[1,2] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[1,3] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[1,4] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[1,5] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[1,6] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[1,7] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[2,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[2,2] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[2,3] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[2,4] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[2,5] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[2,6] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[2,7] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[3,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[3,2] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[3,3] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[3,4] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[3,5] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[3,6] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[3,7] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[4,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[4,2] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[4,3] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[4,4] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[4,5] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[4,6] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[4,7] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[5,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[5,2] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[5,3] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[5,4] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[5,5] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[5,6] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[5,7] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[6,1] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[6,2] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[6,3] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[6,4] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[6,5] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[6,6] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element DA_reg[6,7] was removed.  [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:25]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'G_reg[5,6][15:0]' into 'G_reg[5,5][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'G_reg[5,7][15:0]' into 'G_reg[5,5][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'G_reg[6,5][15:0]' into 'G_reg[5,5][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'G_reg[6,6][15:0]' into 'G_reg[5,5][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'G_reg[6,7][15:0]' into 'G_reg[5,5][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'G_reg[7,5][15:0]' into 'G_reg[5,5][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'G_reg[7,6][15:0]' into 'G_reg[5,5][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'G_reg[7,7][15:0]' into 'G_reg[5,5][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'module3' (3#1) [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:16]
INFO: [Synth 8-4471] merging register 'algorithm_iteration_reg[31:0]' into 'algorithm_iteration_v_reg[31:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module4.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'module4' (4#1) [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module4.vhd:51]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][15]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][14]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][13]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][12]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][11]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][10]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][9]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][8]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][7]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][6]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][5]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][4]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][3]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][2]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][1]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,1][0]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][15]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][14]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][13]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][12]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][11]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][10]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][9]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][8]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][7]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][6]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][5]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][4]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][3]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][2]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][1]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,2][0]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][15]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][14]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][13]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][12]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][11]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][10]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][9]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][8]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][7]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][6]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][5]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][4]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][3]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][2]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][1]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,3][0]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][15]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][14]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][13]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][12]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][11]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][10]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][9]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][8]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][7]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][6]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][5]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][4]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][3]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][2]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][1]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[1,4][0]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][15]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][14]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][13]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][12]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][11]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][10]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][9]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][8]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][7]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][6]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][5]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][4]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][3]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][2]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][1]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,1][0]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][15]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][14]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][13]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][12]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][11]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][10]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][9]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][8]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][7]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][6]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][5]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][4]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][3]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][2]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][1]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,2][0]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,3][15]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,3][14]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,3][13]
WARNING: [Synth 8-3331] design module2 has unconnected port A11[2,3][12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 681.266 ; gain = 315.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 681.266 ; gain = 315.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 681.266 ; gain = 315.027
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 681.266 ; gain = 315.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   7 Input     32 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 7     
+---Registers : 
	               16 Bit    Registers := 71    
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module module4 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 7     
+---Registers : 
	               16 Bit    Registers := 23    
	                1 Bit    Registers := 3     
Module module1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 7     
Module module3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 41    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'A11_select_reg' into 'X_select_reg' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module4.vhd:133]
INFO: [Synth 8-4471] merging register 'm3/G_reg[1,3][15:0]' into 'm3/G_reg[1,2][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'm3/G_reg[1,4][15:0]' into 'm3/G_reg[1,2][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'm3/G_reg[2,1][15:0]' into 'm3/G_reg[1,2][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'm3/G_reg[2,3][15:0]' into 'm3/G_reg[1,2][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'm3/G_reg[2,4][15:0]' into 'm3/G_reg[1,2][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'm3/G_reg[3,1][15:0]' into 'm3/G_reg[1,2][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'm3/G_reg[3,2][15:0]' into 'm3/G_reg[1,2][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'm3/G_reg[3,4][15:0]' into 'm3/G_reg[1,2][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'm3/G_reg[4,1][15:0]' into 'm3/G_reg[1,2][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'm3/G_reg[4,2][15:0]' into 'm3/G_reg[1,2][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
INFO: [Synth 8-4471] merging register 'm3/G_reg[4,3][15:0]' into 'm3/G_reg[1,2][15:0]' [C:/Users/Amir/vivadoprojects/Phase01/phase01.srcs/sources_1/new/module3.vhd:39]
DSP Report: Generating DSP finish8, operation Mode is: A2*B2.
DSP Report: register m3/G_reg[1,7] is absorbed into DSP finish8.
DSP Report: register m1/F_reg[7,1] is absorbed into DSP finish8.
DSP Report: operator finish8 is absorbed into DSP finish8.
DSP Report: Generating DSP finish8, operation Mode is: A2*B2.
DSP Report: register m3/G_reg[2,7] is absorbed into DSP finish8.
DSP Report: register m1/F_reg[7,1] is absorbed into DSP finish8.
DSP Report: operator finish8 is absorbed into DSP finish8.
DSP Report: Generating DSP finish7, operation Mode is: C+A2*B2.
DSP Report: register m1/F_reg[1,1] is absorbed into DSP finish7.
DSP Report: register m3/G_reg[1,2] is absorbed into DSP finish7.
DSP Report: operator finish7 is absorbed into DSP finish7.
DSP Report: operator finish13 is absorbed into DSP finish7.
DSP Report: Generating DSP finish7, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[6,1] is absorbed into DSP finish7.
DSP Report: register m3/G_reg[2,6] is absorbed into DSP finish7.
DSP Report: operator finish7 is absorbed into DSP finish7.
DSP Report: operator finish9 is absorbed into DSP finish7.
DSP Report: Generating DSP finish7, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[5,1] is absorbed into DSP finish7.
DSP Report: register m3/G_reg[2,5] is absorbed into DSP finish7.
DSP Report: operator finish7 is absorbed into DSP finish7.
DSP Report: operator finish10 is absorbed into DSP finish7.
DSP Report: Generating DSP finish7, operation Mode is: A2*B2.
DSP Report: register m1/F_reg[7,1] is absorbed into DSP finish7.
DSP Report: register m3/G_reg[3,7] is absorbed into DSP finish7.
DSP Report: operator finish7 is absorbed into DSP finish7.
DSP Report: Generating DSP finish6, operation Mode is: C+A2*B2.
DSP Report: register m1/F_reg[1,1] is absorbed into DSP finish6.
DSP Report: register m3/G_reg[1,2] is absorbed into DSP finish6.
DSP Report: operator finish6 is absorbed into DSP finish6.
DSP Report: operator finish13 is absorbed into DSP finish6.
DSP Report: Generating DSP finish6, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[6,1] is absorbed into DSP finish6.
DSP Report: register m3/G_reg[3,6] is absorbed into DSP finish6.
DSP Report: operator finish6 is absorbed into DSP finish6.
DSP Report: operator finish8 is absorbed into DSP finish6.
DSP Report: Generating DSP finish6, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[5,1] is absorbed into DSP finish6.
DSP Report: register m3/G_reg[3,5] is absorbed into DSP finish6.
DSP Report: operator finish6 is absorbed into DSP finish6.
DSP Report: operator finish9 is absorbed into DSP finish6.
DSP Report: Generating DSP finish6, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[4,1] is absorbed into DSP finish6.
DSP Report: register m3/G_reg[1,2] is absorbed into DSP finish6.
DSP Report: operator finish6 is absorbed into DSP finish6.
DSP Report: operator finish11 is absorbed into DSP finish6.
DSP Report: Generating DSP m2/DA11_reg[3,3], operation Mode is: (A*B)'.
DSP Report: register m2/DA11_reg[3,3] is absorbed into DSP m2/DA11_reg[3,3].
DSP Report: operator m2/DA11_reg[3,3]0 is absorbed into DSP m2/DA11_reg[3,3].
DSP Report: Generating DSP m3/R, operation Mode is: A*B.
DSP Report: operator m3/R is absorbed into DSP m3/R.
DSP Report: Generating DSP R, operation Mode is: A*B.
DSP Report: operator R is absorbed into DSP R.
DSP Report: Generating DSP finish6, operation Mode is: A2*B2.
DSP Report: register m1/F_reg[7,1] is absorbed into DSP finish6.
DSP Report: register m3/G_reg[4,7] is absorbed into DSP finish6.
DSP Report: operator finish6 is absorbed into DSP finish6.
DSP Report: Generating DSP finish5, operation Mode is: C+A2*B2.
DSP Report: register m1/F_reg[1,1] is absorbed into DSP finish5.
DSP Report: register m3/G_reg[1,2] is absorbed into DSP finish5.
DSP Report: operator finish5 is absorbed into DSP finish5.
DSP Report: operator finish13 is absorbed into DSP finish5.
DSP Report: Generating DSP finish5, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[6,1] is absorbed into DSP finish5.
DSP Report: register m3/G_reg[4,6] is absorbed into DSP finish5.
DSP Report: operator finish5 is absorbed into DSP finish5.
DSP Report: operator finish7 is absorbed into DSP finish5.
DSP Report: Generating DSP finish5, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[5,1] is absorbed into DSP finish5.
DSP Report: register m3/G_reg[4,5] is absorbed into DSP finish5.
DSP Report: operator finish5 is absorbed into DSP finish5.
DSP Report: operator finish8 is absorbed into DSP finish5.
DSP Report: Generating DSP m2/DA11_reg[4,4], operation Mode is: (A*B)'.
DSP Report: register m2/DA11_reg[4,4] is absorbed into DSP m2/DA11_reg[4,4].
DSP Report: operator m2/DA11_reg[4,4]0 is absorbed into DSP m2/DA11_reg[4,4].
DSP Report: Generating DSP m3/R, operation Mode is: A*B.
DSP Report: operator m3/R is absorbed into DSP m3/R.
DSP Report: Generating DSP finish5, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[4,1] is absorbed into DSP finish5.
DSP Report: register m3/G_reg[4,4] is absorbed into DSP finish5.
DSP Report: operator finish5 is absorbed into DSP finish5.
DSP Report: operator finish9 is absorbed into DSP finish5.
DSP Report: Generating DSP finish5, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[3,1] is absorbed into DSP finish5.
DSP Report: register m3/G_reg[1,2] is absorbed into DSP finish5.
DSP Report: operator finish5 is absorbed into DSP finish5.
DSP Report: operator finish12 is absorbed into DSP finish5.
DSP Report: Generating DSP R, operation Mode is: A*B.
DSP Report: operator R is absorbed into DSP R.
DSP Report: Generating DSP m1/F_reg[2,1]4, operation Mode is: A*B.
DSP Report: operator m1/F_reg[2,1]4 is absorbed into DSP m1/F_reg[2,1]4.
DSP Report: Generating DSP m1/F_reg[2,1]0, operation Mode is: C+A*B.
DSP Report: operator m1/F_reg[2,1]0 is absorbed into DSP m1/F_reg[2,1]0.
DSP Report: operator m1/F_reg[2,1]6 is absorbed into DSP m1/F_reg[2,1]0.
DSP Report: Generating DSP m1/F_reg[2,1]0, operation Mode is: PCIN+A*B.
DSP Report: operator m1/F_reg[2,1]0 is absorbed into DSP m1/F_reg[2,1]0.
DSP Report: operator m1/F_reg[2,1]5 is absorbed into DSP m1/F_reg[2,1]0.
DSP Report: Generating DSP m1/F_reg[2,1]0, operation Mode is: PCIN+A*B.
DSP Report: operator m1/F_reg[2,1]0 is absorbed into DSP m1/F_reg[2,1]0.
DSP Report: operator m1/F_reg[2,1]6 is absorbed into DSP m1/F_reg[2,1]0.
DSP Report: Generating DSP m1/F_reg[2,1]0, operation Mode is: PCIN+A:B+C.
DSP Report: operator m1/F_reg[2,1]0 is absorbed into DSP m1/F_reg[2,1]0.
DSP Report: Generating DSP finish5, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[2,1] is absorbed into DSP finish5.
DSP Report: register m3/G_reg[1,2] is absorbed into DSP finish5.
DSP Report: operator finish5 is absorbed into DSP finish5.
DSP Report: operator finish13 is absorbed into DSP finish5.
DSP Report: Generating DSP m1/F_reg[3,1]4, operation Mode is: A*B.
DSP Report: operator m1/F_reg[3,1]4 is absorbed into DSP m1/F_reg[3,1]4.
DSP Report: Generating DSP m1/F_reg[3,1]0, operation Mode is: C+A*B.
DSP Report: operator m1/F_reg[3,1]0 is absorbed into DSP m1/F_reg[3,1]0.
DSP Report: operator m1/F_reg[3,1]6 is absorbed into DSP m1/F_reg[3,1]0.
DSP Report: Generating DSP m1/F_reg[3,1]0, operation Mode is: PCIN+A*B.
DSP Report: operator m1/F_reg[3,1]0 is absorbed into DSP m1/F_reg[3,1]0.
DSP Report: operator m1/F_reg[3,1]5 is absorbed into DSP m1/F_reg[3,1]0.
DSP Report: Generating DSP m1/F_reg[3,1]0, operation Mode is: PCIN+A*B.
DSP Report: operator m1/F_reg[3,1]0 is absorbed into DSP m1/F_reg[3,1]0.
DSP Report: operator m1/F_reg[3,1]6 is absorbed into DSP m1/F_reg[3,1]0.
DSP Report: Generating DSP m1/F_reg[3,1]0, operation Mode is: PCIN+A:B+C.
DSP Report: operator m1/F_reg[3,1]0 is absorbed into DSP m1/F_reg[3,1]0.
DSP Report: Generating DSP finish6, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[3,1] is absorbed into DSP finish6.
DSP Report: register m3/G_reg[3,3] is absorbed into DSP finish6.
DSP Report: operator finish6 is absorbed into DSP finish6.
DSP Report: operator finish11 is absorbed into DSP finish6.
DSP Report: Generating DSP finish6, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[2,1] is absorbed into DSP finish6.
DSP Report: register m3/G_reg[1,2] is absorbed into DSP finish6.
DSP Report: operator finish6 is absorbed into DSP finish6.
DSP Report: operator finish13 is absorbed into DSP finish6.
DSP Report: Generating DSP R, operation Mode is: A*B.
DSP Report: operator R is absorbed into DSP R.
DSP Report: Generating DSP m1/F_reg[4,1]4, operation Mode is: A*B.
DSP Report: operator m1/F_reg[4,1]4 is absorbed into DSP m1/F_reg[4,1]4.
DSP Report: Generating DSP m1/F_reg[4,1]0, operation Mode is: C+A*B.
DSP Report: operator m1/F_reg[4,1]0 is absorbed into DSP m1/F_reg[4,1]0.
DSP Report: operator m1/F_reg[4,1]6 is absorbed into DSP m1/F_reg[4,1]0.
DSP Report: Generating DSP m1/F_reg[4,1]0, operation Mode is: PCIN+A*B.
DSP Report: operator m1/F_reg[4,1]0 is absorbed into DSP m1/F_reg[4,1]0.
DSP Report: operator m1/F_reg[4,1]5 is absorbed into DSP m1/F_reg[4,1]0.
DSP Report: Generating DSP m1/F_reg[4,1]0, operation Mode is: PCIN+A*B.
DSP Report: operator m1/F_reg[4,1]0 is absorbed into DSP m1/F_reg[4,1]0.
DSP Report: operator m1/F_reg[4,1]6 is absorbed into DSP m1/F_reg[4,1]0.
DSP Report: Generating DSP m1/F_reg[4,1]0, operation Mode is: PCIN+A:B+C.
DSP Report: operator m1/F_reg[4,1]0 is absorbed into DSP m1/F_reg[4,1]0.
DSP Report: Generating DSP finish7, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[4,1] is absorbed into DSP finish7.
DSP Report: register m3/G_reg[1,2] is absorbed into DSP finish7.
DSP Report: operator finish7 is absorbed into DSP finish7.
DSP Report: operator finish11 is absorbed into DSP finish7.
DSP Report: Generating DSP finish7, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[3,1] is absorbed into DSP finish7.
DSP Report: register m3/G_reg[1,2] is absorbed into DSP finish7.
DSP Report: operator finish7 is absorbed into DSP finish7.
DSP Report: operator finish12 is absorbed into DSP finish7.
DSP Report: Generating DSP m2/DA11_reg[2,2], operation Mode is: (A*B)'.
DSP Report: register m2/DA11_reg[2,2] is absorbed into DSP m2/DA11_reg[2,2].
DSP Report: operator m2/DA11_reg[2,2]0 is absorbed into DSP m2/DA11_reg[2,2].
DSP Report: Generating DSP m3/R, operation Mode is: A*B.
DSP Report: operator m3/R is absorbed into DSP m3/R.
DSP Report: Generating DSP finish7, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[2,1] is absorbed into DSP finish7.
DSP Report: register m3/G_reg[2,2] is absorbed into DSP finish7.
DSP Report: operator finish7 is absorbed into DSP finish7.
DSP Report: operator finish13 is absorbed into DSP finish7.
DSP Report: Generating DSP m1/F_reg[1,1]4, operation Mode is: A*B.
DSP Report: operator m1/F_reg[1,1]4 is absorbed into DSP m1/F_reg[1,1]4.
DSP Report: Generating DSP R, operation Mode is: A*B.
DSP Report: operator R is absorbed into DSP R.
DSP Report: Generating DSP m1/F_reg[1,1]0, operation Mode is: C+A*B.
DSP Report: operator m1/F_reg[1,1]0 is absorbed into DSP m1/F_reg[1,1]0.
DSP Report: operator m1/F_reg[1,1]6 is absorbed into DSP m1/F_reg[1,1]0.
DSP Report: Generating DSP m1/F_reg[1,1]0, operation Mode is: PCIN+A*B.
DSP Report: operator m1/F_reg[1,1]0 is absorbed into DSP m1/F_reg[1,1]0.
DSP Report: operator m1/F_reg[1,1]5 is absorbed into DSP m1/F_reg[1,1]0.
DSP Report: Generating DSP m1/F_reg[1,1]0, operation Mode is: PCIN+A*B.
DSP Report: operator m1/F_reg[1,1]0 is absorbed into DSP m1/F_reg[1,1]0.
DSP Report: operator m1/F_reg[1,1]6 is absorbed into DSP m1/F_reg[1,1]0.
DSP Report: Generating DSP m1/F_reg[1,1]0, operation Mode is: PCIN+A:B+C.
DSP Report: operator m1/F_reg[1,1]0 is absorbed into DSP m1/F_reg[1,1]0.
DSP Report: Generating DSP finish7, operation Mode is: C+A2*B2.
DSP Report: register m3/G_reg[1,1] is absorbed into DSP finish7.
DSP Report: register m1/F_reg[1,1] is absorbed into DSP finish7.
DSP Report: operator finish7 is absorbed into DSP finish7.
DSP Report: operator finish13 is absorbed into DSP finish7.
DSP Report: Generating DSP finish7, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[6,1] is absorbed into DSP finish7.
DSP Report: register m3/G_reg[1,6] is absorbed into DSP finish7.
DSP Report: operator finish7 is absorbed into DSP finish7.
DSP Report: operator finish9 is absorbed into DSP finish7.
DSP Report: Generating DSP finish7, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[5,1] is absorbed into DSP finish7.
DSP Report: register m3/G_reg[1,5] is absorbed into DSP finish7.
DSP Report: operator finish7 is absorbed into DSP finish7.
DSP Report: operator finish10 is absorbed into DSP finish7.
DSP Report: Generating DSP finish7, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[4,1] is absorbed into DSP finish7.
DSP Report: register m3/G_reg[1,2] is absorbed into DSP finish7.
DSP Report: operator finish7 is absorbed into DSP finish7.
DSP Report: operator finish11 is absorbed into DSP finish7.
DSP Report: Generating DSP finish7, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[3,1] is absorbed into DSP finish7.
DSP Report: register m3/G_reg[1,2] is absorbed into DSP finish7.
DSP Report: operator finish7 is absorbed into DSP finish7.
DSP Report: operator finish12 is absorbed into DSP finish7.
DSP Report: Generating DSP finish7, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[2,1] is absorbed into DSP finish7.
DSP Report: register m3/G_reg[1,2] is absorbed into DSP finish7.
DSP Report: operator finish7 is absorbed into DSP finish7.
DSP Report: operator finish13 is absorbed into DSP finish7.
DSP Report: Generating DSP m2/DA11_reg[1,1], operation Mode is: (A*B)'.
DSP Report: register m2/DA11_reg[1,1] is absorbed into DSP m2/DA11_reg[1,1].
DSP Report: operator m2/DA11_reg[1,1]0 is absorbed into DSP m2/DA11_reg[1,1].
DSP Report: Generating DSP m3/R, operation Mode is: A*B.
DSP Report: operator m3/R is absorbed into DSP m3/R.
DSP Report: Generating DSP finish5, operation Mode is: (A:0x0)'*B2.
DSP Report: register m3/G_reg[5,5] is absorbed into DSP finish5.
DSP Report: register m1/F_reg[7,1] is absorbed into DSP finish5.
DSP Report: operator finish5 is absorbed into DSP finish5.
DSP Report: Generating DSP finish4, operation Mode is: C+A2*B2.
DSP Report: register m3/G_reg[5,1] is absorbed into DSP finish4.
DSP Report: register m1/F_reg[1,1] is absorbed into DSP finish4.
DSP Report: operator finish4 is absorbed into DSP finish4.
DSP Report: operator finish10 is absorbed into DSP finish4.
DSP Report: Generating DSP finish4, operation Mode is: PCIN+(A:0x0)'*B2.
DSP Report: register m1/F_reg[6,1] is absorbed into DSP finish4.
DSP Report: register m3/G_reg[5,5] is absorbed into DSP finish4.
DSP Report: operator finish4 is absorbed into DSP finish4.
DSP Report: operator finish6 is absorbed into DSP finish4.
DSP Report: Generating DSP finish4, operation Mode is: PCIN+(A:0x0)'*B2.
DSP Report: register m1/F_reg[5,1] is absorbed into DSP finish4.
DSP Report: register m3/G_reg[5,5] is absorbed into DSP finish4.
DSP Report: operator finish4 is absorbed into DSP finish4.
DSP Report: operator finish7 is absorbed into DSP finish4.
DSP Report: Generating DSP finish4, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[4,1] is absorbed into DSP finish4.
DSP Report: register m3/G_reg[5,4] is absorbed into DSP finish4.
DSP Report: operator finish4 is absorbed into DSP finish4.
DSP Report: operator finish8 is absorbed into DSP finish4.
DSP Report: Generating DSP finish4, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[3,1] is absorbed into DSP finish4.
DSP Report: register m3/G_reg[5,3] is absorbed into DSP finish4.
DSP Report: operator finish4 is absorbed into DSP finish4.
DSP Report: operator finish9 is absorbed into DSP finish4.
DSP Report: Generating DSP finish4, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[2,1] is absorbed into DSP finish4.
DSP Report: register m3/G_reg[5,2] is absorbed into DSP finish4.
DSP Report: operator finish4 is absorbed into DSP finish4.
DSP Report: operator finish10 is absorbed into DSP finish4.
DSP Report: Generating DSP finish3, operation Mode is: C+A2*B2.
DSP Report: register m3/G_reg[6,1] is absorbed into DSP finish3.
DSP Report: register m1/F_reg[1,1] is absorbed into DSP finish3.
DSP Report: operator finish3 is absorbed into DSP finish3.
DSP Report: operator finish9 is absorbed into DSP finish3.
DSP Report: Generating DSP finish3, operation Mode is: PCIN+(A:0x0)'*B2.
DSP Report: register m1/F_reg[6,1] is absorbed into DSP finish3.
DSP Report: register m3/G_reg[5,5] is absorbed into DSP finish3.
DSP Report: operator finish3 is absorbed into DSP finish3.
DSP Report: operator finish6 is absorbed into DSP finish3.
DSP Report: Generating DSP finish3, operation Mode is: PCIN+(A:0x0)'*B2.
DSP Report: register m1/F_reg[5,1] is absorbed into DSP finish3.
DSP Report: register m3/G_reg[5,5] is absorbed into DSP finish3.
DSP Report: operator finish3 is absorbed into DSP finish3.
DSP Report: operator finish7 is absorbed into DSP finish3.
DSP Report: Generating DSP finish3, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[4,1] is absorbed into DSP finish3.
DSP Report: register m3/G_reg[6,4] is absorbed into DSP finish3.
DSP Report: operator finish3 is absorbed into DSP finish3.
DSP Report: operator finish7 is absorbed into DSP finish3.
DSP Report: Generating DSP finish3, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[3,1] is absorbed into DSP finish3.
DSP Report: register m3/G_reg[6,3] is absorbed into DSP finish3.
DSP Report: operator finish3 is absorbed into DSP finish3.
DSP Report: operator finish8 is absorbed into DSP finish3.
DSP Report: Generating DSP finish3, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[2,1] is absorbed into DSP finish3.
DSP Report: register m3/G_reg[6,2] is absorbed into DSP finish3.
DSP Report: operator finish3 is absorbed into DSP finish3.
DSP Report: operator finish9 is absorbed into DSP finish3.
DSP Report: Generating DSP finish2, operation Mode is: C+A2*B2.
DSP Report: register m3/G_reg[7,1] is absorbed into DSP finish2.
DSP Report: register m1/F_reg[1,1] is absorbed into DSP finish2.
DSP Report: operator finish2 is absorbed into DSP finish2.
DSP Report: operator finish8 is absorbed into DSP finish2.
DSP Report: Generating DSP finish2, operation Mode is: PCIN+(A:0x0)'*B2.
DSP Report: register m1/F_reg[6,1] is absorbed into DSP finish2.
DSP Report: register m3/G_reg[5,5] is absorbed into DSP finish2.
DSP Report: operator finish2 is absorbed into DSP finish2.
DSP Report: operator finish6 is absorbed into DSP finish2.
DSP Report: Generating DSP finish2, operation Mode is: PCIN+(A:0x0)'*B2.
DSP Report: register m1/F_reg[5,1] is absorbed into DSP finish2.
DSP Report: register m3/G_reg[5,5] is absorbed into DSP finish2.
DSP Report: operator finish2 is absorbed into DSP finish2.
DSP Report: operator finish7 is absorbed into DSP finish2.
DSP Report: Generating DSP finish2, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[4,1] is absorbed into DSP finish2.
DSP Report: register m3/G_reg[7,4] is absorbed into DSP finish2.
DSP Report: operator finish2 is absorbed into DSP finish2.
DSP Report: operator finish6 is absorbed into DSP finish2.
DSP Report: Generating DSP finish2, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[3,1] is absorbed into DSP finish2.
DSP Report: register m3/G_reg[7,3] is absorbed into DSP finish2.
DSP Report: operator finish2 is absorbed into DSP finish2.
DSP Report: operator finish7 is absorbed into DSP finish2.
DSP Report: Generating DSP finish2, operation Mode is: PCIN+A2*B2.
DSP Report: register m1/F_reg[2,1] is absorbed into DSP finish2.
DSP Report: register m3/G_reg[7,2] is absorbed into DSP finish2.
DSP Report: operator finish2 is absorbed into DSP finish2.
DSP Report: operator finish8 is absorbed into DSP finish2.
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,4][1]' (FD) to 'm3/G_reg[7,4][2]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,4][2]' (FD) to 'm3/G_reg[7,4][3]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,4][3]' (FD) to 'm3/G_reg[7,4][4]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,4][4]' (FD) to 'm3/G_reg[7,4][5]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,4][5]' (FD) to 'm3/G_reg[7,4][6]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,4][6]' (FD) to 'm3/G_reg[7,4][7]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,4][7]' (FD) to 'm3/G_reg[7,4][8]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,4][8]' (FD) to 'm3/G_reg[7,4][9]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,4][9]' (FD) to 'm3/G_reg[7,4][10]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,4][10]' (FD) to 'm3/G_reg[7,4][11]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,4][11]' (FD) to 'm3/G_reg[7,4][12]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,4][12]' (FD) to 'm3/G_reg[7,4][13]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,4][13]' (FD) to 'm3/G_reg[7,4][14]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,4][14]' (FD) to 'm3/G_reg[7,4][15]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,3][1]' (FD) to 'm3/G_reg[7,3][2]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,3][2]' (FD) to 'm3/G_reg[7,3][3]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,3][3]' (FD) to 'm3/G_reg[7,3][4]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,3][4]' (FD) to 'm3/G_reg[7,3][5]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,3][5]' (FD) to 'm3/G_reg[7,3][6]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,3][6]' (FD) to 'm3/G_reg[7,3][7]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,3][7]' (FD) to 'm3/G_reg[7,3][8]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,3][8]' (FD) to 'm3/G_reg[7,3][9]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,3][9]' (FD) to 'm3/G_reg[7,3][10]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,3][10]' (FD) to 'm3/G_reg[7,3][11]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,3][11]' (FD) to 'm3/G_reg[7,3][12]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,3][12]' (FD) to 'm3/G_reg[7,3][13]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,3][13]' (FD) to 'm3/G_reg[7,3][14]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,3][14]' (FD) to 'm3/G_reg[7,3][15]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,2][1]' (FD) to 'm3/G_reg[7,2][2]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,2][2]' (FD) to 'm3/G_reg[7,2][3]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,2][3]' (FD) to 'm3/G_reg[7,2][4]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,2][4]' (FD) to 'm3/G_reg[7,2][5]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,2][5]' (FD) to 'm3/G_reg[7,2][6]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,2][6]' (FD) to 'm3/G_reg[7,2][7]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,2][7]' (FD) to 'm3/G_reg[7,2][8]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,2][8]' (FD) to 'm3/G_reg[7,2][9]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,2][9]' (FD) to 'm3/G_reg[7,2][10]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,2][10]' (FD) to 'm3/G_reg[7,2][11]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,2][11]' (FD) to 'm3/G_reg[7,2][12]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,2][12]' (FD) to 'm3/G_reg[7,2][13]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,2][13]' (FD) to 'm3/G_reg[7,2][14]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,2][14]' (FD) to 'm3/G_reg[7,2][15]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,1][1]' (FD) to 'm3/G_reg[7,1][2]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,1][2]' (FD) to 'm3/G_reg[7,1][3]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,1][3]' (FD) to 'm3/G_reg[7,1][4]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,1][4]' (FD) to 'm3/G_reg[7,1][5]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,1][5]' (FD) to 'm3/G_reg[7,1][6]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,1][6]' (FD) to 'm3/G_reg[7,1][7]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,1][7]' (FD) to 'm3/G_reg[7,1][8]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,1][8]' (FD) to 'm3/G_reg[7,1][9]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,1][9]' (FD) to 'm3/G_reg[7,1][10]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,1][10]' (FD) to 'm3/G_reg[7,1][11]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,1][11]' (FD) to 'm3/G_reg[7,1][12]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,1][12]' (FD) to 'm3/G_reg[7,1][13]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,1][13]' (FD) to 'm3/G_reg[7,1][14]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[7,1][14]' (FD) to 'm3/G_reg[7,1][15]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,4][1]' (FD) to 'm3/G_reg[6,4][2]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,4][2]' (FD) to 'm3/G_reg[6,4][3]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,4][3]' (FD) to 'm3/G_reg[6,4][4]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,4][4]' (FD) to 'm3/G_reg[6,4][5]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,4][5]' (FD) to 'm3/G_reg[6,4][6]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,4][6]' (FD) to 'm3/G_reg[6,4][7]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,4][7]' (FD) to 'm3/G_reg[6,4][8]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,4][8]' (FD) to 'm3/G_reg[6,4][9]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,4][9]' (FD) to 'm3/G_reg[6,4][10]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,4][10]' (FD) to 'm3/G_reg[6,4][11]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,4][11]' (FD) to 'm3/G_reg[6,4][12]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,4][12]' (FD) to 'm3/G_reg[6,4][13]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,4][13]' (FD) to 'm3/G_reg[6,4][14]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,4][14]' (FD) to 'm3/G_reg[6,4][15]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,3][1]' (FD) to 'm3/G_reg[6,3][2]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,3][2]' (FD) to 'm3/G_reg[6,3][3]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,3][3]' (FD) to 'm3/G_reg[6,3][4]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,3][4]' (FD) to 'm3/G_reg[6,3][5]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,3][5]' (FD) to 'm3/G_reg[6,3][6]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,3][6]' (FD) to 'm3/G_reg[6,3][7]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,3][7]' (FD) to 'm3/G_reg[6,3][8]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,3][8]' (FD) to 'm3/G_reg[6,3][9]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,3][9]' (FD) to 'm3/G_reg[6,3][10]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,3][10]' (FD) to 'm3/G_reg[6,3][11]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,3][11]' (FD) to 'm3/G_reg[6,3][12]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,3][12]' (FD) to 'm3/G_reg[6,3][13]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,3][13]' (FD) to 'm3/G_reg[6,3][14]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,3][14]' (FD) to 'm3/G_reg[6,3][15]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,2][1]' (FD) to 'm3/G_reg[6,2][2]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,2][2]' (FD) to 'm3/G_reg[6,2][3]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,2][3]' (FD) to 'm3/G_reg[6,2][4]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,2][4]' (FD) to 'm3/G_reg[6,2][5]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,2][5]' (FD) to 'm3/G_reg[6,2][6]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,2][6]' (FD) to 'm3/G_reg[6,2][7]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,2][7]' (FD) to 'm3/G_reg[6,2][8]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,2][8]' (FD) to 'm3/G_reg[6,2][9]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,2][9]' (FD) to 'm3/G_reg[6,2][10]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,2][10]' (FD) to 'm3/G_reg[6,2][11]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,2][11]' (FD) to 'm3/G_reg[6,2][12]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,2][12]' (FD) to 'm3/G_reg[6,2][13]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,2][13]' (FD) to 'm3/G_reg[6,2][14]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,2][14]' (FD) to 'm3/G_reg[6,2][15]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,1][1]' (FD) to 'm3/G_reg[6,1][2]'
INFO: [Synth 8-3886] merging instance 'm3/G_reg[6,1][2]' (FD) to 'm3/G_reg[6,1][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m3/G_reg[1,2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m3/G_reg[1,5][15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 845.465 ; gain = 479.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|module4     | A2*B2            | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module4     | A2*B2            | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | C+A2*B2          | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|module4     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module4     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module4     | A2*B2            | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | C+A2*B2          | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|module4     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module4     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module2     | (A*B)'           | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|module3     | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module4     | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module4     | A2*B2            | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | C+A2*B2          | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|module4     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module4     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module2     | (A*B)'           | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|module3     | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module4     | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module1     | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module1     | C+A*B            | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|module1     | PCIN+A*B         | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A*B         | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module4     | PCIN+A:B+C       | 30     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module1     | C+A*B            | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|module1     | PCIN+A*B         | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A*B         | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module4     | PCIN+A:B+C       | 30     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module4     | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module1     | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module1     | C+A*B            | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|module1     | PCIN+A*B         | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A*B         | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module4     | PCIN+A:B+C       | 30     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module2     | (A*B)'           | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|module3     | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module4     | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module1     | C+A*B            | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|module1     | PCIN+A*B         | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A*B         | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module4     | PCIN+A:B+C       | 30     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|module4     | C+A2*B2          | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|module4     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module4     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module2     | (A*B)'           | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|module3     | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|module4     | (A:0x0)'*B2      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module4     | C+A2*B2          | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|module4     | PCIN+(A:0x0)'*B2 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module4     | PCIN+(A:0x0)'*B2 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module4     | C+A2*B2          | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|module4     | PCIN+(A:0x0)'*B2 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module4     | PCIN+(A:0x0)'*B2 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module4     | C+A2*B2          | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|module4     | PCIN+(A:0x0)'*B2 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module4     | PCIN+(A:0x0)'*B2 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|module1     | PCIN+A2*B2       | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 858.094 ; gain = 491.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 858.094 ; gain = 491.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 858.156 ; gain = 491.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 858.156 ; gain = 491.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 858.156 ; gain = 491.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 858.156 ; gain = 491.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 858.156 ; gain = 491.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 858.156 ; gain = 491.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    90|
|3     |DSP48E1 |    74|
|4     |LUT1    |    69|
|5     |LUT2    |   208|
|6     |LUT3    |    53|
|7     |LUT4    |    45|
|8     |LUT5    |     1|
|9     |LUT6    |     4|
|10    |FDRE    |   466|
|11    |IBUF    |     1|
|12    |OBUF    |  1187|
+------+--------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |  2199|
|2     |  m1     |module1 |    20|
|3     |  m2     |module2 |    80|
|4     |  m3     |module3 |   144|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 858.156 ; gain = 491.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 507 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 858.156 ; gain = 491.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 858.156 ; gain = 491.918
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 870.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'module4' is not ideal for floorplanning, since the cellview 'module4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 964.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:48 . Memory (MB): peak = 964.520 ; gain = 623.109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 964.520 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Amir/vivadoprojects/Phase01/phase01.runs/synth_1/module4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file module4_utilization_synth.rpt -pb module4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  6 11:33:38 2020...
