digraph "CFG for '_Z23ComputeLaplacianInPlacePfi' function" {
	label="CFG for '_Z23ComputeLaplacianInPlacePfi' function";

	Node0x4993160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = mul i32 %3, %8\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %11 = add i32 %9, %10\l  %12 = icmp ult i32 %11, %1\l  br i1 %12, label %13, label %93\l|{<s0>T|<s1>F}}"];
	Node0x4993160:s0 -> Node0x4995060;
	Node0x4993160:s1 -> Node0x49950f0;
	Node0x4995060 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%13:\l13:                                               \l  %14 = mul i32 %11, %1\l  %15 = zext i32 %14 to i64\l  %16 = getelementptr inbounds float, float addrspace(1)* %0, i64 %15\l  %17 = icmp sgt i32 %1, 0\l  br i1 %17, label %18, label %93\l|{<s0>T|<s1>F}}"];
	Node0x4995060:s0 -> Node0x49954e0;
	Node0x4995060:s1 -> Node0x49950f0;
	Node0x49954e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%18:\l18:                                               \l  %19 = zext i32 %11 to i64\l  %20 = getelementptr inbounds float, float addrspace(1)* %16, i64 %19\l  %21 = and i32 %1, 3\l  %22 = icmp ult i32 %1, 4\l  br i1 %22, label %74, label %23\l|{<s0>T|<s1>F}}"];
	Node0x49954e0:s0 -> Node0x4995870;
	Node0x49954e0:s1 -> Node0x49958c0;
	Node0x49958c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%23:\l23:                                               \l  %24 = and i32 %1, -4\l  br label %25\l}"];
	Node0x49958c0 -> Node0x4995ac0;
	Node0x4995ac0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%25:\l25:                                               \l  %26 = phi i32 [ 0, %23 ], [ %71, %70 ]\l  %27 = phi i32 [ 0, %23 ], [ %72, %70 ]\l  %28 = icmp eq i32 %26, %11\l  br i1 %28, label %37, label %29\l|{<s0>T|<s1>F}}"];
	Node0x4995ac0:s0 -> Node0x4995ea0;
	Node0x4995ac0:s1 -> Node0x4995f30;
	Node0x4995f30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%29:\l29:                                               \l  %30 = zext i32 %26 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %16, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7\l  %33 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %34 = fadd contract float %32, %33\l  store float %34, float addrspace(1)* %20, align 4, !tbaa !7\l  %35 = load float, float addrspace(1)* %31, align 4, !tbaa !7\l  %36 = fneg contract float %35\l  store float %36, float addrspace(1)* %31, align 4, !tbaa !7\l  br label %37\l}"];
	Node0x4995f30 -> Node0x4995ea0;
	Node0x4995ea0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%37:\l37:                                               \l  %38 = or i32 %26, 1\l  %39 = icmp eq i32 %38, %11\l  br i1 %39, label %48, label %40\l|{<s0>T|<s1>F}}"];
	Node0x4995ea0:s0 -> Node0x4996ed0;
	Node0x4995ea0:s1 -> Node0x4996f20;
	Node0x4996f20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%40:\l40:                                               \l  %41 = zext i32 %38 to i64\l  %42 = getelementptr inbounds float, float addrspace(1)* %16, i64 %41\l  %43 = load float, float addrspace(1)* %42, align 4, !tbaa !7\l  %44 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %45 = fadd contract float %43, %44\l  store float %45, float addrspace(1)* %20, align 4, !tbaa !7\l  %46 = load float, float addrspace(1)* %42, align 4, !tbaa !7\l  %47 = fneg contract float %46\l  store float %47, float addrspace(1)* %42, align 4, !tbaa !7\l  br label %48\l}"];
	Node0x4996f20 -> Node0x4996ed0;
	Node0x4996ed0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%48:\l48:                                               \l  %49 = or i32 %26, 2\l  %50 = icmp eq i32 %49, %11\l  br i1 %50, label %59, label %51\l|{<s0>T|<s1>F}}"];
	Node0x4996ed0:s0 -> Node0x49976a0;
	Node0x4996ed0:s1 -> Node0x49976f0;
	Node0x49976f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%51:\l51:                                               \l  %52 = zext i32 %49 to i64\l  %53 = getelementptr inbounds float, float addrspace(1)* %16, i64 %52\l  %54 = load float, float addrspace(1)* %53, align 4, !tbaa !7\l  %55 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %56 = fadd contract float %54, %55\l  store float %56, float addrspace(1)* %20, align 4, !tbaa !7\l  %57 = load float, float addrspace(1)* %53, align 4, !tbaa !7\l  %58 = fneg contract float %57\l  store float %58, float addrspace(1)* %53, align 4, !tbaa !7\l  br label %59\l}"];
	Node0x49976f0 -> Node0x49976a0;
	Node0x49976a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%59:\l59:                                               \l  %60 = or i32 %26, 3\l  %61 = icmp eq i32 %60, %11\l  br i1 %61, label %70, label %62\l|{<s0>T|<s1>F}}"];
	Node0x49976a0:s0 -> Node0x4995bb0;
	Node0x49976a0:s1 -> Node0x4997e30;
	Node0x4997e30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%62:\l62:                                               \l  %63 = zext i32 %60 to i64\l  %64 = getelementptr inbounds float, float addrspace(1)* %16, i64 %63\l  %65 = load float, float addrspace(1)* %64, align 4, !tbaa !7\l  %66 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %67 = fadd contract float %65, %66\l  store float %67, float addrspace(1)* %20, align 4, !tbaa !7\l  %68 = load float, float addrspace(1)* %64, align 4, !tbaa !7\l  %69 = fneg contract float %68\l  store float %69, float addrspace(1)* %64, align 4, !tbaa !7\l  br label %70\l}"];
	Node0x4997e30 -> Node0x4995bb0;
	Node0x4995bb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%70:\l70:                                               \l  %71 = add nuw nsw i32 %26, 4\l  %72 = add i32 %27, 4\l  %73 = icmp eq i32 %72, %24\l  br i1 %73, label %74, label %25, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4995bb0:s0 -> Node0x4995870;
	Node0x4995bb0:s1 -> Node0x4995ac0;
	Node0x4995870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%74:\l74:                                               \l  %75 = phi i32 [ 0, %18 ], [ %71, %70 ]\l  %76 = icmp eq i32 %21, 0\l  br i1 %76, label %93, label %77\l|{<s0>T|<s1>F}}"];
	Node0x4995870:s0 -> Node0x49950f0;
	Node0x4995870:s1 -> Node0x4998a50;
	Node0x4998a50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%77:\l77:                                               \l  %78 = phi i32 [ %90, %89 ], [ %75, %74 ]\l  %79 = phi i32 [ %91, %89 ], [ 0, %74 ]\l  %80 = icmp eq i32 %78, %11\l  br i1 %80, label %89, label %81\l|{<s0>T|<s1>F}}"];
	Node0x4998a50:s0 -> Node0x4998b50;
	Node0x4998a50:s1 -> Node0x4998d90;
	Node0x4998d90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%81:\l81:                                               \l  %82 = zext i32 %78 to i64\l  %83 = getelementptr inbounds float, float addrspace(1)* %16, i64 %82\l  %84 = load float, float addrspace(1)* %83, align 4, !tbaa !7\l  %85 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %86 = fadd contract float %84, %85\l  store float %86, float addrspace(1)* %20, align 4, !tbaa !7\l  %87 = load float, float addrspace(1)* %83, align 4, !tbaa !7\l  %88 = fneg contract float %87\l  store float %88, float addrspace(1)* %83, align 4, !tbaa !7\l  br label %89\l}"];
	Node0x4998d90 -> Node0x4998b50;
	Node0x4998b50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%89:\l89:                                               \l  %90 = add nuw nsw i32 %78, 1\l  %91 = add i32 %79, 1\l  %92 = icmp eq i32 %91, %21\l  br i1 %92, label %93, label %77, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x4998b50:s0 -> Node0x49950f0;
	Node0x4998b50:s1 -> Node0x4998a50;
	Node0x49950f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%93:\l93:                                               \l  ret void\l}"];
}
