.idea
ll
l
**/*~
**/*.vvp
**/*.log
**/*.swp
**/*.vcd
**/a.out
**/*.v.out
**/*.class

**/.old
/verilog/_old/
**/venv*/
**/old/
*/ll
**/nohup*
**/*.1
**/ll
uart.out
**/*.swo
out/
build/
.gradle/
.classpath
.project
.settings
verilog/assembler/bin
verilog/assembler/antlr
verilog/assembler/.vscode
*.out
