// Seed: 1678978687
module module_0 (
    output tri1 id_0,
    output wor id_1,
    output supply0 id_2,
    input supply0 id_3
);
  parameter id_5 = 1;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output wor id_2,
    output uwire id_3
    , id_10,
    input tri0 id_4,
    input wor id_5,
    output wand id_6,
    input wand id_7,
    output supply1 id_8
);
  assign id_10 = -1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_1,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output supply0 id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
endmodule
module module_3 #(
    parameter id_0 = 32'd62
) (
    input supply1 _id_0,
    input supply1 id_1,
    input supply1 id_2
);
  logic [id_0 : id_0] id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
