// Seed: 528769517
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin
    id_3 = 1;
    id_4 <= id_1;
  end
  assign id_5 = 1'b0;
  wire id_6;
  assign id_5 = 1;
  module_0(
      id_2, id_6, id_3, id_2
  );
endmodule
