scr1_top_tb_ahb
[0;34m---Test:                       sbreak.hex[0m
Break point[0;32mTest passed[0m

#--------------------------------------
# Summary: 1/1 tests passed
#--------------------------------------

- /home/verilog/LABS/Lab_2_scr1/scr1/src/tb/scr1_top_tb_runtests.sv:199: Verilog $finish
