{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@112:122@HdlIdDef", "reg cgs_enable = 1'b1;\nwire [DATA_PATH_WIDTH*8-1:0] ilas_default_data;\n\nwire [NUM_LINKS-1:0] status_sync_masked;\n\ngenvar ii;\ngenvar jj;\n\nsync_bits #(\n  .NUM_OF_BITS (NUM_LINKS))\ni_cdc_sync (\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@113:123", "wire [DATA_PATH_WIDTH*8-1:0] ilas_default_data;\n\nwire [NUM_LINKS-1:0] status_sync_masked;\n\ngenvar ii;\ngenvar jj;\n\nsync_bits #(\n  .NUM_OF_BITS (NUM_LINKS))\ni_cdc_sync (\n  .in_bits(sync),\n"]], "Diff Content": {"Delete": [[117, "genvar ii;\n"]], "Add": []}}