-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "11/30/2015 00:39:08"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	test IS
    PORT (
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(9 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(9 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(0 TO 6);
	HEX1 : BUFFER std_logic_vector(0 TO 6);
	HEX2 : BUFFER std_logic_vector(0 TO 6);
	HEX3 : BUFFER std_logic_vector(0 TO 6);
	HEX4 : BUFFER std_logic_vector(0 TO 6);
	HEX5 : BUFFER std_logic_vector(0 TO 6);
	GPIO_0 : BUFFER std_logic_vector(35 DOWNTO 0);
	AUD_ADCDAT : IN std_logic;
	AUD_BCLK : BUFFER std_logic;
	AUD_ADCLRCK : BUFFER std_logic;
	AUD_DACLRCK : BUFFER std_logic;
	AUD_XCK : BUFFER std_logic;
	AUD_DACDAT : BUFFER std_logic;
	I2C_SDAT : BUFFER std_logic;
	I2C_SCLK : BUFFER std_logic;
	VGA_CLK : BUFFER std_logic;
	VGA_HS : BUFFER std_logic;
	VGA_VS : BUFFER std_logic;
	VGA_BLANK_N : BUFFER std_logic;
	VGA_SYNC_N : BUFFER std_logic;
	VGA_R : BUFFER std_logic_vector(9 DOWNTO 0);
	VGA_G : BUFFER std_logic_vector(9 DOWNTO 0);
	VGA_B : BUFFER std_logic_vector(9 DOWNTO 0)
	);
END test;

-- Design Ports Information
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[8]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[9]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[8]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[9]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[8]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF test IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX1 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX2 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX3 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX4 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX5 : std_logic_vector(0 TO 6);
SIGNAL ww_GPIO_0 : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_BCLK : std_logic;
SIGNAL ww_AUD_ADCLRCK : std_logic;
SIGNAL ww_AUD_DACLRCK : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_I2C_SDAT : std_logic;
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \alm|avc|Add0~61_sumout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \alm|avc|Add0~14\ : std_logic;
SIGNAL \alm|avc|Add0~17_sumout\ : std_logic;
SIGNAL \alm|avc|Add0~18\ : std_logic;
SIGNAL \alm|avc|Add0~21_sumout\ : std_logic;
SIGNAL \alm|avc|Add0~22\ : std_logic;
SIGNAL \alm|avc|Add0~25_sumout\ : std_logic;
SIGNAL \alm|avc|Add0~26\ : std_logic;
SIGNAL \alm|avc|Add0~29_sumout\ : std_logic;
SIGNAL \alm|avc|Add0~30\ : std_logic;
SIGNAL \alm|avc|Add0~33_sumout\ : std_logic;
SIGNAL \alm|avc|Add0~34\ : std_logic;
SIGNAL \alm|avc|Add0~37_sumout\ : std_logic;
SIGNAL \alm|avc|Add0~38\ : std_logic;
SIGNAL \alm|avc|Add0~1_sumout\ : std_logic;
SIGNAL \alm|avc|mI2C_CLK_DIV[11]~DUPLICATE_q\ : std_logic;
SIGNAL \alm|avc|LessThan0~1_combout\ : std_logic;
SIGNAL \alm|avc|Add0~2\ : std_logic;
SIGNAL \alm|avc|Add0~41_sumout\ : std_logic;
SIGNAL \alm|avc|Add0~42\ : std_logic;
SIGNAL \alm|avc|Add0~45_sumout\ : std_logic;
SIGNAL \alm|avc|Add0~46\ : std_logic;
SIGNAL \alm|avc|Add0~49_sumout\ : std_logic;
SIGNAL \alm|avc|Add0~50\ : std_logic;
SIGNAL \alm|avc|Add0~53_sumout\ : std_logic;
SIGNAL \alm|avc|LessThan0~3_combout\ : std_logic;
SIGNAL \alm|avc|LessThan0~2_combout\ : std_logic;
SIGNAL \alm|avc|LessThan0~4_combout\ : std_logic;
SIGNAL \alm|avc|Add0~62\ : std_logic;
SIGNAL \alm|avc|Add0~57_sumout\ : std_logic;
SIGNAL \alm|avc|Add0~58\ : std_logic;
SIGNAL \alm|avc|Add0~5_sumout\ : std_logic;
SIGNAL \alm|avc|Add0~6\ : std_logic;
SIGNAL \alm|avc|Add0~9_sumout\ : std_logic;
SIGNAL \alm|avc|Add0~10\ : std_logic;
SIGNAL \alm|avc|Add0~13_sumout\ : std_logic;
SIGNAL \alm|avc|LessThan0~0_combout\ : std_logic;
SIGNAL \alm|avc|mI2C_CTRL_CLK~0_combout\ : std_logic;
SIGNAL \alm|avc|mI2C_CTRL_CLK~q\ : std_logic;
SIGNAL \alm|avc|u0|SDO~q\ : std_logic;
SIGNAL \alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ : std_logic;
SIGNAL \alm|avc|u0|Add0~1_combout\ : std_logic;
SIGNAL \alm|avc|u0|Mux0~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|SD_COUNTER[4]~2_combout\ : std_logic;
SIGNAL \alm|avc|u0|SD_COUNTER[4]~DUPLICATE_q\ : std_logic;
SIGNAL \alm|avc|u0|SD_COUNTER[2]~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|SD_COUNTER[0]~6_combout\ : std_logic;
SIGNAL \alm|avc|u0|Add0~2_combout\ : std_logic;
SIGNAL \alm|avc|u0|SD_COUNTER[3]~3_combout\ : std_logic;
SIGNAL \alm|avc|u0|SD_COUNTER[3]~DUPLICATE_q\ : std_logic;
SIGNAL \alm|avc|u0|SD_COUNTER[1]~5_combout\ : std_logic;
SIGNAL \alm|avc|u0|Add0~3_combout\ : std_logic;
SIGNAL \alm|avc|u0|SD_COUNTER[2]~4_combout\ : std_logic;
SIGNAL \alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ : std_logic;
SIGNAL \alm|avc|u0|Selector0~1_combout\ : std_logic;
SIGNAL \alm|avc|u0|Selector0~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|END~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|END~q\ : std_logic;
SIGNAL \I2C_SDAT~input_o\ : std_logic;
SIGNAL \alm|avc|u0|ACK2~1_combout\ : std_logic;
SIGNAL \alm|avc|u0|ACK2~2_combout\ : std_logic;
SIGNAL \alm|avc|u0|ACK2~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ACK2~q\ : std_logic;
SIGNAL \alm|avc|u0|Selector4~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ACK1~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ACK1~1_combout\ : std_logic;
SIGNAL \alm|avc|u0|ACK1~q\ : std_logic;
SIGNAL \alm|avc|u0|SD[22]~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ACK3~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ACK3~1_combout\ : std_logic;
SIGNAL \alm|avc|u0|ACK3~2_combout\ : std_logic;
SIGNAL \alm|avc|u0|ACK3~3_combout\ : std_logic;
SIGNAL \alm|avc|u0|ACK3~q\ : std_logic;
SIGNAL \alm|avc|mSetup_ST~12_combout\ : std_logic;
SIGNAL \alm|avc|LUT_INDEX[3]~4_combout\ : std_logic;
SIGNAL \alm|avc|LUT_INDEX[4]~3_combout\ : std_logic;
SIGNAL \alm|avc|LUT_INDEX[5]~1_combout\ : std_logic;
SIGNAL \alm|avc|LUT_INDEX[5]~2_combout\ : std_logic;
SIGNAL \alm|avc|LUT_INDEX[5]~0_combout\ : std_logic;
SIGNAL \alm|avc|LUT_INDEX[0]~7_combout\ : std_logic;
SIGNAL \alm|avc|LUT_INDEX[1]~6_combout\ : std_logic;
SIGNAL \alm|avc|LUT_INDEX[2]~5_combout\ : std_logic;
SIGNAL \alm|avc|LessThan1~0_combout\ : std_logic;
SIGNAL \alm|avc|mSetup_ST.0010~q\ : std_logic;
SIGNAL \alm|avc|Selector1~0_combout\ : std_logic;
SIGNAL \alm|avc|mSetup_ST.0000~q\ : std_logic;
SIGNAL \alm|avc|Selector2~0_combout\ : std_logic;
SIGNAL \alm|avc|mSetup_ST.0001~q\ : std_logic;
SIGNAL \alm|avc|Selector0~0_combout\ : std_logic;
SIGNAL \alm|avc|mI2C_GO~q\ : std_logic;
SIGNAL \alm|avc|u0|Add0~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|SD_COUNTER[5]~1_combout\ : std_logic;
SIGNAL \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ : std_logic;
SIGNAL \alm|avc|Mux6~0_combout\ : std_logic;
SIGNAL \alm|avc|Mux2~0_combout\ : std_logic;
SIGNAL \alm|avc|mI2C_DATA[22]~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|SD[22]~1_combout\ : std_logic;
SIGNAL \alm|avc|Mux8~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|Mux0~5_combout\ : std_logic;
SIGNAL \alm|avc|Mux1~0_combout\ : std_logic;
SIGNAL \alm|avc|Mux12~0_combout\ : std_logic;
SIGNAL \alm|avc|Mux3~0_combout\ : std_logic;
SIGNAL \alm|avc|Mux11~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|Mux0~4_combout\ : std_logic;
SIGNAL \alm|avc|LessThan2~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|Mux0~2_combout\ : std_logic;
SIGNAL \alm|avc|Mux16~0_combout\ : std_logic;
SIGNAL \alm|avc|mI2C_DATA[22]~1_combout\ : std_logic;
SIGNAL \alm|avc|Mux15~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|Mux0~3_combout\ : std_logic;
SIGNAL \alm|avc|u0|Mux0~6_combout\ : std_logic;
SIGNAL \alm|avc|u0|SDO~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|Mux0~1_combout\ : std_logic;
SIGNAL \alm|avc|Mux7~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|Mux0~10_combout\ : std_logic;
SIGNAL \alm|avc|Mux10~0_combout\ : std_logic;
SIGNAL \alm|avc|Mux4~0_combout\ : std_logic;
SIGNAL \alm|avc|Mux5~0_combout\ : std_logic;
SIGNAL \alm|avc|Mux9~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|Mux0~8_combout\ : std_logic;
SIGNAL \alm|avc|Mux14~0_combout\ : std_logic;
SIGNAL \alm|avc|Mux0~0_combout\ : std_logic;
SIGNAL \alm|avc|Mux13~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|Mux0~9_combout\ : std_logic;
SIGNAL \alm|avc|u0|Mux0~7_combout\ : std_logic;
SIGNAL \alm|avc|u0|SDO~1_combout\ : std_logic;
SIGNAL \alm|avc|u0|SDO~DUPLICATE_q\ : std_logic;
SIGNAL \dm1t|d|Add0~113_sumout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \FSMClk|currentstate~14_combout\ : std_logic;
SIGNAL \FSMClk|currentstate.resetMode~q\ : std_logic;
SIGNAL \FSMClk|currentstate~11_combout\ : std_logic;
SIGNAL \FSMClk|currentstate.preSetMode~q\ : std_logic;
SIGNAL \FSMClk|currentstate~10_combout\ : std_logic;
SIGNAL \FSMClk|currentstate.setMode~q\ : std_logic;
SIGNAL \FSMClk|currentstate~9_combout\ : std_logic;
SIGNAL \FSMClk|currentstate.updateMode~q\ : std_logic;
SIGNAL \FSMClk|update~combout\ : std_logic;
SIGNAL \setT|bpt|Add0~97_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~98\ : std_logic;
SIGNAL \setT|bpt|Add0~33_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~34\ : std_logic;
SIGNAL \setT|bpt|Add0~105_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~106\ : std_logic;
SIGNAL \setT|bpt|Add0~109_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~110\ : std_logic;
SIGNAL \setT|bpt|Add0~113_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~114\ : std_logic;
SIGNAL \setT|bpt|Add0~117_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~118\ : std_logic;
SIGNAL \setT|bpt|Add0~121_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~122\ : std_logic;
SIGNAL \setT|bpt|Add0~1_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~2\ : std_logic;
SIGNAL \setT|bpt|Add0~5_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~6\ : std_logic;
SIGNAL \setT|bpt|Add0~9_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~10\ : std_logic;
SIGNAL \setT|bpt|Add0~37_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~38\ : std_logic;
SIGNAL \setT|bpt|Add0~41_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~42\ : std_logic;
SIGNAL \setT|bpt|Add0~45_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~46\ : std_logic;
SIGNAL \setT|bpt|Add0~93_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~94\ : std_logic;
SIGNAL \setT|bpt|Add0~89_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~90\ : std_logic;
SIGNAL \setT|bpt|Add0~85_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~86\ : std_logic;
SIGNAL \setT|bpt|Add0~29_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~30\ : std_logic;
SIGNAL \setT|bpt|Add0~25_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~26\ : std_logic;
SIGNAL \setT|bpt|Add0~21_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~22\ : std_logic;
SIGNAL \setT|bpt|Add0~17_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~18\ : std_logic;
SIGNAL \setT|bpt|Add0~13_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~14\ : std_logic;
SIGNAL \setT|bpt|Add0~81_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~82\ : std_logic;
SIGNAL \setT|bpt|Add0~77_sumout\ : std_logic;
SIGNAL \setT|bpt|Equal0~3_combout\ : std_logic;
SIGNAL \setT|bpt|Equal0~0_combout\ : std_logic;
SIGNAL \setT|bpt|Add0~78\ : std_logic;
SIGNAL \setT|bpt|Add0~73_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~74\ : std_logic;
SIGNAL \setT|bpt|Add0~69_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~70\ : std_logic;
SIGNAL \setT|bpt|Add0~65_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~66\ : std_logic;
SIGNAL \setT|bpt|Add0~101_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~102\ : std_logic;
SIGNAL \setT|bpt|Add0~61_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~62\ : std_logic;
SIGNAL \setT|bpt|Add0~57_sumout\ : std_logic;
SIGNAL \setT|bpt|Add0~58\ : std_logic;
SIGNAL \setT|bpt|Add0~53_sumout\ : std_logic;
SIGNAL \setT|bpt|Equal0~2_combout\ : std_logic;
SIGNAL \setT|bpt|Equal0~4_combout\ : std_logic;
SIGNAL \setT|bpt|Add0~54\ : std_logic;
SIGNAL \setT|bpt|Add0~49_sumout\ : std_logic;
SIGNAL \setT|bpt|Equal0~1_combout\ : std_logic;
SIGNAL \setT|bpt|Equal0~5_combout\ : std_logic;
SIGNAL \setT|bpt|pulse~q\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \setT|outSeconds~0_combout\ : std_logic;
SIGNAL \FSMClk|currentstate~13_combout\ : std_logic;
SIGNAL \FSMClk|setInitVal~combout\ : std_logic;
SIGNAL \setT|outSeconds[2]~1_combout\ : std_logic;
SIGNAL \Mc|counter~0_combout\ : std_logic;
SIGNAL \Sc|Add0~77_sumout\ : std_logic;
SIGNAL \Sc|counter[0]~0_combout\ : std_logic;
SIGNAL \Sc|Add0~78\ : std_logic;
SIGNAL \Sc|Add0~25_sumout\ : std_logic;
SIGNAL \Sc|Add0~26\ : std_logic;
SIGNAL \Sc|Add0~21_sumout\ : std_logic;
SIGNAL \Sc|Add0~22\ : std_logic;
SIGNAL \Sc|Add0~17_sumout\ : std_logic;
SIGNAL \Sc|Add0~18\ : std_logic;
SIGNAL \Sc|Add0~73_sumout\ : std_logic;
SIGNAL \Sc|Add0~74\ : std_logic;
SIGNAL \Sc|Add0~13_sumout\ : std_logic;
SIGNAL \Sc|Add0~14\ : std_logic;
SIGNAL \Sc|Add0~9_sumout\ : std_logic;
SIGNAL \Sc|Add0~10\ : std_logic;
SIGNAL \Sc|Add0~5_sumout\ : std_logic;
SIGNAL \Sc|Add0~6\ : std_logic;
SIGNAL \Sc|Add0~49_sumout\ : std_logic;
SIGNAL \Sc|Add0~50\ : std_logic;
SIGNAL \Sc|Add0~45_sumout\ : std_logic;
SIGNAL \Sc|Add0~46\ : std_logic;
SIGNAL \Sc|Add0~41_sumout\ : std_logic;
SIGNAL \Sc|Add0~42\ : std_logic;
SIGNAL \Sc|Add0~65_sumout\ : std_logic;
SIGNAL \Sc|Add0~66\ : std_logic;
SIGNAL \Sc|Add0~37_sumout\ : std_logic;
SIGNAL \Sc|Add0~38\ : std_logic;
SIGNAL \Sc|Add0~33_sumout\ : std_logic;
SIGNAL \Sc|Add0~34\ : std_logic;
SIGNAL \Sc|Add0~81_sumout\ : std_logic;
SIGNAL \Sc|Add0~82\ : std_logic;
SIGNAL \Sc|Add0~85_sumout\ : std_logic;
SIGNAL \Sc|Add0~86\ : std_logic;
SIGNAL \Sc|Add0~89_sumout\ : std_logic;
SIGNAL \Sc|Add0~90\ : std_logic;
SIGNAL \Sc|Add0~93_sumout\ : std_logic;
SIGNAL \Sc|Add0~94\ : std_logic;
SIGNAL \Sc|Add0~97_sumout\ : std_logic;
SIGNAL \Sc|Equal0~3_combout\ : std_logic;
SIGNAL \Sc|Add0~98\ : std_logic;
SIGNAL \Sc|Add0~101_sumout\ : std_logic;
SIGNAL \Sc|Add0~102\ : std_logic;
SIGNAL \Sc|Add0~105_sumout\ : std_logic;
SIGNAL \Sc|Add0~106\ : std_logic;
SIGNAL \Sc|Add0~109_sumout\ : std_logic;
SIGNAL \Sc|Add0~110\ : std_logic;
SIGNAL \Sc|Add0~113_sumout\ : std_logic;
SIGNAL \Sc|Add0~114\ : std_logic;
SIGNAL \Sc|Add0~69_sumout\ : std_logic;
SIGNAL \Sc|Add0~70\ : std_logic;
SIGNAL \Sc|Add0~53_sumout\ : std_logic;
SIGNAL \Sc|Add0~54\ : std_logic;
SIGNAL \Sc|Add0~57_sumout\ : std_logic;
SIGNAL \Sc|Add0~58\ : std_logic;
SIGNAL \Sc|Add0~121_sumout\ : std_logic;
SIGNAL \Sc|Add0~122\ : std_logic;
SIGNAL \Sc|Add0~61_sumout\ : std_logic;
SIGNAL \Sc|Add0~62\ : std_logic;
SIGNAL \Sc|Add0~117_sumout\ : std_logic;
SIGNAL \Sc|Add0~118\ : std_logic;
SIGNAL \Sc|Add0~29_sumout\ : std_logic;
SIGNAL \Sc|Add0~30\ : std_logic;
SIGNAL \Sc|Add0~1_sumout\ : std_logic;
SIGNAL \Sc|Equal0~4_combout\ : std_logic;
SIGNAL \Sc|Equal0~1_combout\ : std_logic;
SIGNAL \Sc|Equal0~2_combout\ : std_logic;
SIGNAL \Sc|Equal0~0_combout\ : std_logic;
SIGNAL \Sc|Equal0~5_combout\ : std_logic;
SIGNAL \Sc|pulse~q\ : std_logic;
SIGNAL \Mc|counter[4]~1_combout\ : std_logic;
SIGNAL \Mc|Add0~0_combout\ : std_logic;
SIGNAL \setT|outSeconds~2_combout\ : std_logic;
SIGNAL \setT|Add0~0_combout\ : std_logic;
SIGNAL \setT|outSeconds~8_combout\ : std_logic;
SIGNAL \setT|outSeconds~6_combout\ : std_logic;
SIGNAL \Mc|Add0~2_combout\ : std_logic;
SIGNAL \Mc|counter~5_combout\ : std_logic;
SIGNAL \setT|outSeconds~9_combout\ : std_logic;
SIGNAL \setT|outSeconds~7_combout\ : std_logic;
SIGNAL \setT|outSeconds[2]~3_combout\ : std_logic;
SIGNAL \setT|outSeconds~4_combout\ : std_logic;
SIGNAL \setT|outSeconds~5_combout\ : std_logic;
SIGNAL \Mc|counter~3_combout\ : std_logic;
SIGNAL \Mc|pulse~0_combout\ : std_logic;
SIGNAL \Mc|counter~2_combout\ : std_logic;
SIGNAL \Mc|counter~7_combout\ : std_logic;
SIGNAL \Mc|Add0~1_combout\ : std_logic;
SIGNAL \Mc|counter~4_combout\ : std_logic;
SIGNAL \dT|always0~0_combout\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \setT|outMinutes~0_combout\ : std_logic;
SIGNAL \setT|outMinutes[2]~1_combout\ : std_logic;
SIGNAL \Hc|counter~0_combout\ : std_logic;
SIGNAL \Mc|pulse~1_combout\ : std_logic;
SIGNAL \Mc|counter[4]~6_combout\ : std_logic;
SIGNAL \Mc|pulse~q\ : std_logic;
SIGNAL \Hc|counter[2]~1_combout\ : std_logic;
SIGNAL \setT|outMinutes~2_combout\ : std_logic;
SIGNAL \Hc|counter~2_combout\ : std_logic;
SIGNAL \setT|Add1~0_combout\ : std_logic;
SIGNAL \setT|outMinutes~5_combout\ : std_logic;
SIGNAL \setT|outMinutes~8_combout\ : std_logic;
SIGNAL \setT|outMinutes~6_combout\ : std_logic;
SIGNAL \setT|outMinutes~9_combout\ : std_logic;
SIGNAL \setT|outMinutes~7_combout\ : std_logic;
SIGNAL \setT|outMinutes[2]~3_combout\ : std_logic;
SIGNAL \setT|outMinutes~4_combout\ : std_logic;
SIGNAL \Hc|counter~6_combout\ : std_logic;
SIGNAL \Hc|Add0~0_combout\ : std_logic;
SIGNAL \Hc|counter~3_combout\ : std_logic;
SIGNAL \Hc|pulse~0_combout\ : std_logic;
SIGNAL \Hc|Add0~2_combout\ : std_logic;
SIGNAL \Hc|counter~5_combout\ : std_logic;
SIGNAL \Hc|Add0~1_combout\ : std_logic;
SIGNAL \Hc|counter~4_combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \setT|outHours~0_combout\ : std_logic;
SIGNAL \setT|outHours[3]~1_combout\ : std_logic;
SIGNAL \H|hours~0_combout\ : std_logic;
SIGNAL \Hc|pulse~1_combout\ : std_logic;
SIGNAL \Hc|pulse~q\ : std_logic;
SIGNAL \H|hours[0]~1_combout\ : std_logic;
SIGNAL \setT|outHours~2_combout\ : std_logic;
SIGNAL \setT|outHours~3_combout\ : std_logic;
SIGNAL \H|hours~6_combout\ : std_logic;
SIGNAL \H|Add0~0_combout\ : std_logic;
SIGNAL \setT|outHours[3]~4_combout\ : std_logic;
SIGNAL \H|Add0~1_combout\ : std_logic;
SIGNAL \H|hours~5_combout\ : std_logic;
SIGNAL \setT|outHours~6_combout\ : std_logic;
SIGNAL \setT|outHours~5_combout\ : std_logic;
SIGNAL \H|hours~4_combout\ : std_logic;
SIGNAL \H|hours[0]~2_combout\ : std_logic;
SIGNAL \H|hours~3_combout\ : std_logic;
SIGNAL \dT|always0~2_combout\ : std_logic;
SIGNAL \dT|always0~1_combout\ : std_logic;
SIGNAL \dT|always0~3_combout\ : std_logic;
SIGNAL \dT|always0~4_combout\ : std_logic;
SIGNAL \dT|always0~5_combout\ : std_logic;
SIGNAL \dT|dispenseEvening~0_combout\ : std_logic;
SIGNAL \dT|dispenseEvening~q\ : std_logic;
SIGNAL \dT|dispenseAfternoon~0_combout\ : std_logic;
SIGNAL \dT|dispenseAfternoon~q\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \setter|m1[2]~0_combout\ : std_logic;
SIGNAL \dT|dispenseMorning~0_combout\ : std_logic;
SIGNAL \dT|dispenseMorning~q\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \mo1|ov1~0_combout\ : std_logic;
SIGNAL \mo1|ov1~q\ : std_logic;
SIGNAL \dm1t|dispense~0_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \dm1t|dispense~1_combout\ : std_logic;
SIGNAL \dm1t|dispense~q\ : std_logic;
SIGNAL \dm1t|d|counter[1]~0_combout\ : std_logic;
SIGNAL \dm1t|d|Add0~114\ : std_logic;
SIGNAL \dm1t|d|Add0~77_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~78\ : std_logic;
SIGNAL \dm1t|d|Add0~81_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~82\ : std_logic;
SIGNAL \dm1t|d|Add0~105_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~106\ : std_logic;
SIGNAL \dm1t|d|Add0~101_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~102\ : std_logic;
SIGNAL \dm1t|d|Add0~97_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~98\ : std_logic;
SIGNAL \dm1t|d|Add0~93_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~94\ : std_logic;
SIGNAL \dm1t|d|Add0~89_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~90\ : std_logic;
SIGNAL \dm1t|d|Add0~85_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~86\ : std_logic;
SIGNAL \dm1t|d|Add0~1_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~2\ : std_logic;
SIGNAL \dm1t|d|Add0~25_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~26\ : std_logic;
SIGNAL \dm1t|d|Add0~21_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~22\ : std_logic;
SIGNAL \dm1t|d|Add0~17_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~18\ : std_logic;
SIGNAL \dm1t|d|Add0~13_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~14\ : std_logic;
SIGNAL \dm1t|d|Add0~9_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~10\ : std_logic;
SIGNAL \dm1t|d|Add0~5_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~6\ : std_logic;
SIGNAL \dm1t|d|Add0~49_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~50\ : std_logic;
SIGNAL \dm1t|d|Add0~45_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~46\ : std_logic;
SIGNAL \dm1t|d|Add0~41_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~42\ : std_logic;
SIGNAL \dm1t|d|Add0~37_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~38\ : std_logic;
SIGNAL \dm1t|d|Add0~33_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~34\ : std_logic;
SIGNAL \dm1t|d|Add0~69_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~70\ : std_logic;
SIGNAL \dm1t|d|Add0~117_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~118\ : std_logic;
SIGNAL \dm1t|d|Add0~121_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~122\ : std_logic;
SIGNAL \dm1t|d|Add0~109_sumout\ : std_logic;
SIGNAL \dm1t|d|Equal0~4_combout\ : std_logic;
SIGNAL \dm1t|d|Add0~110\ : std_logic;
SIGNAL \dm1t|d|Add0~29_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~30\ : std_logic;
SIGNAL \dm1t|d|Add0~73_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~74\ : std_logic;
SIGNAL \dm1t|d|Add0~65_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~66\ : std_logic;
SIGNAL \dm1t|d|Add0~61_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~62\ : std_logic;
SIGNAL \dm1t|d|Add0~57_sumout\ : std_logic;
SIGNAL \dm1t|d|Add0~58\ : std_logic;
SIGNAL \dm1t|d|Add0~53_sumout\ : std_logic;
SIGNAL \dm1t|d|Equal0~2_combout\ : std_logic;
SIGNAL \dm1t|d|Equal0~1_combout\ : std_logic;
SIGNAL \dm1t|d|Equal0~0_combout\ : std_logic;
SIGNAL \dm1t|d|Equal0~3_combout\ : std_logic;
SIGNAL \dm1t|d|Equal0~5_combout\ : std_logic;
SIGNAL \dm1t|d|pwmSignal~0_combout\ : std_logic;
SIGNAL \dm1t|d|pwmSignal~q\ : std_logic;
SIGNAL \dm1t|d|pwm1|port~0_combout\ : std_logic;
SIGNAL \dm1t|d|pwm1|port~q\ : std_logic;
SIGNAL \dm2|d|Add0~53_sumout\ : std_logic;
SIGNAL \setter|m2[2]~0_combout\ : std_logic;
SIGNAL \mo1|ov2~0_combout\ : std_logic;
SIGNAL \mo1|ov2~q\ : std_logic;
SIGNAL \dm2|dispense~0_combout\ : std_logic;
SIGNAL \dm2|dispense~1_combout\ : std_logic;
SIGNAL \dm2|dispense~q\ : std_logic;
SIGNAL \dm2|d|counter[30]~0_combout\ : std_logic;
SIGNAL \dm2|d|Add0~54\ : std_logic;
SIGNAL \dm2|d|Add0~121_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~122\ : std_logic;
SIGNAL \dm2|d|Add0~113_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~114\ : std_logic;
SIGNAL \dm2|d|Add0~109_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~110\ : std_logic;
SIGNAL \dm2|d|Add0~1_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~2\ : std_logic;
SIGNAL \dm2|d|Add0~25_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~26\ : std_logic;
SIGNAL \dm2|d|Add0~21_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~22\ : std_logic;
SIGNAL \dm2|d|Add0~17_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~18\ : std_logic;
SIGNAL \dm2|d|Add0~13_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~14\ : std_logic;
SIGNAL \dm2|d|Add0~9_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~10\ : std_logic;
SIGNAL \dm2|d|Add0~117_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~118\ : std_logic;
SIGNAL \dm2|d|Add0~5_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~6\ : std_logic;
SIGNAL \dm2|d|Add0~49_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~50\ : std_logic;
SIGNAL \dm2|d|Add0~45_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~46\ : std_logic;
SIGNAL \dm2|d|Add0~41_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~42\ : std_logic;
SIGNAL \dm2|d|Add0~37_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~38\ : std_logic;
SIGNAL \dm2|d|Add0~33_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~34\ : std_logic;
SIGNAL \dm2|d|Add0~29_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~30\ : std_logic;
SIGNAL \dm2|d|Add0~73_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~74\ : std_logic;
SIGNAL \dm2|d|Add0~85_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~86\ : std_logic;
SIGNAL \dm2|d|Add0~89_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~90\ : std_logic;
SIGNAL \dm2|d|Add0~93_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~94\ : std_logic;
SIGNAL \dm2|d|Add0~97_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~98\ : std_logic;
SIGNAL \dm2|d|Add0~65_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~66\ : std_logic;
SIGNAL \dm2|d|Add0~101_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~102\ : std_logic;
SIGNAL \dm2|d|Add0~57_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~58\ : std_logic;
SIGNAL \dm2|d|Add0~61_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~62\ : std_logic;
SIGNAL \dm2|d|Add0~69_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~70\ : std_logic;
SIGNAL \dm2|d|Add0~81_sumout\ : std_logic;
SIGNAL \dm2|d|Add0~82\ : std_logic;
SIGNAL \dm2|d|Add0~105_sumout\ : std_logic;
SIGNAL \dm2|d|Equal0~4_combout\ : std_logic;
SIGNAL \dm2|d|Equal0~1_combout\ : std_logic;
SIGNAL \dm2|d|Equal0~0_combout\ : std_logic;
SIGNAL \dm2|d|Add0~106\ : std_logic;
SIGNAL \dm2|d|Add0~77_sumout\ : std_logic;
SIGNAL \dm2|d|Equal0~3_combout\ : std_logic;
SIGNAL \dm2|d|Equal0~2_combout\ : std_logic;
SIGNAL \dm2|d|Equal0~5_combout\ : std_logic;
SIGNAL \dm2|d|pwmSignal~0_combout\ : std_logic;
SIGNAL \dm2|d|pwmSignal~q\ : std_logic;
SIGNAL \dm2|d|pwm1|port~0_combout\ : std_logic;
SIGNAL \dm2|d|pwm1|port~q\ : std_logic;
SIGNAL \FSMClk|currentstate~12_combout\ : std_logic;
SIGNAL \FSMClk|currentstate.clockMode~q\ : std_logic;
SIGNAL \FSMClk|Selector4~0_combout\ : std_logic;
SIGNAL \FSMClk|Selector5~0_combout\ : std_logic;
SIGNAL \FSMClk|Selector3~0_combout\ : std_logic;
SIGNAL \FSMClk|Selector2~0_combout\ : std_logic;
SIGNAL \h0|WideOr6~0_combout\ : std_logic;
SIGNAL \h0|WideOr5~0_combout\ : std_logic;
SIGNAL \h0|WideOr4~0_combout\ : std_logic;
SIGNAL \h0|WideOr3~0_combout\ : std_logic;
SIGNAL \h0|WideOr2~0_combout\ : std_logic;
SIGNAL \h0|WideOr1~0_combout\ : std_logic;
SIGNAL \h0|WideOr0~0_combout\ : std_logic;
SIGNAL \FSMClk|Selector0~0_combout\ : std_logic;
SIGNAL \FSMClk|outhours~4_combout\ : std_logic;
SIGNAL \FSMClk|outhours~5_combout\ : std_logic;
SIGNAL \h1|Decoder0~0_combout\ : std_logic;
SIGNAL \FSMClk|Selector1~0_combout\ : std_logic;
SIGNAL \h1|Decoder0~1_combout\ : std_logic;
SIGNAL \h1|Decoder0~2_combout\ : std_logic;
SIGNAL \FSMClk|Selector11~0_combout\ : std_logic;
SIGNAL \FSMClk|Selector10~0_combout\ : std_logic;
SIGNAL \FSMClk|Selector8~0_combout\ : std_logic;
SIGNAL \FSMClk|Selector9~0_combout\ : std_logic;
SIGNAL \h2|WideOr6~0_combout\ : std_logic;
SIGNAL \h2|WideOr5~0_combout\ : std_logic;
SIGNAL \h2|WideOr4~0_combout\ : std_logic;
SIGNAL \h2|WideOr3~0_combout\ : std_logic;
SIGNAL \h2|WideOr2~0_combout\ : std_logic;
SIGNAL \h2|WideOr1~0_combout\ : std_logic;
SIGNAL \h2|WideOr0~0_combout\ : std_logic;
SIGNAL \FSMClk|Selector6~0_combout\ : std_logic;
SIGNAL \h3|Decoder0~0_combout\ : std_logic;
SIGNAL \FSMClk|Selector7~0_combout\ : std_logic;
SIGNAL \h3|Decoder0~1_combout\ : std_logic;
SIGNAL \h3|Decoder0~2_combout\ : std_logic;
SIGNAL \FSMClk|Selector16~0_combout\ : std_logic;
SIGNAL \FSMClk|Selector14~0_combout\ : std_logic;
SIGNAL \FSMClk|Selector13~0_combout\ : std_logic;
SIGNAL \FSMClk|Selector15~0_combout\ : std_logic;
SIGNAL \h4|WideOr6~0_combout\ : std_logic;
SIGNAL \h4|WideOr5~0_combout\ : std_logic;
SIGNAL \h4|WideOr4~0_combout\ : std_logic;
SIGNAL \h4|WideOr3~0_combout\ : std_logic;
SIGNAL \h4|WideOr2~0_combout\ : std_logic;
SIGNAL \h4|WideOr1~0_combout\ : std_logic;
SIGNAL \h4|WideOr0~0_combout\ : std_logic;
SIGNAL \FSMClk|Selector12~0_combout\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGtmp\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\ : std_logic;
SIGNAL \AUD_DACLRCK~input_o\ : std_logic;
SIGNAL \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ : std_logic;
SIGNAL \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add0~26_cout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add0~22_cout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add0~18_cout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add0~14_cout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add0~10_cout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add0~5_sumout\ : std_logic;
SIGNAL \AUD_ADCLRCK~input_o\ : std_logic;
SIGNAL \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ : std_logic;
SIGNAL \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ : std_logic;
SIGNAL \alm|Audio_Controller|done_adc_channel_sync~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|done_adc_channel_sync~q\ : std_logic;
SIGNAL \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|always0~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|audio_in_available~q\ : std_logic;
SIGNAL \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q\ : std_logic;
SIGNAL \alm|Audio_Controller|done_dac_channel_sync~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|done_dac_channel_sync~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add1~26_cout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add1~22_cout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add1~18_cout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add1~14_cout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add1~10_cout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add1~5_sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add0~6\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add0~1_sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add1~6\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Add1~1_sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|always1~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|audio_out_allowed~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ : std_logic;
SIGNAL \AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \AUD_BCLK~input_o\ : std_logic;
SIGNAL \alm|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Bit_Clock_Edges|last_test_clk~q\ : std_logic;
SIGNAL \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~6_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|Add0~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[4]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[6]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[7]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[8]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[9]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[10]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[11]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[12]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[13]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[14]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[15]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[16]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[17]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[18]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[23]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[24]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[28]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[30]~feeder_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \alarmEnable~combout\ : std_logic;
SIGNAL \alm|rateCount|Add0~21_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~106\ : std_logic;
SIGNAL \alm|rateCount|Add0~101_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~102\ : std_logic;
SIGNAL \alm|rateCount|Add0~97_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~98\ : std_logic;
SIGNAL \alm|rateCount|Add0~93_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~94\ : std_logic;
SIGNAL \alm|rateCount|Add0~85_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~86\ : std_logic;
SIGNAL \alm|rateCount|Add0~61_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~62\ : std_logic;
SIGNAL \alm|rateCount|Add0~81_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~82\ : std_logic;
SIGNAL \alm|rateCount|Add0~77_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~78\ : std_logic;
SIGNAL \alm|rateCount|Add0~73_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~74\ : std_logic;
SIGNAL \alm|rateCount|Add0~69_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~70\ : std_logic;
SIGNAL \alm|rateCount|Add0~49_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~50\ : std_logic;
SIGNAL \alm|rateCount|Add0~41_sumout\ : std_logic;
SIGNAL \alm|rateCount|Equal0~2_combout\ : std_logic;
SIGNAL \alm|rateCount|Equal0~1_combout\ : std_logic;
SIGNAL \alm|rateCount|Add0~42\ : std_logic;
SIGNAL \alm|rateCount|Add0~65_sumout\ : std_logic;
SIGNAL \alm|rateCount|Equal0~3_combout\ : std_logic;
SIGNAL \alm|rateCount|Equal0~0_combout\ : std_logic;
SIGNAL \alm|rateCount|Equal0~5_combout\ : std_logic;
SIGNAL \alm|rateCount|Add0~22\ : std_logic;
SIGNAL \alm|rateCount|Add0~25_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~26\ : std_logic;
SIGNAL \alm|rateCount|Add0~29_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~30\ : std_logic;
SIGNAL \alm|rateCount|Add0~33_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~34\ : std_logic;
SIGNAL \alm|rateCount|Add0~1_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~2\ : std_logic;
SIGNAL \alm|rateCount|Add0~5_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~6\ : std_logic;
SIGNAL \alm|rateCount|Add0~17_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~18\ : std_logic;
SIGNAL \alm|rateCount|Add0~13_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~14\ : std_logic;
SIGNAL \alm|rateCount|Add0~9_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~10\ : std_logic;
SIGNAL \alm|rateCount|Add0~57_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~58\ : std_logic;
SIGNAL \alm|rateCount|Add0~53_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~54\ : std_logic;
SIGNAL \alm|rateCount|Add0~89_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~90\ : std_logic;
SIGNAL \alm|rateCount|Add0~45_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~46\ : std_logic;
SIGNAL \alm|rateCount|Add0~37_sumout\ : std_logic;
SIGNAL \alm|rateCount|Add0~38\ : std_logic;
SIGNAL \alm|rateCount|Add0~105_sumout\ : std_logic;
SIGNAL \alm|rateCount|Equal0~4_combout\ : std_logic;
SIGNAL \alm|rateCount|beep~0_combout\ : std_logic;
SIGNAL \alm|rateCount|beep~q\ : std_logic;
SIGNAL \alm|Add2~97_sumout\ : std_logic;
SIGNAL \alm|Add0~53_sumout\ : std_logic;
SIGNAL \alm|Add0~6\ : std_logic;
SIGNAL \alm|Add0~29_sumout\ : std_logic;
SIGNAL \alm|Add0~30\ : std_logic;
SIGNAL \alm|Add0~73_sumout\ : std_logic;
SIGNAL \alm|Add0~74\ : std_logic;
SIGNAL \alm|Add0~25_sumout\ : std_logic;
SIGNAL \alm|Add0~26\ : std_logic;
SIGNAL \alm|Add0~21_sumout\ : std_logic;
SIGNAL \alm|Add0~22\ : std_logic;
SIGNAL \alm|Add0~17_sumout\ : std_logic;
SIGNAL \alm|Add0~18\ : std_logic;
SIGNAL \alm|Add0~13_sumout\ : std_logic;
SIGNAL \alm|Add0~14\ : std_logic;
SIGNAL \alm|Add0~9_sumout\ : std_logic;
SIGNAL \alm|Add0~10\ : std_logic;
SIGNAL \alm|Add0~1_sumout\ : std_logic;
SIGNAL \alm|Equal0~0_combout\ : std_logic;
SIGNAL \alm|Add0~2\ : std_logic;
SIGNAL \alm|Add0~33_sumout\ : std_logic;
SIGNAL \alm|Add0~34\ : std_logic;
SIGNAL \alm|Add0~37_sumout\ : std_logic;
SIGNAL \alm|Add0~38\ : std_logic;
SIGNAL \alm|Add0~41_sumout\ : std_logic;
SIGNAL \alm|Add0~42\ : std_logic;
SIGNAL \alm|Add0~45_sumout\ : std_logic;
SIGNAL \alm|Add0~46\ : std_logic;
SIGNAL \alm|Add0~49_sumout\ : std_logic;
SIGNAL \alm|Add0~50\ : std_logic;
SIGNAL \alm|Add0~57_sumout\ : std_logic;
SIGNAL \alm|Add0~58\ : std_logic;
SIGNAL \alm|Add0~61_sumout\ : std_logic;
SIGNAL \alm|Add0~62\ : std_logic;
SIGNAL \alm|Add0~65_sumout\ : std_logic;
SIGNAL \alm|Add0~66\ : std_logic;
SIGNAL \alm|Add0~69_sumout\ : std_logic;
SIGNAL \alm|Equal0~2_combout\ : std_logic;
SIGNAL \alm|Equal0~1_combout\ : std_logic;
SIGNAL \alm|Equal0~3_combout\ : std_logic;
SIGNAL \alm|Add0~54\ : std_logic;
SIGNAL \alm|Add0~5_sumout\ : std_logic;
SIGNAL \alm|snd~0_combout\ : std_logic;
SIGNAL \alm|snd~q\ : std_logic;
SIGNAL \alm|Add2~98\ : std_logic;
SIGNAL \alm|Add2~93_sumout\ : std_logic;
SIGNAL \alm|Add2~94\ : std_logic;
SIGNAL \alm|Add2~89_sumout\ : std_logic;
SIGNAL \alm|Add2~90\ : std_logic;
SIGNAL \alm|Add2~85_sumout\ : std_logic;
SIGNAL \alm|Add2~86\ : std_logic;
SIGNAL \alm|Add2~81_sumout\ : std_logic;
SIGNAL \alm|Add2~82\ : std_logic;
SIGNAL \alm|Add2~77_sumout\ : std_logic;
SIGNAL \alm|Add2~78\ : std_logic;
SIGNAL \alm|Add2~73_sumout\ : std_logic;
SIGNAL \alm|Add2~74\ : std_logic;
SIGNAL \alm|Add2~69_sumout\ : std_logic;
SIGNAL \alm|Add2~70\ : std_logic;
SIGNAL \alm|Add2~65_sumout\ : std_logic;
SIGNAL \alm|Add2~66\ : std_logic;
SIGNAL \alm|Add2~61_sumout\ : std_logic;
SIGNAL \alm|Add2~62\ : std_logic;
SIGNAL \alm|Add2~57_sumout\ : std_logic;
SIGNAL \alm|Add2~58\ : std_logic;
SIGNAL \alm|Add2~53_sumout\ : std_logic;
SIGNAL \alm|Add2~54\ : std_logic;
SIGNAL \alm|Add2~49_sumout\ : std_logic;
SIGNAL \alm|Add2~50\ : std_logic;
SIGNAL \alm|Add2~45_sumout\ : std_logic;
SIGNAL \alm|Add2~46\ : std_logic;
SIGNAL \alm|Add2~41_sumout\ : std_logic;
SIGNAL \alm|Add2~42\ : std_logic;
SIGNAL \alm|Add2~37_sumout\ : std_logic;
SIGNAL \alm|Add2~38\ : std_logic;
SIGNAL \alm|Add2~33_sumout\ : std_logic;
SIGNAL \alm|Add2~34\ : std_logic;
SIGNAL \alm|Add2~29_sumout\ : std_logic;
SIGNAL \alm|Add2~30\ : std_logic;
SIGNAL \alm|Add2~25_sumout\ : std_logic;
SIGNAL \alm|Add2~26\ : std_logic;
SIGNAL \alm|Add2~21_sumout\ : std_logic;
SIGNAL \alm|Add2~22\ : std_logic;
SIGNAL \alm|Add2~17_sumout\ : std_logic;
SIGNAL \alm|Add2~18\ : std_logic;
SIGNAL \alm|Add2~13_sumout\ : std_logic;
SIGNAL \alm|Add2~14\ : std_logic;
SIGNAL \alm|Add2~9_sumout\ : std_logic;
SIGNAL \alm|Add2~10\ : std_logic;
SIGNAL \alm|Add2~5_sumout\ : std_logic;
SIGNAL \alm|Add2~6\ : std_logic;
SIGNAL \alm|Add2~1_sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \alm|Add1~97_sumout\ : std_logic;
SIGNAL \alm|Add1~98\ : std_logic;
SIGNAL \alm|Add1~93_sumout\ : std_logic;
SIGNAL \alm|Add1~94\ : std_logic;
SIGNAL \alm|Add1~89_sumout\ : std_logic;
SIGNAL \alm|Add1~90\ : std_logic;
SIGNAL \alm|Add1~85_sumout\ : std_logic;
SIGNAL \alm|Add1~86\ : std_logic;
SIGNAL \alm|Add1~81_sumout\ : std_logic;
SIGNAL \alm|Add1~82\ : std_logic;
SIGNAL \alm|Add1~77_sumout\ : std_logic;
SIGNAL \alm|Add1~78\ : std_logic;
SIGNAL \alm|Add1~73_sumout\ : std_logic;
SIGNAL \alm|Add1~74\ : std_logic;
SIGNAL \alm|Add1~69_sumout\ : std_logic;
SIGNAL \alm|Add1~70\ : std_logic;
SIGNAL \alm|Add1~65_sumout\ : std_logic;
SIGNAL \alm|Add1~66\ : std_logic;
SIGNAL \alm|Add1~61_sumout\ : std_logic;
SIGNAL \alm|Add1~62\ : std_logic;
SIGNAL \alm|Add1~57_sumout\ : std_logic;
SIGNAL \alm|Add1~58\ : std_logic;
SIGNAL \alm|Add1~53_sumout\ : std_logic;
SIGNAL \alm|Add1~54\ : std_logic;
SIGNAL \alm|Add1~49_sumout\ : std_logic;
SIGNAL \alm|Add1~50\ : std_logic;
SIGNAL \alm|Add1~45_sumout\ : std_logic;
SIGNAL \alm|Add1~46\ : std_logic;
SIGNAL \alm|Add1~41_sumout\ : std_logic;
SIGNAL \alm|Add1~42\ : std_logic;
SIGNAL \alm|Add1~37_sumout\ : std_logic;
SIGNAL \alm|Add1~38\ : std_logic;
SIGNAL \alm|Add1~33_sumout\ : std_logic;
SIGNAL \alm|Add1~34\ : std_logic;
SIGNAL \alm|Add1~29_sumout\ : std_logic;
SIGNAL \alm|Add1~30\ : std_logic;
SIGNAL \alm|Add1~25_sumout\ : std_logic;
SIGNAL \alm|Add1~26\ : std_logic;
SIGNAL \alm|Add1~21_sumout\ : std_logic;
SIGNAL \alm|Add1~22\ : std_logic;
SIGNAL \alm|Add1~17_sumout\ : std_logic;
SIGNAL \alm|Add1~18\ : std_logic;
SIGNAL \alm|Add1~13_sumout\ : std_logic;
SIGNAL \alm|Add1~14\ : std_logic;
SIGNAL \alm|Add1~9_sumout\ : std_logic;
SIGNAL \alm|Add1~10\ : std_logic;
SIGNAL \alm|Add1~5_sumout\ : std_logic;
SIGNAL \alm|Add1~6\ : std_logic;
SIGNAL \alm|Add1~1_sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~5_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~q\ : std_logic;
SIGNAL \alm|avc|u0|Selector1~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|SCLK~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|SCLK~1_combout\ : std_logic;
SIGNAL \alm|avc|u0|SCLK~q\ : std_logic;
SIGNAL \alm|avc|u0|I2C_SCLK~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|I2C_SCLK~1_combout\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~37_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|xCounter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~18\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~29_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~30\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~25_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|xCounter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~26\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~21_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|xCounter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|Equal0~0_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|xCounter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|Equal0~1_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|Equal0~2_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~38\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~33_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~34\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~1_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~2\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~5_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~6\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~9_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~10\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~13_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~14\ : std_logic;
SIGNAL \vg1|VGA|controller|Add0~17_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|VGA_HS1~0_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|VGA_HS1~1_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|VGA_HS1~q\ : std_logic;
SIGNAL \vg1|VGA|controller|VGA_HS~feeder_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|VGA_HS~q\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~9_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~10\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~5_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~6\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~37_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~38\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~33_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~34\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~29_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|always1~2_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~30\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~25_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~26\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~21_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~22\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~17_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~18\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~13_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~14\ : std_logic;
SIGNAL \vg1|VGA|controller|Add1~1_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|always1~1_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|always1~3_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|always1~0_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|LessThan5~0_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|VGA_VS1~0_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|VGA_VS1~q\ : std_logic;
SIGNAL \vg1|VGA|controller|VGA_VS~feeder_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|VGA_VS~q\ : std_logic;
SIGNAL \vg1|VGA|controller|VGA_BLANK1~0_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|VGA_BLANK1~q\ : std_logic;
SIGNAL \vg1|VGA|controller|VGA_BLANK~q\ : std_logic;
SIGNAL \vg1|VGA|controller|yCounter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|yCounter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|yCounter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~10\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~11\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~14\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~15\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~18\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~19\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~22\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~23\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~26\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~27\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~30\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~31\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~34\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~35\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~38\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~39\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~2\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~3\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~5_sumout\ : std_logic;
SIGNAL \vg1|Add0~13_sumout\ : std_logic;
SIGNAL \vg1|x[5]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|Equal0~0_combout\ : std_logic;
SIGNAL \vg1|Equal0~1_combout\ : std_logic;
SIGNAL \vg1|Equal0~2_combout\ : std_logic;
SIGNAL \vg1|Add0~14\ : std_logic;
SIGNAL \vg1|Add0~17_sumout\ : std_logic;
SIGNAL \vg1|Add0~18\ : std_logic;
SIGNAL \vg1|Add0~21_sumout\ : std_logic;
SIGNAL \vg1|Add0~22\ : std_logic;
SIGNAL \vg1|Add0~25_sumout\ : std_logic;
SIGNAL \vg1|Add0~26\ : std_logic;
SIGNAL \vg1|Add0~29_sumout\ : std_logic;
SIGNAL \vg1|Add0~30\ : std_logic;
SIGNAL \vg1|Add0~9_sumout\ : std_logic;
SIGNAL \vg1|Add0~10\ : std_logic;
SIGNAL \vg1|Add0~5_sumout\ : std_logic;
SIGNAL \vg1|Add0~6\ : std_logic;
SIGNAL \vg1|Add0~1_sumout\ : std_logic;
SIGNAL \vg1|Add1~25_sumout\ : std_logic;
SIGNAL \vg1|y[0]~5_combout\ : std_logic;
SIGNAL \vg1|Add1~26\ : std_logic;
SIGNAL \vg1|Add1~21_sumout\ : std_logic;
SIGNAL \vg1|y[5]~4_combout\ : std_logic;
SIGNAL \vg1|Add1~22\ : std_logic;
SIGNAL \vg1|Add1~17_sumout\ : std_logic;
SIGNAL \vg1|Equal1~1_combout\ : std_logic;
SIGNAL \vg1|Add1~18\ : std_logic;
SIGNAL \vg1|Add1~9_sumout\ : std_logic;
SIGNAL \vg1|y[3]~2_combout\ : std_logic;
SIGNAL \vg1|Add1~10\ : std_logic;
SIGNAL \vg1|Add1~5_sumout\ : std_logic;
SIGNAL \vg1|y[4]~1_combout\ : std_logic;
SIGNAL \vg1|y[4]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|Add1~6\ : std_logic;
SIGNAL \vg1|Add1~13_sumout\ : std_logic;
SIGNAL \vg1|y[5]~3_combout\ : std_logic;
SIGNAL \vg1|y[6]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|Add1~14\ : std_logic;
SIGNAL \vg1|Add1~1_sumout\ : std_logic;
SIGNAL \vg1|y[6]~0_combout\ : std_logic;
SIGNAL \vg1|Equal1~0_combout\ : std_logic;
SIGNAL \vg1|VGA|valid_160x120~0_combout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add1~1_combout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add1~0_combout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~10\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~14\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~18\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~22\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~26\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~30\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~34\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~38\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~6\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~1_sumout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~5_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~1_sumout\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~10\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~14\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~18\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~22\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~26\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~30\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~34\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~2\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~5_sumout\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~1_sumout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~9_sumout\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~13_sumout\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~17_sumout\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~21_sumout\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~25_sumout\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~29_sumout\ : std_logic;
SIGNAL \vg1|user_input_translator|Add0~33_sumout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \vg1|dani|Add0~9_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~10\ : std_logic;
SIGNAL \vg1|dani|Add0~5_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~6\ : std_logic;
SIGNAL \vg1|dani|Add0~41_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~42\ : std_logic;
SIGNAL \vg1|dani|Add0~105_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~106\ : std_logic;
SIGNAL \vg1|dani|Add0~109_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~110\ : std_logic;
SIGNAL \vg1|dani|Add0~113_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~114\ : std_logic;
SIGNAL \vg1|dani|Add0~117_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~118\ : std_logic;
SIGNAL \vg1|dani|Add0~69_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~70\ : std_logic;
SIGNAL \vg1|dani|Add0~37_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~38\ : std_logic;
SIGNAL \vg1|dani|Add0~121_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~122\ : std_logic;
SIGNAL \vg1|dani|Add0~53_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~54\ : std_logic;
SIGNAL \vg1|dani|Add0~57_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~58\ : std_logic;
SIGNAL \vg1|dani|Add0~13_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~14\ : std_logic;
SIGNAL \vg1|dani|Add0~61_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~62\ : std_logic;
SIGNAL \vg1|dani|Add0~65_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~66\ : std_logic;
SIGNAL \vg1|dani|Add0~33_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~34\ : std_logic;
SIGNAL \vg1|dani|Add0~73_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~74\ : std_logic;
SIGNAL \vg1|dani|Add0~45_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~46\ : std_logic;
SIGNAL \vg1|dani|Add0~29_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~30\ : std_logic;
SIGNAL \vg1|dani|Add0~101_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~102\ : std_logic;
SIGNAL \vg1|dani|Add0~77_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~78\ : std_logic;
SIGNAL \vg1|dani|Add0~97_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~98\ : std_logic;
SIGNAL \vg1|dani|Add0~93_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~94\ : std_logic;
SIGNAL \vg1|dani|Add0~89_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~90\ : std_logic;
SIGNAL \vg1|dani|Add0~85_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~86\ : std_logic;
SIGNAL \vg1|dani|Add0~81_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~82\ : std_logic;
SIGNAL \vg1|dani|Add0~49_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~50\ : std_logic;
SIGNAL \vg1|dani|Add0~1_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~2\ : std_logic;
SIGNAL \vg1|dani|Add0~25_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~26\ : std_logic;
SIGNAL \vg1|dani|Add0~21_sumout\ : std_logic;
SIGNAL \vg1|dani|Add0~22\ : std_logic;
SIGNAL \vg1|dani|Add0~17_sumout\ : std_logic;
SIGNAL \vg1|dani|Equal0~0_combout\ : std_logic;
SIGNAL \vg1|dani|Equal0~4_combout\ : std_logic;
SIGNAL \vg1|dani|Equal0~1_combout\ : std_logic;
SIGNAL \vg1|dani|Equal0~3_combout\ : std_logic;
SIGNAL \vg1|dani|Equal0~2_combout\ : std_logic;
SIGNAL \vg1|dani|Equal0~5_combout\ : std_logic;
SIGNAL \vg1|dani|animation~0_combout\ : std_logic;
SIGNAL \vg1|dani|animation~q\ : std_logic;
SIGNAL \vg1|colour[2]~17_combout\ : std_logic;
SIGNAL \vg1|colour[2]~18_combout\ : std_logic;
SIGNAL \vg1|colour[2]~15_combout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \vg1|colour[2]~11_combout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \vg1|colour[2]~12_combout\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \vg1|colour[2]~9_combout\ : std_logic;
SIGNAL \vg1|colour[2]~8_combout\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \vg1|colour[2]~3_combout\ : std_logic;
SIGNAL \vg1|colour[2]~2_combout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \vg1|colour[2]~0_combout\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \vg1|colour[2]~1_combout\ : std_logic;
SIGNAL \vg1|colour[2]~4_combout\ : std_logic;
SIGNAL \vg1|colour[2]~6_combout\ : std_logic;
SIGNAL \vg1|colour[2]~5_combout\ : std_logic;
SIGNAL \vg1|colour[2]~7_combout\ : std_logic;
SIGNAL \vg1|colour[2]~10_combout\ : std_logic;
SIGNAL \vg1|colour[2]~13_combout\ : std_logic;
SIGNAL \vg1|colour[2]~14_combout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \vg1|colour[2]~16_combout\ : std_logic;
SIGNAL \vg1|colour[2]~19_combout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~9_sumout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~13_sumout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~17_sumout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~21_sumout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~25_sumout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~29_sumout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~33_sumout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|Add0~37_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|xCounter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~9_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~13_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~17_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~21_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~25_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~29_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~33_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|Add1~37_sumout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \vg1|colour[1]~20_combout\ : std_logic;
SIGNAL \vg1|colour[1]~21_combout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \vg1|colour[1]~22_combout\ : std_logic;
SIGNAL \vg1|colour[1]~23_combout\ : std_logic;
SIGNAL \vg1|colour[1]~24_combout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \vg1|colour[1]~25_combout\ : std_logic;
SIGNAL \vg1|colour[1]~26_combout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \vg1|colour[0]~27_combout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \vg1|colour[0]~28_combout\ : std_logic;
SIGNAL \vg1|colour[0]~29_combout\ : std_logic;
SIGNAL \vg1|colour[0]~30_combout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \vg1|colour[0]~31_combout\ : std_logic;
SIGNAL \vg1|colour[0]~32_combout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \vg1|colour[0]~33_combout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\ : std_logic;
SIGNAL \dm1t|d|counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode118w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\ : std_logic_vector(32 DOWNTO 1);
SIGNAL \alm|avc|mI2C_CLK_DIV\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \vg1|x\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vg1|VGA|controller|xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dm2|d|counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \Hc|counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \setT|bpt|counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Sc|counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \vg1|VGA|controller|yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \vg1|dani|counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode126w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|delay_cnt\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \alm|rateCount|count\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\ : std_logic_vector(32 DOWNTO 1);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \setT|outSeconds\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \Mc|counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \setT|outMinutes\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \setT|outHours\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \H|hours\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \alm|avc|u0|SD_COUNTER\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \alm|avc|mI2C_DATA\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \vg1|y\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|avc|u0|SD\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode105w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|avc|LUT_INDEX\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \setter|m1\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \setter|m2\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|avc|LUT_DATA\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \vg1|VGA|mypll|altpll_component|auto_generated|clk\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\ : std_logic_vector(29 DOWNTO 1);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\ : std_logic_vector(31 DOWNTO 1);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \dm2|ALT_INV_dispense~0_combout\ : std_logic;
SIGNAL \setter|ALT_INV_m2\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dm1t|ALT_INV_dispense~0_combout\ : std_logic;
SIGNAL \setter|ALT_INV_m1\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \alm|avc|u0|ALT_INV_SDO~q\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \dT|ALT_INV_always0~5_combout\ : std_logic;
SIGNAL \dT|ALT_INV_always0~4_combout\ : std_logic;
SIGNAL \dT|ALT_INV_always0~3_combout\ : std_logic;
SIGNAL \dT|ALT_INV_always0~2_combout\ : std_logic;
SIGNAL \dT|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \dT|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \vg1|dani|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \vg1|dani|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \vg1|dani|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \vg1|dani|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \vg1|dani|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \vg1|dani|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_y\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \vg1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_VGA_HS1~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_LUT_INDEX\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \alm|avc|u0|ALT_INV_END~q\ : std_logic;
SIGNAL \alm|avc|ALT_INV_mSetup_ST.0010~q\ : std_logic;
SIGNAL \alm|avc|ALT_INV_mSetup_ST.0001~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_cur_test_clk~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_last_test_clk~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\ : std_logic;
SIGNAL \alm|rateCount|ALT_INV_beep~q\ : std_logic;
SIGNAL \alm|ALT_INV_snd~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_SDO~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_SD\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \alm|avc|u0|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_LUT_INDEX[5]~1_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_LUT_INDEX[5]~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Selector0~1_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_ACK3~q\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_ACK2~q\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_ACK1~q\ : std_logic;
SIGNAL \alm|avc|ALT_INV_mSetup_ST.0000~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_SD[22]~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_ACK1~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~2_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~2_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\ : std_logic;
SIGNAL \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\ : std_logic;
SIGNAL \alm|rateCount|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \alm|rateCount|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \alm|rateCount|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \alm|rateCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \alm|rateCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \alm|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \alm|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \alm|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter[1]~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_found_edge~combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_falling_edge~combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \ALT_INV_SW[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_I2C_SDAT~input_o\ : std_logic;
SIGNAL \alm|avc|ALT_INV_LUT_DATA\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \FSMClk|ALT_INV_update~combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_setInitVal~combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_ACK3~2_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_ACK3~1_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_ACK2~2_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_ACK2~1_combout\ : std_logic;
SIGNAL \setT|ALT_INV_outMinutes~9_combout\ : std_logic;
SIGNAL \setT|ALT_INV_outMinutes~8_combout\ : std_logic;
SIGNAL \setT|ALT_INV_outSeconds~9_combout\ : std_logic;
SIGNAL \setT|ALT_INV_outSeconds~8_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg~33_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter[1]~1_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_SDO~DUPLICATE_q\ : std_logic;
SIGNAL \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|ALT_INV_y[4]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|ALT_INV_y[6]~DUPLICATE_q\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_yCounter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_yCounter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_yCounter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_xCounter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_xCounter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_xCounter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \vg1|ALT_INV_x[5]~DUPLICATE_q\ : std_logic;
SIGNAL \alm|avc|ALT_INV_mI2C_CLK_DIV[11]~DUPLICATE_q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(31 DOWNTO 7);
SIGNAL \h2|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_Selector8~0_combout\ : std_logic;
SIGNAL \Hc|ALT_INV_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \setT|ALT_INV_outMinutes\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \FSMClk|ALT_INV_Selector9~0_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_Selector10~0_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_Selector11~0_combout\ : std_logic;
SIGNAL \Mc|ALT_INV_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \setT|ALT_INV_outSeconds\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \FSMClk|ALT_INV_outhours~5_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_outhours~4_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \h0|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_Selector5~0_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_currentstate.clockMode~q\ : std_logic;
SIGNAL \FSMClk|ALT_INV_currentstate.preSetMode~q\ : std_logic;
SIGNAL \FSMClk|ALT_INV_currentstate.setMode~q\ : std_logic;
SIGNAL \FSMClk|ALT_INV_currentstate.updateMode~q\ : std_logic;
SIGNAL \dm2|d|pwm1|ALT_INV_port~q\ : std_logic;
SIGNAL \dm1t|d|pwm1|ALT_INV_port~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(31 DOWNTO 7);
SIGNAL \alm|avc|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_SCLK~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_ACK3~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \H|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \H|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \setT|ALT_INV_outHours[3]~4_combout\ : std_logic;
SIGNAL \H|ALT_INV_hours[0]~2_combout\ : std_logic;
SIGNAL \Hc|ALT_INV_pulse~q\ : std_logic;
SIGNAL \Hc|ALT_INV_Add0~2_combout\ : std_logic;
SIGNAL \Hc|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \Hc|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \setT|ALT_INV_outMinutes[2]~3_combout\ : std_logic;
SIGNAL \setT|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \Hc|ALT_INV_pulse~0_combout\ : std_logic;
SIGNAL \Mc|ALT_INV_pulse~q\ : std_logic;
SIGNAL \Mc|ALT_INV_Add0~2_combout\ : std_logic;
SIGNAL \Mc|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \Mc|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \setT|ALT_INV_outSeconds[2]~3_combout\ : std_logic;
SIGNAL \setT|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \Mc|ALT_INV_pulse~0_combout\ : std_logic;
SIGNAL \Sc|ALT_INV_pulse~q\ : std_logic;
SIGNAL \dm2|d|ALT_INV_pwmSignal~q\ : std_logic;
SIGNAL \dm1t|d|ALT_INV_pwmSignal~q\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \alm|avc|u0|ALT_INV_I2C_SCLK~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_SD_COUNTER\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \alm|avc|ALT_INV_mI2C_CTRL_CLK~q\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_SCLK~q\ : std_logic;
SIGNAL \H|ALT_INV_hours\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \setT|ALT_INV_outHours\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \h4|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_Selector13~0_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_Selector14~0_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_Selector15~0_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_Selector16~0_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_Selector6~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\ : std_logic;
SIGNAL \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\ : std_logic;
SIGNAL \Sc|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \Sc|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \Sc|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \Sc|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \Sc|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Sc|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \FSMClk|ALT_INV_currentstate.resetMode~q\ : std_logic;
SIGNAL \FSMClk|ALT_INV_currentstate~13_combout\ : std_logic;
SIGNAL \setT|bpt|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \setT|bpt|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \setT|bpt|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \setT|bpt|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \setT|bpt|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \dm2|d|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \dm2|d|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \dm2|d|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \dm2|d|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \dm2|d|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \dm2|d|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \dm2|ALT_INV_dispense~q\ : std_logic;
SIGNAL \dm1t|d|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \dm1t|d|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \dm1t|d|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \dm1t|d|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \dm1t|d|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \dm1t|d|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \dm1t|ALT_INV_dispense~q\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[0]~32_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[0]~31_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[0]~30_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[0]~29_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[0]~28_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[0]~27_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[1]~25_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[1]~24_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[1]~23_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[1]~22_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[1]~21_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[1]~20_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~18_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~17_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~16_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~15_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~14_combout\ : std_logic;
SIGNAL \ALT_INV_alarmEnable~combout\ : std_logic;
SIGNAL \mo1|ALT_INV_ov1~q\ : std_logic;
SIGNAL \mo1|ALT_INV_ov2~q\ : std_logic;
SIGNAL \dT|ALT_INV_dispenseMorning~q\ : std_logic;
SIGNAL \dT|ALT_INV_dispenseAfternoon~q\ : std_logic;
SIGNAL \dT|ALT_INV_dispenseEvening~q\ : std_logic;
SIGNAL \vg1|dani|ALT_INV_animation~q\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~13_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~12_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~11_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~10_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~9_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~8_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~7_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~6_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~5_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~4_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~3_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~2_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~1_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_colour[2]~0_combout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \vg1|VGA|ALT_INV_valid_160x120~0_combout\ : std_logic;
SIGNAL \vg1|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_VGA_VS1~q\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_VGA_HS1~q\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Add0~3_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Add0~2_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \alm|avc|u0|ALT_INV_SD_COUNTER[2]~0_combout\ : std_logic;
SIGNAL \alm|avc|ALT_INV_mI2C_GO~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_counting~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|avc|ALT_INV_mI2C_CLK_DIV\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|ALT_INV_done_adc_channel_sync~q\ : std_logic;
SIGNAL \alm|rateCount|ALT_INV_count\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \alm|ALT_INV_delay_cnt\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_right_audio_fifo_read_space\ : std_logic_vector(7 DOWNTO 6);
SIGNAL \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_left_audio_fifo_read_space\ : std_logic_vector(7 DOWNTO 6);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\ : std_logic_vector(7 DOWNTO 6);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\ : std_logic_vector(7 DOWNTO 6);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \vg1|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \alm|Audio_Controller|ALT_INV_audio_in_available~q\ : std_logic;
SIGNAL \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\ : std_logic;
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \vg1|dani|ALT_INV_counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \vg1|user_input_translator|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \vg1|user_input_translator|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \vg1|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \vg1|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \vg1|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \vg1|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|ALT_INV_yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \vg1|VGA|controller|ALT_INV_xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\ : std_logic;
SIGNAL \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\ : std_logic;
SIGNAL \Sc|ALT_INV_counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \setT|bpt|ALT_INV_counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \dm2|d|ALT_INV_counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \dm1t|d|ALT_INV_counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \vg1|ALT_INV_x\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \vg1|VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \vg1|VGA|user_input_translator|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
ww_KEY <= KEY;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
GPIO_0 <= ww_GPIO_0;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_BCLK <= ww_AUD_BCLK;
AUD_ADCLRCK <= ww_AUD_ADCLRCK;
AUD_DACLRCK <= ww_AUD_DACLRCK;
AUD_XCK <= ww_AUD_XCK;
AUD_DACDAT <= ww_AUD_DACDAT;
I2C_SDAT <= ww_I2C_SDAT;
I2C_SCLK <= ww_I2C_SCLK;
VGA_CLK <= ww_VGA_CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_SYNC_N <= ww_VGA_SYNC_N;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\vg1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \vg1|colour[2]~19_combout\;

\vg1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\vg1|VGA|user_input_translator|Add0~37_sumout\ & \vg1|VGA|user_input_translator|Add0~33_sumout\ & \vg1|VGA|user_input_translator|Add0~29_sumout\ & 
\vg1|VGA|user_input_translator|Add0~25_sumout\ & \vg1|VGA|user_input_translator|Add0~21_sumout\ & \vg1|VGA|user_input_translator|Add0~17_sumout\ & \vg1|VGA|user_input_translator|Add0~13_sumout\ & \vg1|VGA|user_input_translator|Add0~9_sumout\ & 
\vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\vg1|VGA|controller|controller_translator|Add1~37_sumout\ & \vg1|VGA|controller|controller_translator|Add1~33_sumout\ & \vg1|VGA|controller|controller_translator|Add1~29_sumout\ & 
\vg1|VGA|controller|controller_translator|Add1~25_sumout\ & \vg1|VGA|controller|controller_translator|Add1~21_sumout\ & \vg1|VGA|controller|controller_translator|Add1~17_sumout\ & \vg1|VGA|controller|controller_translator|Add1~13_sumout\ & 
\vg1|VGA|controller|controller_translator|Add1~9_sumout\ & \vg1|VGA|controller|xCounter[6]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[5]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[4]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter\(3) & 
\vg1|VGA|controller|xCounter[2]~DUPLICATE_q\);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ <= \vg1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \vg1|colour[2]~19_combout\;

\vg1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\vg1|VGA|user_input_translator|Add0~37_sumout\ & \vg1|VGA|user_input_translator|Add0~33_sumout\ & \vg1|VGA|user_input_translator|Add0~29_sumout\ & 
\vg1|VGA|user_input_translator|Add0~25_sumout\ & \vg1|VGA|user_input_translator|Add0~21_sumout\ & \vg1|VGA|user_input_translator|Add0~17_sumout\ & \vg1|VGA|user_input_translator|Add0~13_sumout\ & \vg1|VGA|user_input_translator|Add0~9_sumout\ & 
\vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\vg1|VGA|controller|controller_translator|Add1~37_sumout\ & \vg1|VGA|controller|controller_translator|Add1~33_sumout\ & \vg1|VGA|controller|controller_translator|Add1~29_sumout\ & 
\vg1|VGA|controller|controller_translator|Add1~25_sumout\ & \vg1|VGA|controller|controller_translator|Add1~21_sumout\ & \vg1|VGA|controller|controller_translator|Add1~17_sumout\ & \vg1|VGA|controller|controller_translator|Add1~13_sumout\ & 
\vg1|VGA|controller|controller_translator|Add1~9_sumout\ & \vg1|VGA|controller|xCounter[6]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[5]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[4]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter\(3) & 
\vg1|VGA|controller|xCounter[2]~DUPLICATE_q\);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ <= \vg1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\vg1|colour[2]~19_combout\ & \vg1|colour[1]~26_combout\);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\vg1|VGA|user_input_translator|Add0~33_sumout\ & \vg1|VGA|user_input_translator|Add0~29_sumout\ & \vg1|VGA|user_input_translator|Add0~25_sumout\ & 
\vg1|VGA|user_input_translator|Add0~21_sumout\ & \vg1|VGA|user_input_translator|Add0~17_sumout\ & \vg1|VGA|user_input_translator|Add0~13_sumout\ & \vg1|VGA|user_input_translator|Add0~9_sumout\ & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\vg1|VGA|controller|controller_translator|Add1~33_sumout\ & \vg1|VGA|controller|controller_translator|Add1~29_sumout\ & \vg1|VGA|controller|controller_translator|Add1~25_sumout\ & 
\vg1|VGA|controller|controller_translator|Add1~21_sumout\ & \vg1|VGA|controller|controller_translator|Add1~17_sumout\ & \vg1|VGA|controller|controller_translator|Add1~13_sumout\ & \vg1|VGA|controller|controller_translator|Add1~9_sumout\ & 
\vg1|VGA|controller|xCounter[6]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[5]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[4]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter\(3) & \vg1|VGA|controller|xCounter[2]~DUPLICATE_q\);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ <= \vg1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\vg1|VGA|VideoMemory|auto_generated|ram_block1a8\ <= \vg1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \vg1|colour[1]~26_combout\;

\vg1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\vg1|VGA|user_input_translator|Add0~37_sumout\ & \vg1|VGA|user_input_translator|Add0~33_sumout\ & \vg1|VGA|user_input_translator|Add0~29_sumout\ & 
\vg1|VGA|user_input_translator|Add0~25_sumout\ & \vg1|VGA|user_input_translator|Add0~21_sumout\ & \vg1|VGA|user_input_translator|Add0~17_sumout\ & \vg1|VGA|user_input_translator|Add0~13_sumout\ & \vg1|VGA|user_input_translator|Add0~9_sumout\ & 
\vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\vg1|VGA|controller|controller_translator|Add1~37_sumout\ & \vg1|VGA|controller|controller_translator|Add1~33_sumout\ & \vg1|VGA|controller|controller_translator|Add1~29_sumout\ & 
\vg1|VGA|controller|controller_translator|Add1~25_sumout\ & \vg1|VGA|controller|controller_translator|Add1~21_sumout\ & \vg1|VGA|controller|controller_translator|Add1~17_sumout\ & \vg1|VGA|controller|controller_translator|Add1~13_sumout\ & 
\vg1|VGA|controller|controller_translator|Add1~9_sumout\ & \vg1|VGA|controller|xCounter[6]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[5]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[4]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter\(3) & 
\vg1|VGA|controller|xCounter[2]~DUPLICATE_q\);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ <= \vg1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \vg1|colour[1]~26_combout\;

\vg1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\vg1|VGA|user_input_translator|Add0~37_sumout\ & \vg1|VGA|user_input_translator|Add0~33_sumout\ & \vg1|VGA|user_input_translator|Add0~29_sumout\ & 
\vg1|VGA|user_input_translator|Add0~25_sumout\ & \vg1|VGA|user_input_translator|Add0~21_sumout\ & \vg1|VGA|user_input_translator|Add0~17_sumout\ & \vg1|VGA|user_input_translator|Add0~13_sumout\ & \vg1|VGA|user_input_translator|Add0~9_sumout\ & 
\vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\vg1|VGA|controller|controller_translator|Add1~37_sumout\ & \vg1|VGA|controller|controller_translator|Add1~33_sumout\ & \vg1|VGA|controller|controller_translator|Add1~29_sumout\ & 
\vg1|VGA|controller|controller_translator|Add1~25_sumout\ & \vg1|VGA|controller|controller_translator|Add1~21_sumout\ & \vg1|VGA|controller|controller_translator|Add1~17_sumout\ & \vg1|VGA|controller|controller_translator|Add1~13_sumout\ & 
\vg1|VGA|controller|controller_translator|Add1~9_sumout\ & \vg1|VGA|controller|xCounter[6]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[5]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[4]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter\(3) & 
\vg1|VGA|controller|xCounter[2]~DUPLICATE_q\);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ <= \vg1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (gnd & \vg1|colour[0]~33_combout\);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\vg1|VGA|user_input_translator|Add0~33_sumout\ & \vg1|VGA|user_input_translator|Add0~29_sumout\ & \vg1|VGA|user_input_translator|Add0~25_sumout\ & 
\vg1|VGA|user_input_translator|Add0~21_sumout\ & \vg1|VGA|user_input_translator|Add0~17_sumout\ & \vg1|VGA|user_input_translator|Add0~13_sumout\ & \vg1|VGA|user_input_translator|Add0~9_sumout\ & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\vg1|VGA|controller|controller_translator|Add1~33_sumout\ & \vg1|VGA|controller|controller_translator|Add1~29_sumout\ & \vg1|VGA|controller|controller_translator|Add1~25_sumout\ & 
\vg1|VGA|controller|controller_translator|Add1~21_sumout\ & \vg1|VGA|controller|controller_translator|Add1~17_sumout\ & \vg1|VGA|controller|controller_translator|Add1~13_sumout\ & \vg1|VGA|controller|controller_translator|Add1~9_sumout\ & 
\vg1|VGA|controller|xCounter[6]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[5]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[4]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter\(3) & \vg1|VGA|controller|xCounter[2]~DUPLICATE_q\);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ <= \vg1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \vg1|colour[0]~33_combout\;

\vg1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\vg1|VGA|user_input_translator|Add0~37_sumout\ & \vg1|VGA|user_input_translator|Add0~33_sumout\ & \vg1|VGA|user_input_translator|Add0~29_sumout\ & 
\vg1|VGA|user_input_translator|Add0~25_sumout\ & \vg1|VGA|user_input_translator|Add0~21_sumout\ & \vg1|VGA|user_input_translator|Add0~17_sumout\ & \vg1|VGA|user_input_translator|Add0~13_sumout\ & \vg1|VGA|user_input_translator|Add0~9_sumout\ & 
\vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\vg1|VGA|controller|controller_translator|Add1~37_sumout\ & \vg1|VGA|controller|controller_translator|Add1~33_sumout\ & \vg1|VGA|controller|controller_translator|Add1~29_sumout\ & 
\vg1|VGA|controller|controller_translator|Add1~25_sumout\ & \vg1|VGA|controller|controller_translator|Add1~21_sumout\ & \vg1|VGA|controller|controller_translator|Add1~17_sumout\ & \vg1|VGA|controller|controller_translator|Add1~13_sumout\ & 
\vg1|VGA|controller|controller_translator|Add1~9_sumout\ & \vg1|VGA|controller|xCounter[6]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[5]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[4]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter\(3) & 
\vg1|VGA|controller|xCounter[2]~DUPLICATE_q\);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ <= \vg1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \vg1|colour[0]~33_combout\;

\vg1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\vg1|VGA|user_input_translator|Add0~37_sumout\ & \vg1|VGA|user_input_translator|Add0~33_sumout\ & \vg1|VGA|user_input_translator|Add0~29_sumout\ & 
\vg1|VGA|user_input_translator|Add0~25_sumout\ & \vg1|VGA|user_input_translator|Add0~21_sumout\ & \vg1|VGA|user_input_translator|Add0~17_sumout\ & \vg1|VGA|user_input_translator|Add0~13_sumout\ & \vg1|VGA|user_input_translator|Add0~9_sumout\ & 
\vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\vg1|VGA|controller|controller_translator|Add1~37_sumout\ & \vg1|VGA|controller|controller_translator|Add1~33_sumout\ & \vg1|VGA|controller|controller_translator|Add1~29_sumout\ & 
\vg1|VGA|controller|controller_translator|Add1~25_sumout\ & \vg1|VGA|controller|controller_translator|Add1~21_sumout\ & \vg1|VGA|controller|controller_translator|Add1~17_sumout\ & \vg1|VGA|controller|controller_translator|Add1~13_sumout\ & 
\vg1|VGA|controller|controller_translator|Add1~9_sumout\ & \vg1|VGA|controller|xCounter[6]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[5]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter[4]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter\(3) & 
\vg1|VGA|controller|xCounter[2]~DUPLICATE_q\);

\vg1|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ <= \vg1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x[5]~DUPLICATE_q\ & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & 
\vg1|x\(1) & \vg1|x\(0));

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x[5]~DUPLICATE_q\ & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & 
\vg1|x\(1) & \vg1|x\(0));

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & \vg1|user_input_translator|Add0~21_sumout\ & 
\vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a8\ <= \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & \vg1|user_input_translator|Add0~21_sumout\ & 
\vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a8\ <= \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & \vg1|user_input_translator|Add0~21_sumout\ & 
\vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a8\ <= \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & \vg1|user_input_translator|Add0~21_sumout\ & 
\vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a7\ <= \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & \vg1|user_input_translator|Add0~21_sumout\ & 
\vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a7\ <= \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & \vg1|user_input_translator|Add0~21_sumout\ & 
\vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a7\ <= \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & \vg1|user_input_translator|Add0~21_sumout\ & 
\vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a7\ <= \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & \vg1|user_input_translator|Add0~21_sumout\ & 
\vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a6\ <= \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~33_sumout\ & \vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & 
\vg1|user_input_translator|Add0~21_sumout\ & \vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & 
\vg1|x\(0));

\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & \vg1|user_input_translator|Add0~21_sumout\ & 
\vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a6\ <= \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & \vg1|user_input_translator|Add0~21_sumout\ & 
\vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a6\ <= \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\vg1|user_input_translator|Add0~29_sumout\ & \vg1|user_input_translator|Add0~25_sumout\ & \vg1|user_input_translator|Add0~21_sumout\ & 
\vg1|user_input_translator|Add0~17_sumout\ & \vg1|user_input_translator|Add0~13_sumout\ & \vg1|user_input_translator|Add0~9_sumout\ & \vg1|x\(5) & \vg1|x\(4) & \vg1|x\(3) & \vg1|x\(2) & \vg1|x\(1) & \vg1|x\(0));

\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \alm|Add1~1_sumout\ & \alm|Add1~5_sumout\ & 
\alm|Add1~9_sumout\ & \alm|Add1~13_sumout\ & \alm|Add1~17_sumout\ & \alm|Add1~21_sumout\ & \alm|Add1~25_sumout\ & \alm|Add1~29_sumout\ & \alm|Add1~33_sumout\ & \alm|Add1~37_sumout\ & \alm|Add1~41_sumout\ & \alm|Add1~45_sumout\ & \alm|Add1~49_sumout\ & 
\alm|Add1~53_sumout\ & \alm|Add1~57_sumout\ & \alm|Add1~61_sumout\ & \alm|Add1~65_sumout\ & \alm|Add1~69_sumout\ & \alm|Add1~73_sumout\ & \alm|Add1~77_sumout\ & \alm|Add1~81_sumout\ & \alm|Add1~85_sumout\ & \alm|Add1~89_sumout\ & \alm|Add1~93_sumout\ & 
\alm|Add1~97_sumout\ & \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0));

\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);

\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \alm|Add2~1_sumout\ & \alm|Add2~5_sumout\ & 
\alm|Add2~9_sumout\ & \alm|Add2~13_sumout\ & \alm|Add2~17_sumout\ & \alm|Add2~21_sumout\ & \alm|Add2~25_sumout\ & \alm|Add2~29_sumout\ & \alm|Add2~33_sumout\ & \alm|Add2~37_sumout\ & \alm|Add2~41_sumout\ & \alm|Add2~45_sumout\ & \alm|Add2~49_sumout\ & 
\alm|Add2~53_sumout\ & \alm|Add2~57_sumout\ & \alm|Add2~61_sumout\ & \alm|Add2~65_sumout\ & \alm|Add2~69_sumout\ & \alm|Add2~73_sumout\ & \alm|Add2~77_sumout\ & \alm|Add2~81_sumout\ & \alm|Add2~85_sumout\ & \alm|Add2~89_sumout\ & \alm|Add2~93_sumout\ & 
\alm|Add2~97_sumout\ & \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0));

\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) <= \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);

\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(32) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(31) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(30) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(29) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(28) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(27) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(26) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(25) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(24) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(23) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(22) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(21) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(20) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(19) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(18) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(17) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(16) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(15) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(14) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(13) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(12) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(11) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(10) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(9) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(8) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(7) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(6) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(5) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(4) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(3) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(2) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(1));

\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);

\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(32) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(31) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(30) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(29) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(28) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(27) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(26) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(25) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(24) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(23) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(22) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(21) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(20) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(19) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(18) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(17) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(16) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(15) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(14) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(13) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(12) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(11) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(10) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(9) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(8) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(7) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(6) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(5) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(4) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(3) & 
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(2) & \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(1));

\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) <= \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);

\alm|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & 
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ & \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & 
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & 
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);

\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\
& \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\
& \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\
);

\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGtmp\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(5);
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ <= \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(6);

\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & 
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ & \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & 
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & 
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(14) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(14);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(11) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(11);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(15) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(15);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(12) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(12);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(16) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(16);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(13) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(13);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(17) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(17);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(14) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(14);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(15) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(15);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(16) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(16);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(17) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(17);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(18) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(18);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(22) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(22);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(19) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(19);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(23) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(23);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(20) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(20);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(24) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(24);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(21) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(21);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(22) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(22);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(23) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(23);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(27) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(27);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(24) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(24);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(25) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(25);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(29) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(29);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(26) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(26);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0);
\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\ <= NOT \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~0_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\;
\dm2|ALT_INV_dispense~0_combout\ <= NOT \dm2|dispense~0_combout\;
\setter|ALT_INV_m2\(0) <= NOT \setter|m2\(0);
\setter|ALT_INV_m2\(2) <= NOT \setter|m2\(2);
\setter|ALT_INV_m2\(1) <= NOT \setter|m2\(1);
\dm1t|ALT_INV_dispense~0_combout\ <= NOT \dm1t|dispense~0_combout\;
\setter|ALT_INV_m1\(0) <= NOT \setter|m1\(0);
\setter|ALT_INV_m1\(2) <= NOT \setter|m1\(2);
\setter|ALT_INV_m1\(1) <= NOT \setter|m1\(1);
\alm|avc|u0|ALT_INV_SDO~q\ <= NOT \alm|avc|u0|SDO~q\;
\vg1|VGA|controller|ALT_INV_Equal0~1_combout\ <= NOT \vg1|VGA|controller|Equal0~1_combout\;
\vg1|VGA|controller|ALT_INV_Equal0~0_combout\ <= NOT \vg1|VGA|controller|Equal0~0_combout\;
\vg1|VGA|user_input_translator|ALT_INV_Add1~1_combout\ <= NOT \vg1|VGA|user_input_translator|Add1~1_combout\;
\vg1|VGA|user_input_translator|ALT_INV_Add1~0_combout\ <= NOT \vg1|VGA|user_input_translator|Add1~0_combout\;
\dT|ALT_INV_always0~5_combout\ <= NOT \dT|always0~5_combout\;
\dT|ALT_INV_always0~4_combout\ <= NOT \dT|always0~4_combout\;
\dT|ALT_INV_always0~3_combout\ <= NOT \dT|always0~3_combout\;
\dT|ALT_INV_always0~2_combout\ <= NOT \dT|always0~2_combout\;
\dT|ALT_INV_always0~1_combout\ <= NOT \dT|always0~1_combout\;
\dT|ALT_INV_always0~0_combout\ <= NOT \dT|always0~0_combout\;
\vg1|dani|ALT_INV_Equal0~5_combout\ <= NOT \vg1|dani|Equal0~5_combout\;
\vg1|dani|ALT_INV_Equal0~4_combout\ <= NOT \vg1|dani|Equal0~4_combout\;
\vg1|dani|ALT_INV_Equal0~3_combout\ <= NOT \vg1|dani|Equal0~3_combout\;
\vg1|dani|ALT_INV_Equal0~2_combout\ <= NOT \vg1|dani|Equal0~2_combout\;
\vg1|dani|ALT_INV_Equal0~1_combout\ <= NOT \vg1|dani|Equal0~1_combout\;
\vg1|dani|ALT_INV_Equal0~0_combout\ <= NOT \vg1|dani|Equal0~0_combout\;
\vg1|ALT_INV_Equal1~1_combout\ <= NOT \vg1|Equal1~1_combout\;
\vg1|ALT_INV_y\(0) <= NOT \vg1|y\(0);
\vg1|ALT_INV_y\(1) <= NOT \vg1|y\(1);
\vg1|ALT_INV_y\(2) <= NOT \vg1|y\(2);
\vg1|ALT_INV_Equal0~1_combout\ <= NOT \vg1|Equal0~1_combout\;
\vg1|ALT_INV_Equal0~0_combout\ <= NOT \vg1|Equal0~0_combout\;
\vg1|VGA|controller|ALT_INV_always1~0_combout\ <= NOT \vg1|VGA|controller|always1~0_combout\;
\vg1|VGA|controller|ALT_INV_LessThan5~0_combout\ <= NOT \vg1|VGA|controller|LessThan5~0_combout\;
\vg1|VGA|controller|ALT_INV_VGA_HS1~0_combout\ <= NOT \vg1|VGA|controller|VGA_HS1~0_combout\;
\alm|avc|ALT_INV_LessThan1~0_combout\ <= NOT \alm|avc|LessThan1~0_combout\;
\alm|avc|ALT_INV_LUT_INDEX\(1) <= NOT \alm|avc|LUT_INDEX\(1);
\alm|avc|ALT_INV_LUT_INDEX\(2) <= NOT \alm|avc|LUT_INDEX\(2);
\alm|avc|ALT_INV_LUT_INDEX\(3) <= NOT \alm|avc|LUT_INDEX\(3);
\alm|avc|ALT_INV_LUT_INDEX\(4) <= NOT \alm|avc|LUT_INDEX\(4);
\alm|avc|ALT_INV_LUT_INDEX\(5) <= NOT \alm|avc|LUT_INDEX\(5);
\alm|avc|u0|ALT_INV_END~q\ <= NOT \alm|avc|u0|END~q\;
\alm|avc|ALT_INV_mSetup_ST.0010~q\ <= NOT \alm|avc|mSetup_ST.0010~q\;
\alm|avc|ALT_INV_mSetup_ST.0001~q\ <= NOT \alm|avc|mSetup_ST.0001~q\;
\alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_cur_test_clk~q\ <= NOT \alm|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q\;
\alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_last_test_clk~q\ <= NOT \alm|Audio_Controller|Bit_Clock_Edges|last_test_clk~q\;
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\;
\alm|rateCount|ALT_INV_beep~q\ <= NOT \alm|rateCount|beep~q\;
\alm|ALT_INV_snd~q\ <= NOT \alm|snd~q\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~2_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\;
\alm|avc|u0|ALT_INV_SDO~0_combout\ <= NOT \alm|avc|u0|SDO~0_combout\;
\alm|avc|u0|ALT_INV_Mux0~7_combout\ <= NOT \alm|avc|u0|Mux0~7_combout\;
\alm|avc|u0|ALT_INV_SD\(5) <= NOT \alm|avc|u0|SD\(5);
\alm|avc|u0|ALT_INV_SD\(6) <= NOT \alm|avc|u0|SD\(6);
\alm|avc|u0|ALT_INV_SD\(1) <= NOT \alm|avc|u0|SD\(1);
\alm|avc|u0|ALT_INV_SD\(2) <= NOT \alm|avc|u0|SD\(2);
\alm|avc|u0|ALT_INV_SD\(8) <= NOT \alm|avc|u0|SD\(8);
\alm|avc|u0|ALT_INV_SD\(9) <= NOT \alm|avc|u0|SD\(9);
\alm|avc|u0|ALT_INV_SD\(13) <= NOT \alm|avc|u0|SD\(13);
\alm|avc|u0|ALT_INV_SD\(12) <= NOT \alm|avc|u0|SD\(12);
\alm|avc|u0|ALT_INV_Mux0~6_combout\ <= NOT \alm|avc|u0|Mux0~6_combout\;
\alm|avc|u0|ALT_INV_Mux0~5_combout\ <= NOT \alm|avc|u0|Mux0~5_combout\;
\alm|avc|u0|ALT_INV_SD\(0) <= NOT \alm|avc|u0|SD\(0);
\alm|avc|u0|ALT_INV_SD\(7) <= NOT \alm|avc|u0|SD\(7);
\alm|avc|u0|ALT_INV_Mux0~4_combout\ <= NOT \alm|avc|u0|Mux0~4_combout\;
\alm|avc|u0|ALT_INV_SD\(3) <= NOT \alm|avc|u0|SD\(3);
\alm|avc|u0|ALT_INV_SD\(4) <= NOT \alm|avc|u0|SD\(4);
\alm|avc|u0|ALT_INV_SD\(10) <= NOT \alm|avc|u0|SD\(10);
\alm|avc|u0|ALT_INV_SD\(11) <= NOT \alm|avc|u0|SD\(11);
\alm|avc|u0|ALT_INV_Mux0~3_combout\ <= NOT \alm|avc|u0|Mux0~3_combout\;
\alm|avc|u0|ALT_INV_SD\(14) <= NOT \alm|avc|u0|SD\(14);
\alm|avc|u0|ALT_INV_SD\(15) <= NOT \alm|avc|u0|SD\(15);
\alm|avc|u0|ALT_INV_SD\(22) <= NOT \alm|avc|u0|SD\(22);
\alm|avc|u0|ALT_INV_Mux0~2_combout\ <= NOT \alm|avc|u0|Mux0~2_combout\;
\alm|avc|u0|ALT_INV_SD\(18) <= NOT \alm|avc|u0|SD\(18);
\alm|avc|u0|ALT_INV_Mux0~1_combout\ <= NOT \alm|avc|u0|Mux0~1_combout\;
\vg1|VGA|controller|ALT_INV_always1~2_combout\ <= NOT \vg1|VGA|controller|always1~2_combout\;
\vg1|VGA|controller|ALT_INV_always1~1_combout\ <= NOT \vg1|VGA|controller|always1~1_combout\;
\alm|avc|ALT_INV_LUT_INDEX[5]~1_combout\ <= NOT \alm|avc|LUT_INDEX[5]~1_combout\;
\alm|avc|ALT_INV_LUT_INDEX[5]~0_combout\ <= NOT \alm|avc|LUT_INDEX[5]~0_combout\;
\alm|avc|ALT_INV_LUT_INDEX\(0) <= NOT \alm|avc|LUT_INDEX\(0);
\alm|avc|u0|ALT_INV_Selector0~1_combout\ <= NOT \alm|avc|u0|Selector0~1_combout\;
\alm|avc|u0|ALT_INV_Selector0~0_combout\ <= NOT \alm|avc|u0|Selector0~0_combout\;
\alm|avc|u0|ALT_INV_ACK3~q\ <= NOT \alm|avc|u0|ACK3~q\;
\alm|avc|u0|ALT_INV_ACK2~q\ <= NOT \alm|avc|u0|ACK2~q\;
\alm|avc|u0|ALT_INV_ACK1~q\ <= NOT \alm|avc|u0|ACK1~q\;
\alm|avc|ALT_INV_mSetup_ST.0000~q\ <= NOT \alm|avc|mSetup_ST.0000~q\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[6]~6_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[5]~5_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[4]~4_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[3]~3_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[2]~2_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[1]~1_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[0]~0_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\;
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~1_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\;
\alm|avc|u0|ALT_INV_SD[22]~0_combout\ <= NOT \alm|avc|u0|SD[22]~0_combout\;
\alm|avc|u0|ALT_INV_ACK1~0_combout\ <= NOT \alm|avc|u0|ACK1~0_combout\;
\alm|avc|u0|ALT_INV_Selector4~0_combout\ <= NOT \alm|avc|u0|Selector4~0_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~2_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~3_combout\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~2_combout\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~2_combout\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\;
\alm|avc|ALT_INV_LessThan2~0_combout\ <= NOT \alm|avc|LessThan2~0_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~1_combout\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~0_combout\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\;
\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\ <= NOT \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\;
\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\ <= NOT \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q\;
\alm|rateCount|ALT_INV_Equal0~4_combout\ <= NOT \alm|rateCount|Equal0~4_combout\;
\alm|rateCount|ALT_INV_Equal0~3_combout\ <= NOT \alm|rateCount|Equal0~3_combout\;
\alm|rateCount|ALT_INV_Equal0~2_combout\ <= NOT \alm|rateCount|Equal0~2_combout\;
\alm|rateCount|ALT_INV_Equal0~1_combout\ <= NOT \alm|rateCount|Equal0~1_combout\;
\alm|rateCount|ALT_INV_Equal0~0_combout\ <= NOT \alm|rateCount|Equal0~0_combout\;
\alm|ALT_INV_Equal0~2_combout\ <= NOT \alm|Equal0~2_combout\;
\alm|ALT_INV_Equal0~1_combout\ <= NOT \alm|Equal0~1_combout\;
\alm|ALT_INV_Equal0~0_combout\ <= NOT \alm|Equal0~0_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter[1]~0_combout\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~0_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(1) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(0) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(2) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(2);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(3) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(4) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4);
\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_found_edge~combout\ <= NOT \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\;
\alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_falling_edge~combout\ <= NOT \alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\;
\alm|avc|ALT_INV_Mux0~0_combout\ <= NOT \alm|avc|Mux0~0_combout\;
\alm|avc|ALT_INV_Mux7~0_combout\ <= NOT \alm|avc|Mux7~0_combout\;
\alm|avc|ALT_INV_Mux5~0_combout\ <= NOT \alm|avc|Mux5~0_combout\;
\alm|avc|ALT_INV_Mux4~0_combout\ <= NOT \alm|avc|Mux4~0_combout\;
\alm|avc|ALT_INV_Mux9~0_combout\ <= NOT \alm|avc|Mux9~0_combout\;
\alm|avc|ALT_INV_Mux10~0_combout\ <= NOT \alm|avc|Mux10~0_combout\;
\alm|avc|ALT_INV_Mux14~0_combout\ <= NOT \alm|avc|Mux14~0_combout\;
\alm|avc|ALT_INV_Mux13~0_combout\ <= NOT \alm|avc|Mux13~0_combout\;
\alm|avc|ALT_INV_Mux6~0_combout\ <= NOT \alm|avc|Mux6~0_combout\;
\alm|avc|ALT_INV_Mux8~0_combout\ <= NOT \alm|avc|Mux8~0_combout\;
\alm|avc|ALT_INV_Mux3~0_combout\ <= NOT \alm|avc|Mux3~0_combout\;
\alm|avc|ALT_INV_Mux1~0_combout\ <= NOT \alm|avc|Mux1~0_combout\;
\alm|avc|ALT_INV_Mux11~0_combout\ <= NOT \alm|avc|Mux11~0_combout\;
\alm|avc|ALT_INV_Mux12~0_combout\ <= NOT \alm|avc|Mux12~0_combout\;
\alm|avc|ALT_INV_Mux15~0_combout\ <= NOT \alm|avc|Mux15~0_combout\;
\alm|avc|ALT_INV_Mux2~0_combout\ <= NOT \alm|avc|Mux2~0_combout\;
\alm|avc|ALT_INV_Mux16~0_combout\ <= NOT \alm|avc|Mux16~0_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\;
\ALT_INV_SW[2]~input_o\ <= NOT \SW[2]~input_o\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_SW[8]~input_o\ <= NOT \SW[8]~input_o\;
\ALT_INV_SW[7]~input_o\ <= NOT \SW[7]~input_o\;
\ALT_INV_SW[6]~input_o\ <= NOT \SW[6]~input_o\;
\ALT_INV_KEY[3]~input_o\ <= NOT \KEY[3]~input_o\;
\ALT_INV_KEY[2]~input_o\ <= NOT \KEY[2]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_SW[9]~input_o\ <= NOT \SW[9]~input_o\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\ALT_INV_I2C_SDAT~input_o\ <= NOT \I2C_SDAT~input_o\;
\alm|avc|ALT_INV_LUT_DATA\(5) <= NOT \alm|avc|LUT_DATA\(5);
\alm|avc|ALT_INV_LUT_DATA\(6) <= NOT \alm|avc|LUT_DATA\(6);
\alm|avc|ALT_INV_LUT_DATA\(1) <= NOT \alm|avc|LUT_DATA\(1);
\alm|avc|ALT_INV_LUT_DATA\(2) <= NOT \alm|avc|LUT_DATA\(2);
\alm|avc|ALT_INV_LUT_DATA\(8) <= NOT \alm|avc|LUT_DATA\(8);
\alm|avc|ALT_INV_LUT_DATA\(9) <= NOT \alm|avc|LUT_DATA\(9);
\alm|avc|ALT_INV_LUT_DATA\(13) <= NOT \alm|avc|LUT_DATA\(13);
\alm|avc|ALT_INV_LUT_DATA\(12) <= NOT \alm|avc|LUT_DATA\(12);
\alm|avc|ALT_INV_LUT_DATA\(0) <= NOT \alm|avc|LUT_DATA\(0);
\alm|avc|ALT_INV_LUT_DATA\(7) <= NOT \alm|avc|LUT_DATA\(7);
\alm|avc|ALT_INV_LUT_DATA\(3) <= NOT \alm|avc|LUT_DATA\(3);
\alm|avc|ALT_INV_LUT_DATA\(4) <= NOT \alm|avc|LUT_DATA\(4);
\alm|avc|ALT_INV_LUT_DATA\(10) <= NOT \alm|avc|LUT_DATA\(10);
\alm|avc|ALT_INV_LUT_DATA\(11) <= NOT \alm|avc|LUT_DATA\(11);
\alm|avc|ALT_INV_LUT_DATA\(14) <= NOT \alm|avc|LUT_DATA\(14);
\alm|avc|ALT_INV_LUT_DATA\(15) <= NOT \alm|avc|LUT_DATA\(15);
\FSMClk|ALT_INV_update~combout\ <= NOT \FSMClk|update~combout\;
\FSMClk|ALT_INV_setInitVal~combout\ <= NOT \FSMClk|setInitVal~combout\;
\alm|avc|u0|ALT_INV_ACK3~2_combout\ <= NOT \alm|avc|u0|ACK3~2_combout\;
\alm|avc|u0|ALT_INV_ACK3~1_combout\ <= NOT \alm|avc|u0|ACK3~1_combout\;
\alm|avc|u0|ALT_INV_ACK2~2_combout\ <= NOT \alm|avc|u0|ACK2~2_combout\;
\alm|avc|u0|ALT_INV_ACK2~1_combout\ <= NOT \alm|avc|u0|ACK2~1_combout\;
\setT|ALT_INV_outMinutes~9_combout\ <= NOT \setT|outMinutes~9_combout\;
\setT|ALT_INV_outMinutes~8_combout\ <= NOT \setT|outMinutes~8_combout\;
\setT|ALT_INV_outSeconds~9_combout\ <= NOT \setT|outSeconds~9_combout\;
\setT|ALT_INV_outSeconds~8_combout\ <= NOT \setT|outSeconds~8_combout\;
\alm|avc|u0|ALT_INV_Mux0~10_combout\ <= NOT \alm|avc|u0|Mux0~10_combout\;
\alm|avc|u0|ALT_INV_Mux0~9_combout\ <= NOT \alm|avc|u0|Mux0~9_combout\;
\alm|avc|u0|ALT_INV_Mux0~8_combout\ <= NOT \alm|avc|u0|Mux0~8_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg~33_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout\;
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(1) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(1);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_Add0~0_combout\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|Add0~0_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter[1]~1_combout\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~1_combout\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\;
\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\ <= NOT \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\;
\alm|avc|u0|ALT_INV_SDO~DUPLICATE_q\ <= NOT \alm|avc|u0|SDO~DUPLICATE_q\;
\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\ <= NOT \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\;
\vg1|ALT_INV_y[4]~DUPLICATE_q\ <= NOT \vg1|y[4]~DUPLICATE_q\;
\vg1|ALT_INV_y[6]~DUPLICATE_q\ <= NOT \vg1|y[6]~DUPLICATE_q\;
\alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\ <= NOT \alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\;
\alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\ <= NOT \alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\;
\alm|avc|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\ <= NOT \alm|avc|u0|SD_COUNTER[3]~DUPLICATE_q\;
\alm|avc|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\ <= NOT \alm|avc|u0|SD_COUNTER[4]~DUPLICATE_q\;
\alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\ <= NOT \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\;
\vg1|VGA|controller|ALT_INV_yCounter[2]~DUPLICATE_q\ <= NOT \vg1|VGA|controller|yCounter[2]~DUPLICATE_q\;
\vg1|VGA|controller|ALT_INV_yCounter[5]~DUPLICATE_q\ <= NOT \vg1|VGA|controller|yCounter[5]~DUPLICATE_q\;
\vg1|VGA|controller|ALT_INV_yCounter[7]~DUPLICATE_q\ <= NOT \vg1|VGA|controller|yCounter[7]~DUPLICATE_q\;
\vg1|VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\ <= NOT \vg1|VGA|controller|xCounter[9]~DUPLICATE_q\;
\vg1|VGA|controller|ALT_INV_xCounter[5]~DUPLICATE_q\ <= NOT \vg1|VGA|controller|xCounter[5]~DUPLICATE_q\;
\vg1|VGA|controller|ALT_INV_xCounter[4]~DUPLICATE_q\ <= NOT \vg1|VGA|controller|xCounter[4]~DUPLICATE_q\;
\vg1|VGA|controller|ALT_INV_xCounter[2]~DUPLICATE_q\ <= NOT \vg1|VGA|controller|xCounter[2]~DUPLICATE_q\;
\vg1|ALT_INV_x[5]~DUPLICATE_q\ <= NOT \vg1|x[5]~DUPLICATE_q\;
\alm|avc|ALT_INV_mI2C_CLK_DIV[11]~DUPLICATE_q\ <= NOT \alm|avc|mI2C_CLK_DIV[11]~DUPLICATE_q\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(3) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(3);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(2) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(2);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(5) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(5);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(3) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(3);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(6) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(6);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(4) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(4);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(7) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(7);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(8) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(8);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(5) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(5);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(9) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(9);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(6) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(6);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(10) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(10);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(7) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(7);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(11) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(11);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(8) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(8);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(12) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(12);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(9) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(9);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(13) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(13);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(10) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(10);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(2) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(2);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24);
\h2|ALT_INV_WideOr6~0_combout\ <= NOT \h2|WideOr6~0_combout\;
\FSMClk|ALT_INV_Selector8~0_combout\ <= NOT \FSMClk|Selector8~0_combout\;
\Hc|ALT_INV_counter\(3) <= NOT \Hc|counter\(3);
\setT|ALT_INV_outMinutes\(3) <= NOT \setT|outMinutes\(3);
\FSMClk|ALT_INV_Selector9~0_combout\ <= NOT \FSMClk|Selector9~0_combout\;
\Hc|ALT_INV_counter\(2) <= NOT \Hc|counter\(2);
\setT|ALT_INV_outMinutes\(2) <= NOT \setT|outMinutes\(2);
\FSMClk|ALT_INV_Selector10~0_combout\ <= NOT \FSMClk|Selector10~0_combout\;
\Hc|ALT_INV_counter\(1) <= NOT \Hc|counter\(1);
\setT|ALT_INV_outMinutes\(1) <= NOT \setT|outMinutes\(1);
\FSMClk|ALT_INV_Selector11~0_combout\ <= NOT \FSMClk|Selector11~0_combout\;
\Hc|ALT_INV_counter\(0) <= NOT \Hc|counter\(0);
\setT|ALT_INV_outMinutes\(0) <= NOT \setT|outMinutes\(0);
\Mc|ALT_INV_counter\(4) <= NOT \Mc|counter\(4);
\setT|ALT_INV_outSeconds\(4) <= NOT \setT|outSeconds\(4);
\FSMClk|ALT_INV_outhours~5_combout\ <= NOT \FSMClk|outhours~5_combout\;
\FSMClk|ALT_INV_outhours~4_combout\ <= NOT \FSMClk|outhours~4_combout\;
\FSMClk|ALT_INV_Selector0~0_combout\ <= NOT \FSMClk|Selector0~0_combout\;
\Mc|ALT_INV_counter\(5) <= NOT \Mc|counter\(5);
\setT|ALT_INV_outSeconds\(5) <= NOT \setT|outSeconds\(5);
\h0|ALT_INV_WideOr6~0_combout\ <= NOT \h0|WideOr6~0_combout\;
\FSMClk|ALT_INV_Selector2~0_combout\ <= NOT \FSMClk|Selector2~0_combout\;
\Mc|ALT_INV_counter\(3) <= NOT \Mc|counter\(3);
\setT|ALT_INV_outSeconds\(3) <= NOT \setT|outSeconds\(3);
\FSMClk|ALT_INV_Selector3~0_combout\ <= NOT \FSMClk|Selector3~0_combout\;
\Mc|ALT_INV_counter\(2) <= NOT \Mc|counter\(2);
\setT|ALT_INV_outSeconds\(2) <= NOT \setT|outSeconds\(2);
\FSMClk|ALT_INV_Selector4~0_combout\ <= NOT \FSMClk|Selector4~0_combout\;
\Mc|ALT_INV_counter\(1) <= NOT \Mc|counter\(1);
\setT|ALT_INV_outSeconds\(1) <= NOT \setT|outSeconds\(1);
\FSMClk|ALT_INV_Selector5~0_combout\ <= NOT \FSMClk|Selector5~0_combout\;
\FSMClk|ALT_INV_currentstate.clockMode~q\ <= NOT \FSMClk|currentstate.clockMode~q\;
\FSMClk|ALT_INV_currentstate.preSetMode~q\ <= NOT \FSMClk|currentstate.preSetMode~q\;
\Mc|ALT_INV_counter\(0) <= NOT \Mc|counter\(0);
\FSMClk|ALT_INV_currentstate.setMode~q\ <= NOT \FSMClk|currentstate.setMode~q\;
\FSMClk|ALT_INV_currentstate.updateMode~q\ <= NOT \FSMClk|currentstate.updateMode~q\;
\setT|ALT_INV_outSeconds\(0) <= NOT \setT|outSeconds\(0);
\dm2|d|pwm1|ALT_INV_port~q\ <= NOT \dm2|d|pwm1|port~q\;
\dm1t|d|pwm1|ALT_INV_port~q\ <= NOT \dm1t|d|pwm1|port~q\;
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(1) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(1);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31);
\alm|avc|ALT_INV_LessThan0~3_combout\ <= NOT \alm|avc|LessThan0~3_combout\;
\alm|avc|ALT_INV_LessThan0~2_combout\ <= NOT \alm|avc|LessThan0~2_combout\;
\alm|avc|ALT_INV_LessThan0~1_combout\ <= NOT \alm|avc|LessThan0~1_combout\;
\alm|avc|ALT_INV_LessThan0~0_combout\ <= NOT \alm|avc|LessThan0~0_combout\;
\alm|avc|u0|ALT_INV_SCLK~0_combout\ <= NOT \alm|avc|u0|SCLK~0_combout\;
\alm|avc|u0|ALT_INV_ACK3~0_combout\ <= NOT \alm|avc|u0|ACK3~0_combout\;
\alm|avc|u0|ALT_INV_Selector1~0_combout\ <= NOT \alm|avc|u0|Selector1~0_combout\;
\H|ALT_INV_Add0~1_combout\ <= NOT \H|Add0~1_combout\;
\H|ALT_INV_Add0~0_combout\ <= NOT \H|Add0~0_combout\;
\setT|ALT_INV_outHours[3]~4_combout\ <= NOT \setT|outHours[3]~4_combout\;
\H|ALT_INV_hours[0]~2_combout\ <= NOT \H|hours[0]~2_combout\;
\Hc|ALT_INV_pulse~q\ <= NOT \Hc|pulse~q\;
\Hc|ALT_INV_Add0~2_combout\ <= NOT \Hc|Add0~2_combout\;
\Hc|ALT_INV_Add0~1_combout\ <= NOT \Hc|Add0~1_combout\;
\Hc|ALT_INV_Add0~0_combout\ <= NOT \Hc|Add0~0_combout\;
\setT|ALT_INV_outMinutes[2]~3_combout\ <= NOT \setT|outMinutes[2]~3_combout\;
\setT|ALT_INV_Add1~0_combout\ <= NOT \setT|Add1~0_combout\;
\Hc|ALT_INV_pulse~0_combout\ <= NOT \Hc|pulse~0_combout\;
\Mc|ALT_INV_pulse~q\ <= NOT \Mc|pulse~q\;
\Mc|ALT_INV_Add0~2_combout\ <= NOT \Mc|Add0~2_combout\;
\Mc|ALT_INV_Add0~1_combout\ <= NOT \Mc|Add0~1_combout\;
\Mc|ALT_INV_Add0~0_combout\ <= NOT \Mc|Add0~0_combout\;
\setT|ALT_INV_outSeconds[2]~3_combout\ <= NOT \setT|outSeconds[2]~3_combout\;
\setT|ALT_INV_Add0~0_combout\ <= NOT \setT|Add0~0_combout\;
\Mc|ALT_INV_pulse~0_combout\ <= NOT \Mc|pulse~0_combout\;
\Sc|ALT_INV_pulse~q\ <= NOT \Sc|pulse~q\;
\dm2|d|ALT_INV_pwmSignal~q\ <= NOT \dm2|d|pwmSignal~q\;
\dm1t|d|ALT_INV_pwmSignal~q\ <= NOT \dm1t|d|pwmSignal~q\;
\vg1|VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0) <= NOT \vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(0);
\vg1|VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1) <= NOT \vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(1);
\alm|avc|u0|ALT_INV_I2C_SCLK~0_combout\ <= NOT \alm|avc|u0|I2C_SCLK~0_combout\;
\alm|avc|u0|ALT_INV_SD_COUNTER\(0) <= NOT \alm|avc|u0|SD_COUNTER\(0);
\alm|avc|u0|ALT_INV_SD_COUNTER\(1) <= NOT \alm|avc|u0|SD_COUNTER\(1);
\alm|avc|u0|ALT_INV_SD_COUNTER\(2) <= NOT \alm|avc|u0|SD_COUNTER\(2);
\alm|avc|u0|ALT_INV_SD_COUNTER\(3) <= NOT \alm|avc|u0|SD_COUNTER\(3);
\alm|avc|u0|ALT_INV_SD_COUNTER\(4) <= NOT \alm|avc|u0|SD_COUNTER\(4);
\alm|avc|u0|ALT_INV_SD_COUNTER\(5) <= NOT \alm|avc|u0|SD_COUNTER\(5);
\alm|avc|ALT_INV_mI2C_CTRL_CLK~q\ <= NOT \alm|avc|mI2C_CTRL_CLK~q\;
\alm|avc|u0|ALT_INV_SCLK~q\ <= NOT \alm|avc|u0|SCLK~q\;
\H|ALT_INV_hours\(4) <= NOT \H|hours\(4);
\setT|ALT_INV_outHours\(4) <= NOT \setT|outHours\(4);
\h4|ALT_INV_WideOr6~0_combout\ <= NOT \h4|WideOr6~0_combout\;
\FSMClk|ALT_INV_Selector13~0_combout\ <= NOT \FSMClk|Selector13~0_combout\;
\H|ALT_INV_hours\(3) <= NOT \H|hours\(3);
\setT|ALT_INV_outHours\(3) <= NOT \setT|outHours\(3);
\FSMClk|ALT_INV_Selector14~0_combout\ <= NOT \FSMClk|Selector14~0_combout\;
\H|ALT_INV_hours\(2) <= NOT \H|hours\(2);
\setT|ALT_INV_outHours\(2) <= NOT \setT|outHours\(2);
\FSMClk|ALT_INV_Selector15~0_combout\ <= NOT \FSMClk|Selector15~0_combout\;
\H|ALT_INV_hours\(1) <= NOT \H|hours\(1);
\setT|ALT_INV_outHours\(1) <= NOT \setT|outHours\(1);
\FSMClk|ALT_INV_Selector16~0_combout\ <= NOT \FSMClk|Selector16~0_combout\;
\H|ALT_INV_hours\(0) <= NOT \H|hours\(0);
\setT|ALT_INV_outHours\(0) <= NOT \setT|outHours\(0);
\Hc|ALT_INV_counter\(4) <= NOT \Hc|counter\(4);
\setT|ALT_INV_outMinutes\(4) <= NOT \setT|outMinutes\(4);
\FSMClk|ALT_INV_Selector6~0_combout\ <= NOT \FSMClk|Selector6~0_combout\;
\Hc|ALT_INV_counter\(5) <= NOT \Hc|counter\(5);
\setT|ALT_INV_outMinutes\(5) <= NOT \setT|outMinutes\(5);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\;
\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\ <= NOT \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q\;
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\;
\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\ <= NOT \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\;
\Sc|ALT_INV_Equal0~5_combout\ <= NOT \Sc|Equal0~5_combout\;
\Sc|ALT_INV_Equal0~4_combout\ <= NOT \Sc|Equal0~4_combout\;
\Sc|ALT_INV_Equal0~3_combout\ <= NOT \Sc|Equal0~3_combout\;
\Sc|ALT_INV_Equal0~2_combout\ <= NOT \Sc|Equal0~2_combout\;
\Sc|ALT_INV_Equal0~1_combout\ <= NOT \Sc|Equal0~1_combout\;
\Sc|ALT_INV_Equal0~0_combout\ <= NOT \Sc|Equal0~0_combout\;
\FSMClk|ALT_INV_currentstate.resetMode~q\ <= NOT \FSMClk|currentstate.resetMode~q\;
\FSMClk|ALT_INV_currentstate~13_combout\ <= NOT \FSMClk|currentstate~13_combout\;
\setT|bpt|ALT_INV_Equal0~4_combout\ <= NOT \setT|bpt|Equal0~4_combout\;
\setT|bpt|ALT_INV_Equal0~3_combout\ <= NOT \setT|bpt|Equal0~3_combout\;
\setT|bpt|ALT_INV_Equal0~2_combout\ <= NOT \setT|bpt|Equal0~2_combout\;
\setT|bpt|ALT_INV_Equal0~1_combout\ <= NOT \setT|bpt|Equal0~1_combout\;
\setT|bpt|ALT_INV_Equal0~0_combout\ <= NOT \setT|bpt|Equal0~0_combout\;
\dm2|d|ALT_INV_Equal0~5_combout\ <= NOT \dm2|d|Equal0~5_combout\;
\dm2|d|ALT_INV_Equal0~4_combout\ <= NOT \dm2|d|Equal0~4_combout\;
\dm2|d|ALT_INV_Equal0~3_combout\ <= NOT \dm2|d|Equal0~3_combout\;
\dm2|d|ALT_INV_Equal0~2_combout\ <= NOT \dm2|d|Equal0~2_combout\;
\dm2|d|ALT_INV_Equal0~1_combout\ <= NOT \dm2|d|Equal0~1_combout\;
\dm2|d|ALT_INV_Equal0~0_combout\ <= NOT \dm2|d|Equal0~0_combout\;
\dm2|ALT_INV_dispense~q\ <= NOT \dm2|dispense~q\;
\dm1t|d|ALT_INV_Equal0~5_combout\ <= NOT \dm1t|d|Equal0~5_combout\;
\dm1t|d|ALT_INV_Equal0~4_combout\ <= NOT \dm1t|d|Equal0~4_combout\;
\dm1t|d|ALT_INV_Equal0~3_combout\ <= NOT \dm1t|d|Equal0~3_combout\;
\dm1t|d|ALT_INV_Equal0~2_combout\ <= NOT \dm1t|d|Equal0~2_combout\;
\dm1t|d|ALT_INV_Equal0~1_combout\ <= NOT \dm1t|d|Equal0~1_combout\;
\dm1t|d|ALT_INV_Equal0~0_combout\ <= NOT \dm1t|d|Equal0~0_combout\;
\dm1t|ALT_INV_dispense~q\ <= NOT \dm1t|dispense~q\;
\vg1|ALT_INV_colour[0]~32_combout\ <= NOT \vg1|colour[0]~32_combout\;
\vg1|ALT_INV_colour[0]~31_combout\ <= NOT \vg1|colour[0]~31_combout\;
\vg1|ALT_INV_colour[0]~30_combout\ <= NOT \vg1|colour[0]~30_combout\;
\vg1|ALT_INV_colour[0]~29_combout\ <= NOT \vg1|colour[0]~29_combout\;
\vg1|ALT_INV_colour[0]~28_combout\ <= NOT \vg1|colour[0]~28_combout\;
\vg1|ALT_INV_colour[0]~27_combout\ <= NOT \vg1|colour[0]~27_combout\;
\vg1|ALT_INV_colour[1]~25_combout\ <= NOT \vg1|colour[1]~25_combout\;
\vg1|ALT_INV_colour[1]~24_combout\ <= NOT \vg1|colour[1]~24_combout\;
\vg1|ALT_INV_colour[1]~23_combout\ <= NOT \vg1|colour[1]~23_combout\;
\vg1|ALT_INV_colour[1]~22_combout\ <= NOT \vg1|colour[1]~22_combout\;
\vg1|ALT_INV_colour[1]~21_combout\ <= NOT \vg1|colour[1]~21_combout\;
\vg1|ALT_INV_colour[1]~20_combout\ <= NOT \vg1|colour[1]~20_combout\;
\vg1|ALT_INV_colour[2]~18_combout\ <= NOT \vg1|colour[2]~18_combout\;
\vg1|ALT_INV_colour[2]~17_combout\ <= NOT \vg1|colour[2]~17_combout\;
\vg1|ALT_INV_colour[2]~16_combout\ <= NOT \vg1|colour[2]~16_combout\;
\vg1|ALT_INV_colour[2]~15_combout\ <= NOT \vg1|colour[2]~15_combout\;
\vg1|ALT_INV_colour[2]~14_combout\ <= NOT \vg1|colour[2]~14_combout\;
\ALT_INV_alarmEnable~combout\ <= NOT \alarmEnable~combout\;
\mo1|ALT_INV_ov1~q\ <= NOT \mo1|ov1~q\;
\mo1|ALT_INV_ov2~q\ <= NOT \mo1|ov2~q\;
\dT|ALT_INV_dispenseMorning~q\ <= NOT \dT|dispenseMorning~q\;
\dT|ALT_INV_dispenseAfternoon~q\ <= NOT \dT|dispenseAfternoon~q\;
\dT|ALT_INV_dispenseEvening~q\ <= NOT \dT|dispenseEvening~q\;
\vg1|dani|ALT_INV_animation~q\ <= NOT \vg1|dani|animation~q\;
\vg1|ALT_INV_colour[2]~13_combout\ <= NOT \vg1|colour[2]~13_combout\;
\vg1|ALT_INV_colour[2]~12_combout\ <= NOT \vg1|colour[2]~12_combout\;
\vg1|ALT_INV_colour[2]~11_combout\ <= NOT \vg1|colour[2]~11_combout\;
\vg1|ALT_INV_colour[2]~10_combout\ <= NOT \vg1|colour[2]~10_combout\;
\vg1|ALT_INV_colour[2]~9_combout\ <= NOT \vg1|colour[2]~9_combout\;
\vg1|ALT_INV_colour[2]~8_combout\ <= NOT \vg1|colour[2]~8_combout\;
\vg1|ALT_INV_colour[2]~7_combout\ <= NOT \vg1|colour[2]~7_combout\;
\vg1|ALT_INV_colour[2]~6_combout\ <= NOT \vg1|colour[2]~6_combout\;
\vg1|ALT_INV_colour[2]~5_combout\ <= NOT \vg1|colour[2]~5_combout\;
\vg1|ALT_INV_colour[2]~4_combout\ <= NOT \vg1|colour[2]~4_combout\;
\vg1|ALT_INV_colour[2]~3_combout\ <= NOT \vg1|colour[2]~3_combout\;
\vg1|ALT_INV_colour[2]~2_combout\ <= NOT \vg1|colour[2]~2_combout\;
\vg1|ALT_INV_colour[2]~1_combout\ <= NOT \vg1|colour[2]~1_combout\;
\vg1|ALT_INV_colour[2]~0_combout\ <= NOT \vg1|colour[2]~0_combout\;
\vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0) <= NOT \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0);
\vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1) <= NOT \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1);
\vg1|VGA|ALT_INV_valid_160x120~0_combout\ <= NOT \vg1|VGA|valid_160x120~0_combout\;
\vg1|ALT_INV_Equal1~0_combout\ <= NOT \vg1|Equal1~0_combout\;
\vg1|ALT_INV_y\(5) <= NOT \vg1|y\(5);
\vg1|ALT_INV_y\(3) <= NOT \vg1|y\(3);
\vg1|ALT_INV_y\(4) <= NOT \vg1|y\(4);
\vg1|ALT_INV_y\(6) <= NOT \vg1|y\(6);
\vg1|VGA|controller|ALT_INV_VGA_VS1~q\ <= NOT \vg1|VGA|controller|VGA_VS1~q\;
\vg1|VGA|controller|ALT_INV_VGA_HS1~q\ <= NOT \vg1|VGA|controller|VGA_HS1~q\;
\alm|avc|u0|ALT_INV_Add0~3_combout\ <= NOT \alm|avc|u0|Add0~3_combout\;
\alm|avc|u0|ALT_INV_Add0~2_combout\ <= NOT \alm|avc|u0|Add0~2_combout\;
\alm|avc|u0|ALT_INV_Add0~1_combout\ <= NOT \alm|avc|u0|Add0~1_combout\;
\alm|avc|u0|ALT_INV_Add0~0_combout\ <= NOT \alm|avc|u0|Add0~0_combout\;
\alm|avc|u0|ALT_INV_Mux0~0_combout\ <= NOT \alm|avc|u0|Mux0~0_combout\;
\alm|avc|u0|ALT_INV_SD_COUNTER[2]~0_combout\ <= NOT \alm|avc|u0|SD_COUNTER[2]~0_combout\;
\alm|avc|ALT_INV_mI2C_GO~q\ <= NOT \alm|avc|mI2C_GO~q\;
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(27) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(27);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_counting~q\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~q\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\alm|avc|ALT_INV_mI2C_CLK_DIV\(0) <= NOT \alm|avc|mI2C_CLK_DIV\(0);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(28) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(28);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\alm|Audio_Controller|ALT_INV_done_adc_channel_sync~q\ <= NOT \alm|Audio_Controller|done_adc_channel_sync~q\;
\alm|rateCount|ALT_INV_count\(14) <= NOT \alm|rateCount|count\(14);
\alm|rateCount|ALT_INV_count\(15) <= NOT \alm|rateCount|count\(15);
\alm|rateCount|ALT_INV_count\(16) <= NOT \alm|rateCount|count\(16);
\alm|rateCount|ALT_INV_count\(17) <= NOT \alm|rateCount|count\(17);
\alm|rateCount|ALT_INV_count\(11) <= NOT \alm|rateCount|count\(11);
\alm|rateCount|ALT_INV_count\(18) <= NOT \alm|rateCount|count\(18);
\alm|rateCount|ALT_INV_count\(20) <= NOT \alm|rateCount|count\(20);
\alm|rateCount|ALT_INV_count\(21) <= NOT \alm|rateCount|count\(21);
\alm|rateCount|ALT_INV_count\(22) <= NOT \alm|rateCount|count\(22);
\alm|rateCount|ALT_INV_count\(23) <= NOT \alm|rateCount|count\(23);
\alm|rateCount|ALT_INV_count\(26) <= NOT \alm|rateCount|count\(26);
\alm|rateCount|ALT_INV_count\(19) <= NOT \alm|rateCount|count\(19);
\alm|rateCount|ALT_INV_count\(9) <= NOT \alm|rateCount|count\(9);
\alm|rateCount|ALT_INV_count\(10) <= NOT \alm|rateCount|count\(10);
\alm|rateCount|ALT_INV_count\(24) <= NOT \alm|rateCount|count\(24);
\alm|rateCount|ALT_INV_count\(12) <= NOT \alm|rateCount|count\(12);
\alm|rateCount|ALT_INV_count\(25) <= NOT \alm|rateCount|count\(25);
\alm|rateCount|ALT_INV_count\(13) <= NOT \alm|rateCount|count\(13);
\alm|rateCount|ALT_INV_count\(3) <= NOT \alm|rateCount|count\(3);
\alm|rateCount|ALT_INV_count\(2) <= NOT \alm|rateCount|count\(2);
\alm|rateCount|ALT_INV_count\(1) <= NOT \alm|rateCount|count\(1);
\alm|rateCount|ALT_INV_count\(0) <= NOT \alm|rateCount|count\(0);
\alm|rateCount|ALT_INV_count\(6) <= NOT \alm|rateCount|count\(6);
\alm|rateCount|ALT_INV_count\(7) <= NOT \alm|rateCount|count\(7);
\alm|rateCount|ALT_INV_count\(8) <= NOT \alm|rateCount|count\(8);
\alm|rateCount|ALT_INV_count\(5) <= NOT \alm|rateCount|count\(5);
\alm|rateCount|ALT_INV_count\(4) <= NOT \alm|rateCount|count\(4);
\alm|ALT_INV_delay_cnt\(3) <= NOT \alm|delay_cnt\(3);
\alm|ALT_INV_delay_cnt\(18) <= NOT \alm|delay_cnt\(18);
\alm|ALT_INV_delay_cnt\(17) <= NOT \alm|delay_cnt\(17);
\alm|ALT_INV_delay_cnt\(16) <= NOT \alm|delay_cnt\(16);
\alm|ALT_INV_delay_cnt\(15) <= NOT \alm|delay_cnt\(15);
\alm|ALT_INV_delay_cnt\(0) <= NOT \alm|delay_cnt\(0);
\alm|ALT_INV_delay_cnt\(14) <= NOT \alm|delay_cnt\(14);
\alm|ALT_INV_delay_cnt\(13) <= NOT \alm|delay_cnt\(13);
\alm|ALT_INV_delay_cnt\(12) <= NOT \alm|delay_cnt\(12);
\alm|ALT_INV_delay_cnt\(11) <= NOT \alm|delay_cnt\(11);
\alm|ALT_INV_delay_cnt\(10) <= NOT \alm|delay_cnt\(10);
\alm|ALT_INV_delay_cnt\(2) <= NOT \alm|delay_cnt\(2);
\alm|ALT_INV_delay_cnt\(4) <= NOT \alm|delay_cnt\(4);
\alm|ALT_INV_delay_cnt\(5) <= NOT \alm|delay_cnt\(5);
\alm|ALT_INV_delay_cnt\(6) <= NOT \alm|delay_cnt\(6);
\alm|ALT_INV_delay_cnt\(7) <= NOT \alm|delay_cnt\(7);
\alm|ALT_INV_delay_cnt\(8) <= NOT \alm|delay_cnt\(8);
\alm|ALT_INV_delay_cnt\(1) <= NOT \alm|delay_cnt\(1);
\alm|ALT_INV_delay_cnt\(9) <= NOT \alm|delay_cnt\(9);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\;
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\;
\alm|avc|ALT_INV_mI2C_CLK_DIV\(1) <= NOT \alm|avc|mI2C_CLK_DIV\(1);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(29) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(29);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_right_audio_fifo_read_space\(7) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(7);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_right_audio_fifo_read_space\(6) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(6);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_left_audio_fifo_read_space\(6) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\(6);
\alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_left_audio_fifo_read_space\(7) <= NOT \alm|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\(7);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(6) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(6);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(7) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(7);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(6) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(6);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(7) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(7);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\vg1|ALT_INV_Add1~25_sumout\ <= NOT \vg1|Add1~25_sumout\;
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(30) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(30);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\alm|Audio_Controller|ALT_INV_audio_in_available~q\ <= NOT \alm|Audio_Controller|audio_in_available~q\;
\alm|Audio_Controller|ALT_INV_audio_out_allowed~q\ <= NOT \alm|Audio_Controller|audio_out_allowed~q\;
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\;
\vg1|dani|ALT_INV_counter\(9) <= NOT \vg1|dani|counter\(9);
\vg1|dani|ALT_INV_counter\(6) <= NOT \vg1|dani|counter\(6);
\vg1|dani|ALT_INV_counter\(5) <= NOT \vg1|dani|counter\(5);
\vg1|dani|ALT_INV_counter\(4) <= NOT \vg1|dani|counter\(4);
\vg1|dani|ALT_INV_counter\(3) <= NOT \vg1|dani|counter\(3);
\vg1|dani|ALT_INV_counter\(19) <= NOT \vg1|dani|counter\(19);
\vg1|dani|ALT_INV_counter\(21) <= NOT \vg1|dani|counter\(21);
\vg1|dani|ALT_INV_counter\(22) <= NOT \vg1|dani|counter\(22);
\vg1|dani|ALT_INV_counter\(23) <= NOT \vg1|dani|counter\(23);
\vg1|dani|ALT_INV_counter\(24) <= NOT \vg1|dani|counter\(24);
\vg1|dani|ALT_INV_counter\(25) <= NOT \vg1|dani|counter\(25);
\vg1|dani|ALT_INV_counter\(20) <= NOT \vg1|dani|counter\(20);
\vg1|dani|ALT_INV_counter\(16) <= NOT \vg1|dani|counter\(16);
\vg1|dani|ALT_INV_counter\(7) <= NOT \vg1|dani|counter\(7);
\vg1|dani|ALT_INV_counter\(14) <= NOT \vg1|dani|counter\(14);
\vg1|dani|ALT_INV_counter\(13) <= NOT \vg1|dani|counter\(13);
\vg1|dani|ALT_INV_counter\(11) <= NOT \vg1|dani|counter\(11);
\vg1|dani|ALT_INV_counter\(10) <= NOT \vg1|dani|counter\(10);
\vg1|dani|ALT_INV_counter\(26) <= NOT \vg1|dani|counter\(26);
\vg1|dani|ALT_INV_counter\(17) <= NOT \vg1|dani|counter\(17);
\vg1|dani|ALT_INV_counter\(2) <= NOT \vg1|dani|counter\(2);
\vg1|dani|ALT_INV_counter\(8) <= NOT \vg1|dani|counter\(8);
\vg1|dani|ALT_INV_counter\(15) <= NOT \vg1|dani|counter\(15);
\vg1|dani|ALT_INV_counter\(18) <= NOT \vg1|dani|counter\(18);
\vg1|dani|ALT_INV_counter\(28) <= NOT \vg1|dani|counter\(28);
\vg1|dani|ALT_INV_counter\(29) <= NOT \vg1|dani|counter\(29);
\vg1|dani|ALT_INV_counter\(30) <= NOT \vg1|dani|counter\(30);
\vg1|dani|ALT_INV_counter\(12) <= NOT \vg1|dani|counter\(12);
\vg1|dani|ALT_INV_counter\(0) <= NOT \vg1|dani|counter\(0);
\vg1|dani|ALT_INV_counter\(1) <= NOT \vg1|dani|counter\(1);
\vg1|dani|ALT_INV_counter\(27) <= NOT \vg1|dani|counter\(27);
\vg1|user_input_translator|ALT_INV_Add0~5_sumout\ <= NOT \vg1|user_input_translator|Add0~5_sumout\;
\vg1|user_input_translator|ALT_INV_Add0~1_sumout\ <= NOT \vg1|user_input_translator|Add0~1_sumout\;
\vg1|ALT_INV_Add1~13_sumout\ <= NOT \vg1|Add1~13_sumout\;
\vg1|ALT_INV_Add1~9_sumout\ <= NOT \vg1|Add1~9_sumout\;
\vg1|ALT_INV_Add1~5_sumout\ <= NOT \vg1|Add1~5_sumout\;
\vg1|ALT_INV_Add1~1_sumout\ <= NOT \vg1|Add1~1_sumout\;
\vg1|VGA|controller|ALT_INV_yCounter\(2) <= NOT \vg1|VGA|controller|yCounter\(2);
\vg1|VGA|controller|ALT_INV_yCounter\(3) <= NOT \vg1|VGA|controller|yCounter\(3);
\vg1|VGA|controller|ALT_INV_yCounter\(4) <= NOT \vg1|VGA|controller|yCounter\(4);
\vg1|VGA|controller|ALT_INV_yCounter\(5) <= NOT \vg1|VGA|controller|yCounter\(5);
\vg1|VGA|controller|ALT_INV_yCounter\(6) <= NOT \vg1|VGA|controller|yCounter\(6);
\vg1|VGA|controller|ALT_INV_yCounter\(7) <= NOT \vg1|VGA|controller|yCounter\(7);
\vg1|VGA|controller|ALT_INV_yCounter\(8) <= NOT \vg1|VGA|controller|yCounter\(8);
\vg1|VGA|controller|ALT_INV_yCounter\(0) <= NOT \vg1|VGA|controller|yCounter\(0);
\vg1|VGA|controller|ALT_INV_yCounter\(1) <= NOT \vg1|VGA|controller|yCounter\(1);
\vg1|VGA|controller|ALT_INV_yCounter\(9) <= NOT \vg1|VGA|controller|yCounter\(9);
\vg1|VGA|controller|ALT_INV_xCounter\(0) <= NOT \vg1|VGA|controller|xCounter\(0);
\vg1|VGA|controller|ALT_INV_xCounter\(1) <= NOT \vg1|VGA|controller|xCounter\(1);
\vg1|VGA|controller|ALT_INV_xCounter\(7) <= NOT \vg1|VGA|controller|xCounter\(7);
\vg1|VGA|controller|ALT_INV_xCounter\(8) <= NOT \vg1|VGA|controller|xCounter\(8);
\vg1|VGA|controller|ALT_INV_xCounter\(9) <= NOT \vg1|VGA|controller|xCounter\(9);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(31) <= NOT \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(31);
\alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\ <= NOT \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\;
\alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\ <= NOT \alm|Audio_Controller|done_dac_channel_sync~q\;
\Sc|ALT_INV_counter\(26) <= NOT \Sc|counter\(26);
\Sc|ALT_INV_counter\(28) <= NOT \Sc|counter\(28);
\Sc|ALT_INV_counter\(22) <= NOT \Sc|counter\(22);
\Sc|ALT_INV_counter\(21) <= NOT \Sc|counter\(21);
\Sc|ALT_INV_counter\(20) <= NOT \Sc|counter\(20);
\Sc|ALT_INV_counter\(19) <= NOT \Sc|counter\(19);
\Sc|ALT_INV_counter\(18) <= NOT \Sc|counter\(18);
\Sc|ALT_INV_counter\(17) <= NOT \Sc|counter\(17);
\Sc|ALT_INV_counter\(16) <= NOT \Sc|counter\(16);
\Sc|ALT_INV_counter\(15) <= NOT \Sc|counter\(15);
\Sc|ALT_INV_counter\(14) <= NOT \Sc|counter\(14);
\Sc|ALT_INV_counter\(0) <= NOT \Sc|counter\(0);
\Sc|ALT_INV_counter\(4) <= NOT \Sc|counter\(4);
\Sc|ALT_INV_counter\(23) <= NOT \Sc|counter\(23);
\Sc|ALT_INV_counter\(11) <= NOT \Sc|counter\(11);
\Sc|ALT_INV_counter\(27) <= NOT \Sc|counter\(27);
\Sc|ALT_INV_counter\(25) <= NOT \Sc|counter\(25);
\Sc|ALT_INV_counter\(24) <= NOT \Sc|counter\(24);
\Sc|ALT_INV_counter\(8) <= NOT \Sc|counter\(8);
\Sc|ALT_INV_counter\(9) <= NOT \Sc|counter\(9);
\Sc|ALT_INV_counter\(10) <= NOT \Sc|counter\(10);
\Sc|ALT_INV_counter\(12) <= NOT \Sc|counter\(12);
\Sc|ALT_INV_counter\(13) <= NOT \Sc|counter\(13);
\Sc|ALT_INV_counter\(29) <= NOT \Sc|counter\(29);
\Sc|ALT_INV_counter\(1) <= NOT \Sc|counter\(1);
\Sc|ALT_INV_counter\(2) <= NOT \Sc|counter\(2);
\Sc|ALT_INV_counter\(3) <= NOT \Sc|counter\(3);
\Sc|ALT_INV_counter\(5) <= NOT \Sc|counter\(5);
\Sc|ALT_INV_counter\(6) <= NOT \Sc|counter\(6);
\Sc|ALT_INV_counter\(7) <= NOT \Sc|counter\(7);
\Sc|ALT_INV_counter\(30) <= NOT \Sc|counter\(30);
\setT|bpt|ALT_INV_counter\(6) <= NOT \setT|bpt|counter\(6);
\setT|bpt|ALT_INV_counter\(5) <= NOT \setT|bpt|counter\(5);
\setT|bpt|ALT_INV_counter\(4) <= NOT \setT|bpt|counter\(4);
\setT|bpt|ALT_INV_counter\(3) <= NOT \setT|bpt|counter\(3);
\setT|bpt|ALT_INV_counter\(2) <= NOT \setT|bpt|counter\(2);
\setT|bpt|ALT_INV_counter\(26) <= NOT \setT|bpt|counter\(26);
\setT|bpt|ALT_INV_counter\(0) <= NOT \setT|bpt|counter\(0);
\setT|bpt|ALT_INV_counter\(13) <= NOT \setT|bpt|counter\(13);
\setT|bpt|ALT_INV_counter\(14) <= NOT \setT|bpt|counter\(14);
\setT|bpt|ALT_INV_counter\(15) <= NOT \setT|bpt|counter\(15);
\setT|bpt|ALT_INV_counter\(21) <= NOT \setT|bpt|counter\(21);
\setT|bpt|ALT_INV_counter\(22) <= NOT \setT|bpt|counter\(22);
\setT|bpt|ALT_INV_counter\(23) <= NOT \setT|bpt|counter\(23);
\setT|bpt|ALT_INV_counter\(24) <= NOT \setT|bpt|counter\(24);
\setT|bpt|ALT_INV_counter\(25) <= NOT \setT|bpt|counter\(25);
\setT|bpt|ALT_INV_counter\(27) <= NOT \setT|bpt|counter\(27);
\setT|bpt|ALT_INV_counter\(28) <= NOT \setT|bpt|counter\(28);
\setT|bpt|ALT_INV_counter\(29) <= NOT \setT|bpt|counter\(29);
\setT|bpt|ALT_INV_counter\(30) <= NOT \setT|bpt|counter\(30);
\setT|bpt|ALT_INV_counter\(12) <= NOT \setT|bpt|counter\(12);
\setT|bpt|ALT_INV_counter\(11) <= NOT \setT|bpt|counter\(11);
\setT|bpt|ALT_INV_counter\(10) <= NOT \setT|bpt|counter\(10);
\setT|bpt|ALT_INV_counter\(1) <= NOT \setT|bpt|counter\(1);
\setT|bpt|ALT_INV_counter\(16) <= NOT \setT|bpt|counter\(16);
\setT|bpt|ALT_INV_counter\(17) <= NOT \setT|bpt|counter\(17);
\setT|bpt|ALT_INV_counter\(18) <= NOT \setT|bpt|counter\(18);
\setT|bpt|ALT_INV_counter\(19) <= NOT \setT|bpt|counter\(19);
\setT|bpt|ALT_INV_counter\(20) <= NOT \setT|bpt|counter\(20);
\setT|bpt|ALT_INV_counter\(9) <= NOT \setT|bpt|counter\(9);
\setT|bpt|ALT_INV_counter\(8) <= NOT \setT|bpt|counter\(8);
\setT|bpt|ALT_INV_counter\(7) <= NOT \setT|bpt|counter\(7);
\dm2|d|ALT_INV_counter\(1) <= NOT \dm2|d|counter\(1);
\dm2|d|ALT_INV_counter\(10) <= NOT \dm2|d|counter\(10);
\dm2|d|ALT_INV_counter\(2) <= NOT \dm2|d|counter\(2);
\dm2|d|ALT_INV_counter\(3) <= NOT \dm2|d|counter\(3);
\dm2|d|ALT_INV_counter\(29) <= NOT \dm2|d|counter\(29);
\dm2|d|ALT_INV_counter\(24) <= NOT \dm2|d|counter\(24);
\dm2|d|ALT_INV_counter\(22) <= NOT \dm2|d|counter\(22);
\dm2|d|ALT_INV_counter\(21) <= NOT \dm2|d|counter\(21);
\dm2|d|ALT_INV_counter\(20) <= NOT \dm2|d|counter\(20);
\dm2|d|ALT_INV_counter\(19) <= NOT \dm2|d|counter\(19);
\dm2|d|ALT_INV_counter\(28) <= NOT \dm2|d|counter\(28);
\dm2|d|ALT_INV_counter\(30) <= NOT \dm2|d|counter\(30);
\dm2|d|ALT_INV_counter\(18) <= NOT \dm2|d|counter\(18);
\dm2|d|ALT_INV_counter\(27) <= NOT \dm2|d|counter\(27);
\dm2|d|ALT_INV_counter\(23) <= NOT \dm2|d|counter\(23);
\dm2|d|ALT_INV_counter\(26) <= NOT \dm2|d|counter\(26);
\dm2|d|ALT_INV_counter\(25) <= NOT \dm2|d|counter\(25);
\dm2|d|ALT_INV_counter\(0) <= NOT \dm2|d|counter\(0);
\dm2|d|ALT_INV_counter\(12) <= NOT \dm2|d|counter\(12);
\dm2|d|ALT_INV_counter\(13) <= NOT \dm2|d|counter\(13);
\dm2|d|ALT_INV_counter\(14) <= NOT \dm2|d|counter\(14);
\dm2|d|ALT_INV_counter\(15) <= NOT \dm2|d|counter\(15);
\dm2|d|ALT_INV_counter\(16) <= NOT \dm2|d|counter\(16);
\dm2|d|ALT_INV_counter\(17) <= NOT \dm2|d|counter\(17);
\dm2|d|ALT_INV_counter\(5) <= NOT \dm2|d|counter\(5);
\dm2|d|ALT_INV_counter\(6) <= NOT \dm2|d|counter\(6);
\dm2|d|ALT_INV_counter\(7) <= NOT \dm2|d|counter\(7);
\dm2|d|ALT_INV_counter\(8) <= NOT \dm2|d|counter\(8);
\dm2|d|ALT_INV_counter\(9) <= NOT \dm2|d|counter\(9);
\dm2|d|ALT_INV_counter\(11) <= NOT \dm2|d|counter\(11);
\dm2|d|ALT_INV_counter\(4) <= NOT \dm2|d|counter\(4);
\dm1t|d|ALT_INV_counter\(23) <= NOT \dm1t|d|counter\(23);
\dm1t|d|ALT_INV_counter\(22) <= NOT \dm1t|d|counter\(22);
\dm1t|d|ALT_INV_counter\(0) <= NOT \dm1t|d|counter\(0);
\dm1t|d|ALT_INV_counter\(24) <= NOT \dm1t|d|counter\(24);
\dm1t|d|ALT_INV_counter\(3) <= NOT \dm1t|d|counter\(3);
\dm1t|d|ALT_INV_counter\(4) <= NOT \dm1t|d|counter\(4);
\dm1t|d|ALT_INV_counter\(5) <= NOT \dm1t|d|counter\(5);
\dm1t|d|ALT_INV_counter\(6) <= NOT \dm1t|d|counter\(6);
\dm1t|d|ALT_INV_counter\(7) <= NOT \dm1t|d|counter\(7);
\dm1t|d|ALT_INV_counter\(8) <= NOT \dm1t|d|counter\(8);
\dm1t|d|ALT_INV_counter\(2) <= NOT \dm1t|d|counter\(2);
\dm1t|d|ALT_INV_counter\(1) <= NOT \dm1t|d|counter\(1);
\dm1t|d|ALT_INV_counter\(26) <= NOT \dm1t|d|counter\(26);
\dm1t|d|ALT_INV_counter\(21) <= NOT \dm1t|d|counter\(21);
\dm1t|d|ALT_INV_counter\(27) <= NOT \dm1t|d|counter\(27);
\dm1t|d|ALT_INV_counter\(28) <= NOT \dm1t|d|counter\(28);
\dm1t|d|ALT_INV_counter\(29) <= NOT \dm1t|d|counter\(29);
\dm1t|d|ALT_INV_counter\(30) <= NOT \dm1t|d|counter\(30);
\dm1t|d|ALT_INV_counter\(16) <= NOT \dm1t|d|counter\(16);
\dm1t|d|ALT_INV_counter\(17) <= NOT \dm1t|d|counter\(17);
\dm1t|d|ALT_INV_counter\(18) <= NOT \dm1t|d|counter\(18);
\dm1t|d|ALT_INV_counter\(19) <= NOT \dm1t|d|counter\(19);
\dm1t|d|ALT_INV_counter\(20) <= NOT \dm1t|d|counter\(20);
\dm1t|d|ALT_INV_counter\(25) <= NOT \dm1t|d|counter\(25);
\dm1t|d|ALT_INV_counter\(10) <= NOT \dm1t|d|counter\(10);
\dm1t|d|ALT_INV_counter\(11) <= NOT \dm1t|d|counter\(11);
\dm1t|d|ALT_INV_counter\(12) <= NOT \dm1t|d|counter\(12);
\dm1t|d|ALT_INV_counter\(13) <= NOT \dm1t|d|counter\(13);
\dm1t|d|ALT_INV_counter\(14) <= NOT \dm1t|d|counter\(14);
\dm1t|d|ALT_INV_counter\(15) <= NOT \dm1t|d|counter\(15);
\dm1t|d|ALT_INV_counter\(9) <= NOT \dm1t|d|counter\(9);
\vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a6\ <= NOT \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a6\;
\vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a6\ <= NOT \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a6\;
\vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a6\ <= NOT \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a6\;
\vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ <= NOT \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a7\;
\vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ <= NOT \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a7\;
\vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ <= NOT \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a7\;
\vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\vg1|VGA|controller|ALT_INV_xCounter\(6) <= NOT \vg1|VGA|controller|xCounter\(6);
\vg1|VGA|controller|ALT_INV_xCounter\(5) <= NOT \vg1|VGA|controller|xCounter\(5);
\vg1|VGA|controller|ALT_INV_xCounter\(4) <= NOT \vg1|VGA|controller|xCounter\(4);
\vg1|VGA|controller|ALT_INV_xCounter\(3) <= NOT \vg1|VGA|controller|xCounter\(3);
\vg1|VGA|controller|ALT_INV_xCounter\(2) <= NOT \vg1|VGA|controller|xCounter\(2);
\vg1|ALT_INV_x\(4) <= NOT \vg1|x\(4);
\vg1|ALT_INV_x\(3) <= NOT \vg1|x\(3);
\vg1|ALT_INV_x\(2) <= NOT \vg1|x\(2);
\vg1|ALT_INV_x\(1) <= NOT \vg1|x\(1);
\vg1|ALT_INV_x\(0) <= NOT \vg1|x\(0);
\vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ <= NOT \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a7\;
\vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a8\ <= NOT \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a8\;
\vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a8\ <= NOT \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a8\;
\vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a8\ <= NOT \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a8\;
\vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\vg1|VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ <= NOT \vg1|VGA|controller|controller_translator|Add1~5_sumout\;
\vg1|VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ <= NOT \vg1|VGA|controller|controller_translator|Add1~1_sumout\;
\vg1|ALT_INV_x\(5) <= NOT \vg1|x\(5);
\vg1|ALT_INV_x\(6) <= NOT \vg1|x\(6);
\vg1|ALT_INV_x\(7) <= NOT \vg1|x\(7);
\vg1|VGA|user_input_translator|ALT_INV_Add0~5_sumout\ <= NOT \vg1|VGA|user_input_translator|Add0~5_sumout\;
\vg1|VGA|user_input_translator|ALT_INV_Add0~1_sumout\ <= NOT \vg1|VGA|user_input_translator|Add0~1_sumout\;
\alm|avc|ALT_INV_mI2C_CLK_DIV\(15) <= NOT \alm|avc|mI2C_CLK_DIV\(15);
\alm|avc|ALT_INV_mI2C_CLK_DIV\(14) <= NOT \alm|avc|mI2C_CLK_DIV\(14);
\alm|avc|ALT_INV_mI2C_CLK_DIV\(13) <= NOT \alm|avc|mI2C_CLK_DIV\(13);
\alm|avc|ALT_INV_mI2C_CLK_DIV\(12) <= NOT \alm|avc|mI2C_CLK_DIV\(12);
\alm|avc|ALT_INV_mI2C_CLK_DIV\(10) <= NOT \alm|avc|mI2C_CLK_DIV\(10);
\alm|avc|ALT_INV_mI2C_CLK_DIV\(9) <= NOT \alm|avc|mI2C_CLK_DIV\(9);
\alm|avc|ALT_INV_mI2C_CLK_DIV\(8) <= NOT \alm|avc|mI2C_CLK_DIV\(8);
\alm|avc|ALT_INV_mI2C_CLK_DIV\(7) <= NOT \alm|avc|mI2C_CLK_DIV\(7);
\alm|avc|ALT_INV_mI2C_CLK_DIV\(6) <= NOT \alm|avc|mI2C_CLK_DIV\(6);
\alm|avc|ALT_INV_mI2C_CLK_DIV\(5) <= NOT \alm|avc|mI2C_CLK_DIV\(5);
\alm|avc|ALT_INV_mI2C_CLK_DIV\(4) <= NOT \alm|avc|mI2C_CLK_DIV\(4);
\alm|avc|ALT_INV_mI2C_CLK_DIV\(3) <= NOT \alm|avc|mI2C_CLK_DIV\(3);
\alm|avc|ALT_INV_mI2C_CLK_DIV\(2) <= NOT \alm|avc|mI2C_CLK_DIV\(2);
\alm|avc|ALT_INV_mI2C_CLK_DIV\(11) <= NOT \alm|avc|mI2C_CLK_DIV\(11);
\vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \vg1|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\;
\vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \vg1|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\;
\vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \vg1|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\;
\vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \vg1|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\;
\vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \vg1|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\;
\vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\ <= NOT \vg1|VGA|VideoMemory|auto_generated|ram_block1a8\;
\vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \vg1|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\;
\vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \vg1|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\;
\vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \vg1|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\;

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dm1t|d|pwm1|port~q\,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dm2|d|pwm1|port~q\,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \FSMClk|ALT_INV_Selector0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \FSMClk|Selector1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|Decoder0~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|Decoder0~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|Decoder0~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \FSMClk|ALT_INV_Selector6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \FSMClk|Selector7~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|Decoder0~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|Decoder0~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|Decoder0~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \FSMClk|Selector12~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \FSMClk|Selector12~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \FSMClk|Selector12~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \FSMClk|Selector12~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X64_Y0_N2
\GPIO_0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \dm1t|d|pwm1|port~q\,
	devoe => ww_devoe,
	o => ww_GPIO_0(0));

-- Location: IOOBUF_X68_Y0_N2
\GPIO_0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(1));

-- Location: IOOBUF_X64_Y0_N19
\GPIO_0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(2));

-- Location: IOOBUF_X72_Y0_N2
\GPIO_0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(3));

-- Location: IOOBUF_X54_Y0_N53
\GPIO_0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(4));

-- Location: IOOBUF_X58_Y0_N59
\GPIO_0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(5));

-- Location: IOOBUF_X60_Y0_N53
\GPIO_0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(6));

-- Location: IOOBUF_X60_Y0_N36
\GPIO_0[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(7));

-- Location: IOOBUF_X58_Y0_N42
\GPIO_0[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(8));

-- Location: IOOBUF_X54_Y0_N36
\GPIO_0[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(9));

-- Location: IOOBUF_X56_Y0_N53
\GPIO_0[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(10));

-- Location: IOOBUF_X56_Y0_N36
\GPIO_0[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(11));

-- Location: IOOBUF_X50_Y0_N76
\GPIO_0[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(12));

-- Location: IOOBUF_X52_Y0_N36
\GPIO_0[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(13));

-- Location: IOOBUF_X52_Y0_N53
\GPIO_0[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(14));

-- Location: IOOBUF_X50_Y0_N93
\GPIO_0[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(15));

-- Location: IOOBUF_X68_Y0_N19
\GPIO_0[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(16));

-- Location: IOOBUF_X72_Y0_N19
\GPIO_0[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(17));

-- Location: IOOBUF_X50_Y0_N42
\GPIO_0[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(18));

-- Location: IOOBUF_X76_Y0_N2
\GPIO_0[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(19));

-- Location: IOOBUF_X58_Y0_N93
\GPIO_0[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(20));

-- Location: IOOBUF_X62_Y0_N36
\GPIO_0[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(21));

-- Location: IOOBUF_X54_Y0_N19
\GPIO_0[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(22));

-- Location: IOOBUF_X68_Y0_N36
\GPIO_0[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(23));

-- Location: IOOBUF_X76_Y0_N19
\GPIO_0[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(24));

-- Location: IOOBUF_X82_Y0_N42
\GPIO_0[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(25));

-- Location: IOOBUF_X66_Y0_N42
\GPIO_0[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(26));

-- Location: IOOBUF_X66_Y0_N59
\GPIO_0[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(27));

-- Location: IOOBUF_X70_Y0_N2
\GPIO_0[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(28));

-- Location: IOOBUF_X70_Y0_N19
\GPIO_0[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(29));

-- Location: IOOBUF_X62_Y0_N2
\GPIO_0[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(30));

-- Location: IOOBUF_X54_Y0_N2
\GPIO_0[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(31));

-- Location: IOOBUF_X50_Y0_N59
\GPIO_0[32]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(32));

-- Location: IOOBUF_X62_Y0_N19
\GPIO_0[33]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(33));

-- Location: IOOBUF_X58_Y0_N76
\GPIO_0[34]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(34));

-- Location: IOOBUF_X62_Y0_N53
\GPIO_0[35]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GPIO_0(35));

-- Location: IOOBUF_X2_Y81_N76
\AUD_XCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \alm|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_XCK);

-- Location: IOOBUF_X16_Y81_N2
\AUD_DACDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \alm|Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~q\,
	devoe => ww_devoe,
	o => ww_AUD_DACDAT);

-- Location: IOOBUF_X12_Y81_N19
\I2C_SCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \alm|avc|u0|I2C_SCLK~1_combout\,
	devoe => ww_devoe,
	o => ww_I2C_SCLK);

-- Location: IOOBUF_X38_Y81_N36
\VGA_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X36_Y81_N53
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|controller|VGA_HS~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X34_Y81_N42
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|controller|VGA_VS~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X6_Y81_N19
\VGA_BLANK_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|controller|VGA_BLANK~q\,
	devoe => ww_devoe,
	o => ww_VGA_BLANK_N);

-- Location: IOOBUF_X28_Y81_N36
\VGA_SYNC_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_VGA_SYNC_N);

-- Location: IOOBUF_X40_Y81_N53
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X38_Y81_N2
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X26_Y81_N59
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X38_Y81_N19
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X36_Y81_N36
\VGA_R[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X22_Y81_N19
\VGA_R[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X22_Y81_N2
\VGA_R[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X26_Y81_N42
\VGA_R[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X26_Y81_N76
\VGA_R[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(8));

-- Location: IOOBUF_X30_Y81_N19
\VGA_R[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(9));

-- Location: IOOBUF_X4_Y81_N19
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X4_Y81_N2
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X20_Y81_N19
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X6_Y81_N2
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X10_Y81_N59
\VGA_G[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X10_Y81_N42
\VGA_G[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X18_Y81_N42
\VGA_G[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X18_Y81_N59
\VGA_G[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X4_Y81_N36
\VGA_G[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(8));

-- Location: IOOBUF_X18_Y81_N93
\VGA_G[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(9));

-- Location: IOOBUF_X40_Y81_N36
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X28_Y81_N19
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X20_Y81_N2
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X36_Y81_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X28_Y81_N2
\VGA_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X36_Y81_N2
\VGA_B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X40_Y81_N19
\VGA_B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X32_Y81_N19
\VGA_B[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOOBUF_X20_Y81_N53
\VGA_B[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(8));

-- Location: IOOBUF_X34_Y81_N76
\VGA_B[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(9));

-- Location: IOOBUF_X16_Y81_N19
\AUD_BCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AUD_BCLK);

-- Location: IOOBUF_X8_Y81_N19
\AUD_ADCLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AUD_ADCLRCK);

-- Location: IOOBUF_X24_Y81_N2
\AUD_DACLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AUD_DACLRCK);

-- Location: IOOBUF_X12_Y81_N2
\I2C_SDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \alm|avc|u0|ALT_INV_SDO~DUPLICATE_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_I2C_SDAT);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: MLABCELL_X34_Y60_N0
\alm|avc|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~61_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|avc|Add0~62\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(0),
	cin => GND,
	sumout => \alm|avc|Add0~61_sumout\,
	cout => \alm|avc|Add0~62\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X34_Y60_N35
\alm|avc|mI2C_CLK_DIV[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(11));

-- Location: MLABCELL_X34_Y60_N12
\alm|avc|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~13_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(4) ) + ( GND ) + ( \alm|avc|Add0~10\ ))
-- \alm|avc|Add0~14\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(4) ) + ( GND ) + ( \alm|avc|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(4),
	cin => \alm|avc|Add0~10\,
	sumout => \alm|avc|Add0~13_sumout\,
	cout => \alm|avc|Add0~14\);

-- Location: MLABCELL_X34_Y60_N15
\alm|avc|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~17_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(5) ) + ( GND ) + ( \alm|avc|Add0~14\ ))
-- \alm|avc|Add0~18\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(5) ) + ( GND ) + ( \alm|avc|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(5),
	cin => \alm|avc|Add0~14\,
	sumout => \alm|avc|Add0~17_sumout\,
	cout => \alm|avc|Add0~18\);

-- Location: FF_X34_Y60_N17
\alm|avc|mI2C_CLK_DIV[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(5));

-- Location: MLABCELL_X34_Y60_N18
\alm|avc|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~21_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(6) ) + ( GND ) + ( \alm|avc|Add0~18\ ))
-- \alm|avc|Add0~22\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(6) ) + ( GND ) + ( \alm|avc|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(6),
	cin => \alm|avc|Add0~18\,
	sumout => \alm|avc|Add0~21_sumout\,
	cout => \alm|avc|Add0~22\);

-- Location: FF_X34_Y60_N20
\alm|avc|mI2C_CLK_DIV[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(6));

-- Location: MLABCELL_X34_Y60_N21
\alm|avc|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~25_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(7) ) + ( GND ) + ( \alm|avc|Add0~22\ ))
-- \alm|avc|Add0~26\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(7) ) + ( GND ) + ( \alm|avc|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(7),
	cin => \alm|avc|Add0~22\,
	sumout => \alm|avc|Add0~25_sumout\,
	cout => \alm|avc|Add0~26\);

-- Location: FF_X34_Y60_N23
\alm|avc|mI2C_CLK_DIV[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(7));

-- Location: MLABCELL_X34_Y60_N24
\alm|avc|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~29_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(8) ) + ( GND ) + ( \alm|avc|Add0~26\ ))
-- \alm|avc|Add0~30\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(8) ) + ( GND ) + ( \alm|avc|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(8),
	cin => \alm|avc|Add0~26\,
	sumout => \alm|avc|Add0~29_sumout\,
	cout => \alm|avc|Add0~30\);

-- Location: FF_X34_Y60_N26
\alm|avc|mI2C_CLK_DIV[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(8));

-- Location: MLABCELL_X34_Y60_N27
\alm|avc|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~33_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(9) ) + ( GND ) + ( \alm|avc|Add0~30\ ))
-- \alm|avc|Add0~34\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(9) ) + ( GND ) + ( \alm|avc|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(9),
	cin => \alm|avc|Add0~30\,
	sumout => \alm|avc|Add0~33_sumout\,
	cout => \alm|avc|Add0~34\);

-- Location: FF_X34_Y60_N28
\alm|avc|mI2C_CLK_DIV[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(9));

-- Location: MLABCELL_X34_Y60_N30
\alm|avc|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~37_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(10) ) + ( GND ) + ( \alm|avc|Add0~34\ ))
-- \alm|avc|Add0~38\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(10) ) + ( GND ) + ( \alm|avc|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(10),
	cin => \alm|avc|Add0~34\,
	sumout => \alm|avc|Add0~37_sumout\,
	cout => \alm|avc|Add0~38\);

-- Location: FF_X34_Y60_N32
\alm|avc|mI2C_CLK_DIV[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(10));

-- Location: MLABCELL_X34_Y60_N33
\alm|avc|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~1_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(11) ) + ( GND ) + ( \alm|avc|Add0~38\ ))
-- \alm|avc|Add0~2\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(11) ) + ( GND ) + ( \alm|avc|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(11),
	cin => \alm|avc|Add0~38\,
	sumout => \alm|avc|Add0~1_sumout\,
	cout => \alm|avc|Add0~2\);

-- Location: FF_X34_Y60_N34
\alm|avc|mI2C_CLK_DIV[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV[11]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y60_N54
\alm|avc|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LessThan0~1_combout\ = ( \alm|avc|mI2C_CLK_DIV\(6) & ( (\alm|avc|mI2C_CLK_DIV\(8) & \alm|avc|mI2C_CLK_DIV\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_mI2C_CLK_DIV\(8),
	datac => \alm|avc|ALT_INV_mI2C_CLK_DIV\(7),
	dataf => \alm|avc|ALT_INV_mI2C_CLK_DIV\(6),
	combout => \alm|avc|LessThan0~1_combout\);

-- Location: MLABCELL_X34_Y60_N36
\alm|avc|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~41_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(12) ) + ( GND ) + ( \alm|avc|Add0~2\ ))
-- \alm|avc|Add0~42\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(12) ) + ( GND ) + ( \alm|avc|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(12),
	cin => \alm|avc|Add0~2\,
	sumout => \alm|avc|Add0~41_sumout\,
	cout => \alm|avc|Add0~42\);

-- Location: FF_X34_Y60_N38
\alm|avc|mI2C_CLK_DIV[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~41_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(12));

-- Location: MLABCELL_X34_Y60_N39
\alm|avc|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~45_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(13) ) + ( GND ) + ( \alm|avc|Add0~42\ ))
-- \alm|avc|Add0~46\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(13) ) + ( GND ) + ( \alm|avc|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(13),
	cin => \alm|avc|Add0~42\,
	sumout => \alm|avc|Add0~45_sumout\,
	cout => \alm|avc|Add0~46\);

-- Location: FF_X34_Y60_N40
\alm|avc|mI2C_CLK_DIV[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~45_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(13));

-- Location: MLABCELL_X34_Y60_N42
\alm|avc|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~49_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(14) ) + ( GND ) + ( \alm|avc|Add0~46\ ))
-- \alm|avc|Add0~50\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(14) ) + ( GND ) + ( \alm|avc|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(14),
	cin => \alm|avc|Add0~46\,
	sumout => \alm|avc|Add0~49_sumout\,
	cout => \alm|avc|Add0~50\);

-- Location: FF_X34_Y60_N44
\alm|avc|mI2C_CLK_DIV[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~49_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(14));

-- Location: MLABCELL_X34_Y60_N45
\alm|avc|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~53_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(15) ) + ( GND ) + ( \alm|avc|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(15),
	cin => \alm|avc|Add0~50\,
	sumout => \alm|avc|Add0~53_sumout\);

-- Location: FF_X34_Y60_N47
\alm|avc|mI2C_CLK_DIV[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~53_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(15));

-- Location: MLABCELL_X34_Y60_N48
\alm|avc|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LessThan0~3_combout\ = ( !\alm|avc|mI2C_CLK_DIV\(14) & ( (!\alm|avc|mI2C_CLK_DIV\(13) & (!\alm|avc|mI2C_CLK_DIV\(12) & !\alm|avc|mI2C_CLK_DIV\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_mI2C_CLK_DIV\(13),
	datac => \alm|avc|ALT_INV_mI2C_CLK_DIV\(12),
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(15),
	dataf => \alm|avc|ALT_INV_mI2C_CLK_DIV\(14),
	combout => \alm|avc|LessThan0~3_combout\);

-- Location: MLABCELL_X34_Y60_N57
\alm|avc|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LessThan0~2_combout\ = ( !\alm|avc|mI2C_CLK_DIV\(9) & ( !\alm|avc|mI2C_CLK_DIV\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|avc|ALT_INV_mI2C_CLK_DIV\(10),
	dataf => \alm|avc|ALT_INV_mI2C_CLK_DIV\(9),
	combout => \alm|avc|LessThan0~2_combout\);

-- Location: LABCELL_X35_Y58_N18
\alm|avc|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LessThan0~4_combout\ = ( \alm|avc|LessThan0~3_combout\ & ( \alm|avc|LessThan0~2_combout\ & ( (\alm|avc|mI2C_CLK_DIV[11]~DUPLICATE_q\ & (\alm|avc|LessThan0~1_combout\ & !\alm|avc|LessThan0~0_combout\)) ) ) ) # ( !\alm|avc|LessThan0~3_combout\ & ( 
-- \alm|avc|LessThan0~2_combout\ ) ) # ( \alm|avc|LessThan0~3_combout\ & ( !\alm|avc|LessThan0~2_combout\ & ( \alm|avc|mI2C_CLK_DIV[11]~DUPLICATE_q\ ) ) ) # ( !\alm|avc|LessThan0~3_combout\ & ( !\alm|avc|LessThan0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010101010101010111111111111111110001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_mI2C_CLK_DIV[11]~DUPLICATE_q\,
	datab => \alm|avc|ALT_INV_LessThan0~1_combout\,
	datac => \alm|avc|ALT_INV_LessThan0~0_combout\,
	datae => \alm|avc|ALT_INV_LessThan0~3_combout\,
	dataf => \alm|avc|ALT_INV_LessThan0~2_combout\,
	combout => \alm|avc|LessThan0~4_combout\);

-- Location: FF_X34_Y60_N2
\alm|avc|mI2C_CLK_DIV[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~61_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(0));

-- Location: MLABCELL_X34_Y60_N3
\alm|avc|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~57_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(1) ) + ( GND ) + ( \alm|avc|Add0~62\ ))
-- \alm|avc|Add0~58\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(1) ) + ( GND ) + ( \alm|avc|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(1),
	cin => \alm|avc|Add0~62\,
	sumout => \alm|avc|Add0~57_sumout\,
	cout => \alm|avc|Add0~58\);

-- Location: FF_X34_Y60_N5
\alm|avc|mI2C_CLK_DIV[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~57_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(1));

-- Location: MLABCELL_X34_Y60_N6
\alm|avc|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~5_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(2) ) + ( GND ) + ( \alm|avc|Add0~58\ ))
-- \alm|avc|Add0~6\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(2) ) + ( GND ) + ( \alm|avc|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(2),
	cin => \alm|avc|Add0~58\,
	sumout => \alm|avc|Add0~5_sumout\,
	cout => \alm|avc|Add0~6\);

-- Location: FF_X34_Y60_N7
\alm|avc|mI2C_CLK_DIV[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(2));

-- Location: MLABCELL_X34_Y60_N9
\alm|avc|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Add0~9_sumout\ = SUM(( \alm|avc|mI2C_CLK_DIV\(3) ) + ( GND ) + ( \alm|avc|Add0~6\ ))
-- \alm|avc|Add0~10\ = CARRY(( \alm|avc|mI2C_CLK_DIV\(3) ) + ( GND ) + ( \alm|avc|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(3),
	cin => \alm|avc|Add0~6\,
	sumout => \alm|avc|Add0~9_sumout\,
	cout => \alm|avc|Add0~10\);

-- Location: FF_X34_Y60_N11
\alm|avc|mI2C_CLK_DIV[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(3));

-- Location: FF_X34_Y60_N14
\alm|avc|mI2C_CLK_DIV[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|avc|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \alm|avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CLK_DIV\(4));

-- Location: MLABCELL_X34_Y60_N51
\alm|avc|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LessThan0~0_combout\ = ( !\alm|avc|mI2C_CLK_DIV\(5) & ( (!\alm|avc|mI2C_CLK_DIV\(4) & (!\alm|avc|mI2C_CLK_DIV\(3) & !\alm|avc|mI2C_CLK_DIV\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|avc|ALT_INV_mI2C_CLK_DIV\(4),
	datac => \alm|avc|ALT_INV_mI2C_CLK_DIV\(3),
	datad => \alm|avc|ALT_INV_mI2C_CLK_DIV\(2),
	dataf => \alm|avc|ALT_INV_mI2C_CLK_DIV\(5),
	combout => \alm|avc|LessThan0~0_combout\);

-- Location: MLABCELL_X34_Y58_N42
\alm|avc|mI2C_CTRL_CLK~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|mI2C_CTRL_CLK~0_combout\ = ( \alm|avc|LessThan0~3_combout\ & ( \alm|avc|mI2C_CTRL_CLK~q\ & ( (!\alm|avc|mI2C_CLK_DIV\(11)) # ((\alm|avc|LessThan0~2_combout\ & ((!\alm|avc|LessThan0~1_combout\) # (\alm|avc|LessThan0~0_combout\)))) ) ) ) # ( 
-- \alm|avc|LessThan0~3_combout\ & ( !\alm|avc|mI2C_CTRL_CLK~q\ & ( (\alm|avc|mI2C_CLK_DIV\(11) & ((!\alm|avc|LessThan0~2_combout\) # ((!\alm|avc|LessThan0~0_combout\ & \alm|avc|LessThan0~1_combout\)))) ) ) ) # ( !\alm|avc|LessThan0~3_combout\ & ( 
-- !\alm|avc|mI2C_CTRL_CLK~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011000000111000000000000000001111001111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LessThan0~0_combout\,
	datab => \alm|avc|ALT_INV_LessThan0~2_combout\,
	datac => \alm|avc|ALT_INV_mI2C_CLK_DIV\(11),
	datad => \alm|avc|ALT_INV_LessThan0~1_combout\,
	datae => \alm|avc|ALT_INV_LessThan0~3_combout\,
	dataf => \alm|avc|ALT_INV_mI2C_CTRL_CLK~q\,
	combout => \alm|avc|mI2C_CTRL_CLK~0_combout\);

-- Location: FF_X34_Y57_N5
\alm|avc|mI2C_CTRL_CLK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	asdata => \alm|avc|mI2C_CTRL_CLK~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_CTRL_CLK~q\);

-- Location: FF_X33_Y58_N26
\alm|avc|u0|SDO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|u0|SDO~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SDO~q\);

-- Location: FF_X33_Y57_N26
\alm|avc|u0|SD_COUNTER[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|u0|SD_COUNTER[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\);

-- Location: FF_X33_Y57_N59
\alm|avc|u0|SD_COUNTER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|u0|SD_COUNTER[4]~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD_COUNTER\(4));

-- Location: FF_X33_Y57_N4
\alm|avc|u0|SD_COUNTER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|u0|SD_COUNTER[2]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD_COUNTER\(2));

-- Location: LABCELL_X33_Y57_N27
\alm|avc|u0|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Add0~1_combout\ = ( \alm|avc|u0|SD_COUNTER\(2) & ( !\alm|avc|u0|SD_COUNTER\(4) ) ) # ( !\alm|avc|u0|SD_COUNTER\(2) & ( !\alm|avc|u0|SD_COUNTER\(4) $ (((!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (!\alm|avc|u0|SD_COUNTER[3]~DUPLICATE_q\ & 
-- !\alm|avc|u0|SD_COUNTER\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111110000000011111111000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER\(2),
	combout => \alm|avc|u0|Add0~1_combout\);

-- Location: FF_X33_Y57_N1
\alm|avc|u0|SD_COUNTER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|u0|SD_COUNTER[3]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD_COUNTER\(3));

-- Location: MLABCELL_X34_Y58_N3
\alm|avc|u0|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Mux0~0_combout\ = ( !\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ( !\alm|avc|u0|SD_COUNTER\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	combout => \alm|avc|u0|Mux0~0_combout\);

-- Location: LABCELL_X33_Y57_N57
\alm|avc|u0|SD_COUNTER[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|SD_COUNTER[4]~2_combout\ = ( \alm|avc|u0|Mux0~0_combout\ & ( (!\alm|avc|mI2C_GO~q\) # ((!\alm|avc|u0|Add0~1_combout\ & ((!\alm|avc|u0|SD_COUNTER[2]~0_combout\) # (\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\)))) ) ) # ( !\alm|avc|u0|Mux0~0_combout\ 
-- & ( (!\alm|avc|mI2C_GO~q\) # (!\alm|avc|u0|Add0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111111111010101011111011101010101111101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_mI2C_GO~q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~0_combout\,
	datad => \alm|avc|u0|ALT_INV_Add0~1_combout\,
	dataf => \alm|avc|u0|ALT_INV_Mux0~0_combout\,
	combout => \alm|avc|u0|SD_COUNTER[4]~2_combout\);

-- Location: FF_X33_Y57_N58
\alm|avc|u0|SD_COUNTER[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|u0|SD_COUNTER[4]~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD_COUNTER[4]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y56_N48
\alm|avc|u0|SD_COUNTER[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|SD_COUNTER[2]~0_combout\ = ( !\alm|avc|u0|SD_COUNTER\(1) & ( !\alm|avc|u0|SD_COUNTER[4]~DUPLICATE_q\ & ( !\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datae => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	combout => \alm|avc|u0|SD_COUNTER[2]~0_combout\);

-- Location: LABCELL_X33_Y57_N24
\alm|avc|u0|SD_COUNTER[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|SD_COUNTER[0]~6_combout\ = ( \alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( (!\alm|avc|mI2C_GO~q\) # ((!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ((\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\) # (\alm|avc|u0|SD_COUNTER[3]~DUPLICATE_q\)))) ) ) # ( 
-- !\alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\) # (!\alm|avc|mI2C_GO~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101011110010111110101111001011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datac => \alm|avc|ALT_INV_mI2C_GO~q\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~0_combout\,
	combout => \alm|avc|u0|SD_COUNTER[0]~6_combout\);

-- Location: FF_X33_Y57_N25
\alm|avc|u0|SD_COUNTER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|u0|SD_COUNTER[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD_COUNTER\(0));

-- Location: LABCELL_X33_Y57_N36
\alm|avc|u0|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Add0~2_combout\ = ( \alm|avc|u0|SD_COUNTER[3]~DUPLICATE_q\ & ( (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (!\alm|avc|u0|SD_COUNTER\(0) & !\alm|avc|u0|SD_COUNTER\(1))) ) ) # ( !\alm|avc|u0|SD_COUNTER[3]~DUPLICATE_q\ & ( 
-- ((\alm|avc|u0|SD_COUNTER\(1)) # (\alm|avc|u0|SD_COUNTER\(0))) # (\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111110000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER\(0),
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	combout => \alm|avc|u0|Add0~2_combout\);

-- Location: LABCELL_X33_Y57_N0
\alm|avc|u0|SD_COUNTER[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|SD_COUNTER[3]~3_combout\ = ( \alm|avc|u0|Mux0~0_combout\ & ( (!\alm|avc|mI2C_GO~q\) # ((!\alm|avc|u0|Add0~2_combout\ & ((!\alm|avc|u0|SD_COUNTER[2]~0_combout\) # (\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\)))) ) ) # ( !\alm|avc|u0|Mux0~0_combout\ 
-- & ( (!\alm|avc|mI2C_GO~q\) # (!\alm|avc|u0|Add0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101011111010101110101111101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_mI2C_GO~q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datac => \alm|avc|u0|ALT_INV_Add0~2_combout\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~0_combout\,
	dataf => \alm|avc|u0|ALT_INV_Mux0~0_combout\,
	combout => \alm|avc|u0|SD_COUNTER[3]~3_combout\);

-- Location: FF_X33_Y57_N2
\alm|avc|u0|SD_COUNTER[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|u0|SD_COUNTER[3]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD_COUNTER[3]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y57_N15
\alm|avc|u0|SD_COUNTER[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|SD_COUNTER[1]~5_combout\ = ( \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( \alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( (!\alm|avc|mI2C_GO~q\) # (!\alm|avc|u0|SD_COUNTER\(1) $ (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\)) ) ) ) # ( 
-- !\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( \alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( (!\alm|avc|mI2C_GO~q\) # ((!\alm|avc|u0|SD_COUNTER\(1) & (\alm|avc|u0|SD_COUNTER[3]~DUPLICATE_q\ & !\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\)) # (\alm|avc|u0|SD_COUNTER\(1) 
-- & ((\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\)))) ) ) ) # ( \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( !\alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( (!\alm|avc|mI2C_GO~q\) # (!\alm|avc|u0|SD_COUNTER\(1) $ (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\)) ) ) ) # ( 
-- !\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( !\alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( (!\alm|avc|mI2C_GO~q\) # (!\alm|avc|u0|SD_COUNTER\(1) $ (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011001111111111001100111111011100110011111111110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datab => \alm|avc|ALT_INV_mI2C_GO~q\,
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datae => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~0_combout\,
	combout => \alm|avc|u0|SD_COUNTER[1]~5_combout\);

-- Location: FF_X33_Y57_N20
\alm|avc|u0|SD_COUNTER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|u0|SD_COUNTER[1]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD_COUNTER\(1));

-- Location: LABCELL_X33_Y57_N42
\alm|avc|u0|Add0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Add0~3_combout\ = ( \alm|avc|u0|SD_COUNTER\(2) & ( (!\alm|avc|u0|SD_COUNTER\(1) & !\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\) ) ) # ( !\alm|avc|u0|SD_COUNTER\(2) & ( (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\) # (\alm|avc|u0|SD_COUNTER\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111110100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER\(2),
	combout => \alm|avc|u0|Add0~3_combout\);

-- Location: LABCELL_X33_Y57_N3
\alm|avc|u0|SD_COUNTER[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|SD_COUNTER[2]~4_combout\ = ( \alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( (!\alm|avc|mI2C_GO~q\) # ((!\alm|avc|u0|Add0~3_combout\ & ((!\alm|avc|u0|Mux0~0_combout\) # (\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\)))) ) ) # ( 
-- !\alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( (!\alm|avc|mI2C_GO~q\) # (!\alm|avc|u0|Add0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101011111010101110101111101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_mI2C_GO~q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datac => \alm|avc|u0|ALT_INV_Add0~3_combout\,
	datad => \alm|avc|u0|ALT_INV_Mux0~0_combout\,
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~0_combout\,
	combout => \alm|avc|u0|SD_COUNTER[2]~4_combout\);

-- Location: FF_X33_Y57_N5
\alm|avc|u0|SD_COUNTER[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|u0|SD_COUNTER[2]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y56_N0
\alm|avc|u0|Selector0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Selector0~1_combout\ = ( !\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( \alm|avc|u0|SD_COUNTER[4]~DUPLICATE_q\ & ( (\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (\alm|avc|u0|SD_COUNTER\(3) & 
-- \alm|avc|u0|SD_COUNTER\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	datae => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	combout => \alm|avc|u0|Selector0~1_combout\);

-- Location: MLABCELL_X34_Y58_N12
\alm|avc|u0|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Selector0~0_combout\ = ( \alm|avc|u0|SD_COUNTER\(4) & ( \alm|avc|u0|SD_COUNTER\(1) & ( (\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & \alm|avc|u0|SD_COUNTER\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	datae => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	combout => \alm|avc|u0|Selector0~0_combout\);

-- Location: MLABCELL_X34_Y58_N27
\alm|avc|u0|END~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|END~0_combout\ = ( !\alm|avc|u0|Selector0~1_combout\ & ( \alm|avc|u0|Selector0~0_combout\ ) ) # ( \alm|avc|u0|Selector0~1_combout\ & ( !\alm|avc|u0|Selector0~0_combout\ & ( \alm|avc|u0|END~q\ ) ) ) # ( !\alm|avc|u0|Selector0~1_combout\ & ( 
-- !\alm|avc|u0|Selector0~0_combout\ & ( \alm|avc|u0|END~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|avc|u0|ALT_INV_END~q\,
	datae => \alm|avc|u0|ALT_INV_Selector0~1_combout\,
	dataf => \alm|avc|u0|ALT_INV_Selector0~0_combout\,
	combout => \alm|avc|u0|END~0_combout\);

-- Location: FF_X34_Y58_N47
\alm|avc|u0|END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|u0|END~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|END~q\);

-- Location: IOIBUF_X12_Y81_N1
\I2C_SDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2C_SDAT,
	o => \I2C_SDAT~input_o\);

-- Location: LABCELL_X33_Y57_N48
\alm|avc|u0|ACK2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|ACK2~1_combout\ = ( \alm|avc|u0|SD_COUNTER[4]~DUPLICATE_q\ & ( (\alm|avc|u0|ACK2~q\ & ((!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\) # (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\))) ) ) # ( !\alm|avc|u0|SD_COUNTER[4]~DUPLICATE_q\ & ( 
-- ((!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & !\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\)) # (\alm|avc|u0|ACK2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100110011111100110011001100110011001100000011001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|avc|u0|ALT_INV_ACK2~q\,
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	combout => \alm|avc|u0|ACK2~1_combout\);

-- Location: LABCELL_X33_Y57_N33
\alm|avc|u0|ACK2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|ACK2~2_combout\ = ( \alm|avc|u0|ACK2~1_combout\ & ( (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (\alm|avc|u0|SD_COUNTER\(1) & (!\alm|avc|u0|SD_COUNTER\(0) & \alm|avc|u0|SD_COUNTER[3]~DUPLICATE_q\))) ) ) # ( !\alm|avc|u0|ACK2~1_combout\ & ( 
-- (\alm|avc|u0|SD_COUNTER\(1) & \alm|avc|u0|SD_COUNTER[3]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER\(0),
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	dataf => \alm|avc|u0|ALT_INV_ACK2~1_combout\,
	combout => \alm|avc|u0|ACK2~2_combout\);

-- Location: LABCELL_X33_Y57_N18
\alm|avc|u0|ACK2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|ACK2~0_combout\ = ( \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( \alm|avc|u0|ACK2~2_combout\ & ( (!\alm|avc|u0|ACK2~q\ & (\I2C_SDAT~input_o\ & (\alm|avc|u0|ACK2~1_combout\))) # (\alm|avc|u0|ACK2~q\ & ((!\alm|avc|u0|SD_COUNTER\(4) & 
-- (\I2C_SDAT~input_o\)) # (\alm|avc|u0|SD_COUNTER\(4) & ((\alm|avc|u0|ACK2~1_combout\))))) ) ) ) # ( !\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( \alm|avc|u0|ACK2~2_combout\ & ( \alm|avc|u0|ACK2~q\ ) ) ) # ( \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( 
-- !\alm|avc|u0|ACK2~2_combout\ & ( \alm|avc|u0|ACK2~q\ ) ) ) # ( !\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( !\alm|avc|u0|ACK2~2_combout\ & ( \alm|avc|u0|ACK2~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110001010100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I2C_SDAT~input_o\,
	datab => \alm|avc|u0|ALT_INV_ACK2~q\,
	datac => \alm|avc|u0|ALT_INV_ACK2~1_combout\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	datae => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	dataf => \alm|avc|u0|ALT_INV_ACK2~2_combout\,
	combout => \alm|avc|u0|ACK2~0_combout\);

-- Location: FF_X33_Y57_N23
\alm|avc|u0|ACK2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|u0|ACK2~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|ACK2~q\);

-- Location: MLABCELL_X34_Y58_N57
\alm|avc|u0|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Selector4~0_combout\ = ( \alm|avc|u0|SD_COUNTER\(3) & ( \alm|avc|u0|SD_COUNTER\(1) & ( (\alm|avc|u0|SD_COUNTER\(4) & (\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\)) ) ) ) # ( !\alm|avc|u0|SD_COUNTER\(3) & ( 
-- \alm|avc|u0|SD_COUNTER\(1) & ( (\alm|avc|u0|SD_COUNTER\(4) & (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datae => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	combout => \alm|avc|u0|Selector4~0_combout\);

-- Location: MLABCELL_X34_Y58_N18
\alm|avc|u0|ACK1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|ACK1~0_combout\ = ( \alm|avc|u0|SD_COUNTER\(1) & ( (\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ & (\alm|avc|u0|SD_COUNTER\(4) & (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ $ (\alm|avc|u0|SD_COUNTER\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000010000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	combout => \alm|avc|u0|ACK1~0_combout\);

-- Location: MLABCELL_X34_Y58_N48
\alm|avc|u0|ACK1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|ACK1~1_combout\ = ( \alm|avc|u0|Selector4~0_combout\ & ( \alm|avc|u0|ACK1~0_combout\ & ( (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (((\alm|avc|u0|ACK1~q\)))) # (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (\I2C_SDAT~input_o\ & 
-- (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\))) ) ) ) # ( !\alm|avc|u0|Selector4~0_combout\ & ( \alm|avc|u0|ACK1~0_combout\ & ( \alm|avc|u0|ACK1~q\ ) ) ) # ( !\alm|avc|u0|Selector4~0_combout\ & ( !\alm|avc|u0|ACK1~0_combout\ & ( \alm|avc|u0|ACK1~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111110001000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I2C_SDAT~input_o\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datad => \alm|avc|u0|ALT_INV_ACK1~q\,
	datae => \alm|avc|u0|ALT_INV_Selector4~0_combout\,
	dataf => \alm|avc|u0|ALT_INV_ACK1~0_combout\,
	combout => \alm|avc|u0|ACK1~1_combout\);

-- Location: FF_X34_Y57_N59
\alm|avc|u0|ACK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|u0|ACK1~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|ACK1~q\);

-- Location: LABCELL_X33_Y57_N39
\alm|avc|u0|SD[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|SD[22]~0_combout\ = ( \alm|avc|u0|SD_COUNTER[4]~DUPLICATE_q\ & ( (!\alm|avc|u0|SD_COUNTER\(0) & \alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER\(0),
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	combout => \alm|avc|u0|SD[22]~0_combout\);

-- Location: FF_X35_Y58_N34
\alm|avc|u0|SD_COUNTER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|u0|SD_COUNTER[5]~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD_COUNTER\(5));

-- Location: LABCELL_X35_Y58_N15
\alm|avc|u0|ACK3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|ACK3~0_combout\ = ( \alm|avc|u0|SD_COUNTER\(5) & ( !\alm|avc|u0|SD_COUNTER\(3) $ (\alm|avc|u0|SD_COUNTER\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER\(5),
	combout => \alm|avc|u0|ACK3~0_combout\);

-- Location: LABCELL_X33_Y57_N30
\alm|avc|u0|ACK3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|ACK3~1_combout\ = ( \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (((\alm|avc|u0|SD_COUNTER[3]~DUPLICATE_q\) # (\alm|avc|u0|SD_COUNTER[4]~DUPLICATE_q\)) # (\alm|avc|u0|SD_COUNTER\(1)))) # 
-- (\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & ((!\alm|avc|u0|SD_COUNTER\(1)) # ((!\alm|avc|u0|SD_COUNTER[4]~DUPLICATE_q\) # (!\alm|avc|u0|SD_COUNTER[3]~DUPLICATE_q\)))) ) ) # ( !\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101111111111111100111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	combout => \alm|avc|u0|ACK3~1_combout\);

-- Location: LABCELL_X35_Y58_N36
\alm|avc|u0|ACK3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|ACK3~2_combout\ = ( \alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( \alm|avc|u0|ACK3~1_combout\ ) ) # ( !\alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( \alm|avc|u0|ACK3~1_combout\ ) ) # ( \alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( 
-- !\alm|avc|u0|ACK3~1_combout\ & ( (\alm|avc|u0|ACK3~0_combout\ & ((!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\) # ((\alm|avc|u0|SD_COUNTER\(4) & \alm|avc|u0|SD[22]~0_combout\)))) ) ) ) # ( !\alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( !\alm|avc|u0|ACK3~1_combout\ 
-- & ( (\alm|avc|u0|SD_COUNTER\(4) & (\alm|avc|u0|SD[22]~0_combout\ & \alm|avc|u0|ACK3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000001010101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	datac => \alm|avc|u0|ALT_INV_SD[22]~0_combout\,
	datad => \alm|avc|u0|ALT_INV_ACK3~0_combout\,
	datae => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~0_combout\,
	dataf => \alm|avc|u0|ALT_INV_ACK3~1_combout\,
	combout => \alm|avc|u0|ACK3~2_combout\);

-- Location: LABCELL_X35_Y58_N24
\alm|avc|u0|ACK3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|ACK3~3_combout\ = ( !\alm|avc|u0|ACK3~q\ & ( (\I2C_SDAT~input_o\ & (\alm|avc|u0|SD_COUNTER[2]~0_combout\ & (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (\alm|avc|u0|ACK3~0_combout\ & !\alm|avc|u0|ACK3~1_combout\)))) ) ) # ( \alm|avc|u0|ACK3~q\ & 
-- ( ((\I2C_SDAT~input_o\ & (\alm|avc|u0|SD_COUNTER[2]~0_combout\ & (\alm|avc|u0|ACK3~0_combout\)))) # (\alm|avc|u0|ACK3~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000001000011110001111100000000000000000000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_I2C_SDAT~input_o\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~0_combout\,
	datac => \alm|avc|u0|ALT_INV_ACK3~2_combout\,
	datad => \alm|avc|u0|ALT_INV_ACK3~0_combout\,
	datae => \alm|avc|u0|ALT_INV_ACK3~q\,
	dataf => \alm|avc|u0|ALT_INV_ACK3~1_combout\,
	datag => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	combout => \alm|avc|u0|ACK3~3_combout\);

-- Location: FF_X35_Y58_N26
\alm|avc|u0|ACK3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|u0|ACK3~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|ACK3~q\);

-- Location: LABCELL_X33_Y57_N51
\alm|avc|mSetup_ST~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|mSetup_ST~12_combout\ = ( !\alm|avc|u0|ACK3~q\ & ( (\alm|avc|mSetup_ST.0001~q\ & (!\alm|avc|u0|ACK2~q\ & (!\alm|avc|u0|ACK1~q\ & !\alm|avc|u0|END~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_mSetup_ST.0001~q\,
	datab => \alm|avc|u0|ALT_INV_ACK2~q\,
	datac => \alm|avc|u0|ALT_INV_ACK1~q\,
	datad => \alm|avc|u0|ALT_INV_END~q\,
	dataf => \alm|avc|u0|ALT_INV_ACK3~q\,
	combout => \alm|avc|mSetup_ST~12_combout\);

-- Location: MLABCELL_X34_Y57_N21
\alm|avc|LUT_INDEX[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_INDEX[3]~4_combout\ = ( \alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(1)) # ((!\alm|avc|LUT_INDEX\(0)) # ((!\alm|avc|LUT_INDEX\(2)) # (!\alm|avc|LUT_INDEX[5]~0_combout\))) ) ) # ( !\alm|avc|LUT_INDEX\(3) & ( (\alm|avc|LUT_INDEX\(1) & 
-- (\alm|avc|LUT_INDEX\(0) & (\alm|avc|LUT_INDEX\(2) & \alm|avc|LUT_INDEX[5]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000111111111111111101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(0),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(2),
	datad => \alm|avc|ALT_INV_LUT_INDEX[5]~0_combout\,
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(3),
	combout => \alm|avc|LUT_INDEX[3]~4_combout\);

-- Location: FF_X34_Y57_N14
\alm|avc|LUT_INDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|LUT_INDEX[3]~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|LUT_INDEX\(3));

-- Location: MLABCELL_X34_Y57_N45
\alm|avc|LUT_INDEX[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_INDEX[4]~3_combout\ = ( \alm|avc|LUT_INDEX\(4) & ( \alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX[5]~0_combout\) # ((!\alm|avc|LUT_INDEX\(2)) # ((!\alm|avc|LUT_INDEX\(0)) # (!\alm|avc|LUT_INDEX\(1)))) ) ) ) # ( !\alm|avc|LUT_INDEX\(4) & ( 
-- \alm|avc|LUT_INDEX\(3) & ( (\alm|avc|LUT_INDEX[5]~0_combout\ & (\alm|avc|LUT_INDEX\(2) & (\alm|avc|LUT_INDEX\(0) & \alm|avc|LUT_INDEX\(1)))) ) ) ) # ( \alm|avc|LUT_INDEX\(4) & ( !\alm|avc|LUT_INDEX\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX[5]~0_combout\,
	datab => \alm|avc|ALT_INV_LUT_INDEX\(2),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(0),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(4),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(3),
	combout => \alm|avc|LUT_INDEX[4]~3_combout\);

-- Location: FF_X34_Y57_N8
\alm|avc|LUT_INDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|LUT_INDEX[4]~3_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|LUT_INDEX\(4));

-- Location: MLABCELL_X34_Y56_N39
\alm|avc|LUT_INDEX[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_INDEX[5]~1_combout\ = ( \alm|avc|LUT_INDEX\(3) & ( \alm|avc|LUT_INDEX\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \alm|avc|ALT_INV_LUT_INDEX\(3),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(4),
	combout => \alm|avc|LUT_INDEX[5]~1_combout\);

-- Location: MLABCELL_X34_Y57_N42
\alm|avc|LUT_INDEX[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_INDEX[5]~2_combout\ = ( \alm|avc|LUT_INDEX\(5) & ( \alm|avc|LUT_INDEX[5]~1_combout\ & ( (!\alm|avc|LUT_INDEX[5]~0_combout\) # ((!\alm|avc|LUT_INDEX\(2)) # ((!\alm|avc|LUT_INDEX\(1)) # (!\alm|avc|LUT_INDEX\(0)))) ) ) ) # ( 
-- !\alm|avc|LUT_INDEX\(5) & ( \alm|avc|LUT_INDEX[5]~1_combout\ & ( (\alm|avc|LUT_INDEX[5]~0_combout\ & (\alm|avc|LUT_INDEX\(2) & (\alm|avc|LUT_INDEX\(1) & \alm|avc|LUT_INDEX\(0)))) ) ) ) # ( \alm|avc|LUT_INDEX\(5) & ( !\alm|avc|LUT_INDEX[5]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX[5]~0_combout\,
	datab => \alm|avc|ALT_INV_LUT_INDEX\(2),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(0),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(5),
	dataf => \alm|avc|ALT_INV_LUT_INDEX[5]~1_combout\,
	combout => \alm|avc|LUT_INDEX[5]~2_combout\);

-- Location: FF_X34_Y57_N56
\alm|avc|LUT_INDEX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|LUT_INDEX[5]~2_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|LUT_INDEX\(5));

-- Location: MLABCELL_X34_Y57_N0
\alm|avc|LUT_INDEX[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_INDEX[5]~0_combout\ = ( \alm|avc|LUT_INDEX\(2) & ( \alm|avc|mSetup_ST.0010~q\ & ( (!\alm|avc|LUT_INDEX\(4)) # (!\alm|avc|LUT_INDEX\(5)) ) ) ) # ( !\alm|avc|LUT_INDEX\(2) & ( \alm|avc|mSetup_ST.0010~q\ & ( (!\alm|avc|LUT_INDEX\(4)) # 
-- ((!\alm|avc|LUT_INDEX\(5)) # ((!\alm|avc|LUT_INDEX\(1) & !\alm|avc|LUT_INDEX\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111110111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(3),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(2),
	dataf => \alm|avc|ALT_INV_mSetup_ST.0010~q\,
	combout => \alm|avc|LUT_INDEX[5]~0_combout\);

-- Location: MLABCELL_X34_Y58_N39
\alm|avc|LUT_INDEX[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_INDEX[0]~7_combout\ = ( \alm|avc|LUT_INDEX[5]~0_combout\ & ( !\alm|avc|LUT_INDEX\(0) ) ) # ( !\alm|avc|LUT_INDEX[5]~0_combout\ & ( \alm|avc|LUT_INDEX\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|avc|ALT_INV_LUT_INDEX\(0),
	dataf => \alm|avc|ALT_INV_LUT_INDEX[5]~0_combout\,
	combout => \alm|avc|LUT_INDEX[0]~7_combout\);

-- Location: FF_X35_Y57_N56
\alm|avc|LUT_INDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|LUT_INDEX[0]~7_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|LUT_INDEX\(0));

-- Location: MLABCELL_X34_Y57_N24
\alm|avc|LUT_INDEX[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_INDEX[1]~6_combout\ = ( \alm|avc|LUT_INDEX[5]~0_combout\ & ( !\alm|avc|LUT_INDEX\(1) $ (!\alm|avc|LUT_INDEX\(0)) ) ) # ( !\alm|avc|LUT_INDEX[5]~0_combout\ & ( \alm|avc|LUT_INDEX\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(0),
	dataf => \alm|avc|ALT_INV_LUT_INDEX[5]~0_combout\,
	combout => \alm|avc|LUT_INDEX[1]~6_combout\);

-- Location: FF_X34_Y57_N50
\alm|avc|LUT_INDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|LUT_INDEX[1]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|LUT_INDEX\(1));

-- Location: LABCELL_X36_Y57_N45
\alm|avc|LUT_INDEX[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_INDEX[2]~5_combout\ = ( \alm|avc|LUT_INDEX[5]~0_combout\ & ( !\alm|avc|LUT_INDEX\(2) $ (((!\alm|avc|LUT_INDEX\(1)) # (!\alm|avc|LUT_INDEX\(0)))) ) ) # ( !\alm|avc|LUT_INDEX[5]~0_combout\ & ( \alm|avc|LUT_INDEX\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101111110100000010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(0),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(2),
	dataf => \alm|avc|ALT_INV_LUT_INDEX[5]~0_combout\,
	combout => \alm|avc|LUT_INDEX[2]~5_combout\);

-- Location: FF_X35_Y57_N38
\alm|avc|LUT_INDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|LUT_INDEX[2]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|LUT_INDEX\(2));

-- Location: LABCELL_X35_Y57_N24
\alm|avc|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LessThan1~0_combout\ = ( \alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(4)) # (!\alm|avc|LUT_INDEX\(5)) ) ) # ( !\alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(4)) # ((!\alm|avc|LUT_INDEX\(5)) # ((!\alm|avc|LUT_INDEX\(2) & 
-- !\alm|avc|LUT_INDEX\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111000111111111111100011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(2),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(3),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(5),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(1),
	combout => \alm|avc|LessThan1~0_combout\);

-- Location: FF_X33_Y57_N53
\alm|avc|mSetup_ST.0010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|mSetup_ST~12_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \alm|avc|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mSetup_ST.0010~q\);

-- Location: LABCELL_X33_Y57_N6
\alm|avc|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Selector1~0_combout\ = ( \alm|avc|u0|ACK3~q\ & ( !\alm|avc|mSetup_ST.0010~q\ & ( (!\alm|avc|mSetup_ST.0001~q\) # (\alm|avc|u0|END~q\) ) ) ) # ( !\alm|avc|u0|ACK3~q\ & ( !\alm|avc|mSetup_ST.0010~q\ & ( (!\alm|avc|mSetup_ST.0001~q\) # 
-- (((!\alm|avc|u0|ACK2~q\ & !\alm|avc|u0|ACK1~q\)) # (\alm|avc|u0|END~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111110101111101011111010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_mSetup_ST.0001~q\,
	datab => \alm|avc|u0|ALT_INV_ACK2~q\,
	datac => \alm|avc|u0|ALT_INV_END~q\,
	datad => \alm|avc|u0|ALT_INV_ACK1~q\,
	datae => \alm|avc|u0|ALT_INV_ACK3~q\,
	dataf => \alm|avc|ALT_INV_mSetup_ST.0010~q\,
	combout => \alm|avc|Selector1~0_combout\);

-- Location: FF_X33_Y57_N8
\alm|avc|mSetup_ST.0000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|Selector1~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \alm|avc|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mSetup_ST.0000~q\);

-- Location: MLABCELL_X34_Y58_N21
\alm|avc|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Selector2~0_combout\ = ( \alm|avc|mSetup_ST.0000~q\ & ( (\alm|avc|mSetup_ST.0001~q\ & \alm|avc|u0|END~q\) ) ) # ( !\alm|avc|mSetup_ST.0000~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|avc|ALT_INV_mSetup_ST.0001~q\,
	datad => \alm|avc|u0|ALT_INV_END~q\,
	dataf => \alm|avc|ALT_INV_mSetup_ST.0000~q\,
	combout => \alm|avc|Selector2~0_combout\);

-- Location: FF_X33_Y57_N11
\alm|avc|mSetup_ST.0001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|Selector2~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \alm|avc|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mSetup_ST.0001~q\);

-- Location: LABCELL_X33_Y57_N54
\alm|avc|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Selector0~0_combout\ = ( \alm|avc|mSetup_ST.0010~q\ & ( (\alm|avc|mI2C_GO~q\ & ((!\alm|avc|mSetup_ST.0001~q\) # (\alm|avc|u0|END~q\))) ) ) # ( !\alm|avc|mSetup_ST.0010~q\ & ( (!\alm|avc|mSetup_ST.0001~q\) # ((\alm|avc|mI2C_GO~q\ & 
-- \alm|avc|u0|END~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110101111100001111010101010000010101010101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_mI2C_GO~q\,
	datac => \alm|avc|ALT_INV_mSetup_ST.0001~q\,
	datad => \alm|avc|u0|ALT_INV_END~q\,
	dataf => \alm|avc|ALT_INV_mSetup_ST.0010~q\,
	combout => \alm|avc|Selector0~0_combout\);

-- Location: FF_X33_Y57_N14
\alm|avc|mI2C_GO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|Selector0~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \alm|avc|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_GO~q\);

-- Location: LABCELL_X35_Y58_N6
\alm|avc|u0|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Add0~0_combout\ = ( !\alm|avc|u0|SD_COUNTER\(1) & ( (!\alm|avc|u0|SD_COUNTER\(4) & (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & !\alm|avc|u0|SD_COUNTER\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	combout => \alm|avc|u0|Add0~0_combout\);

-- Location: LABCELL_X35_Y58_N57
\alm|avc|u0|SD_COUNTER[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|SD_COUNTER[5]~1_combout\ = ( \alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( \alm|avc|u0|Mux0~0_combout\ & ( (!\alm|avc|mI2C_GO~q\) # ((!\alm|avc|u0|Add0~0_combout\ & \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\)) ) ) ) # ( 
-- !\alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( \alm|avc|u0|Mux0~0_combout\ & ( (!\alm|avc|mI2C_GO~q\) # (!\alm|avc|u0|Add0~0_combout\ $ (!\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\)) ) ) ) # ( \alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( !\alm|avc|u0|Mux0~0_combout\ & 
-- ( (!\alm|avc|mI2C_GO~q\) # (!\alm|avc|u0|Add0~0_combout\ $ (!\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\)) ) ) ) # ( !\alm|avc|u0|SD_COUNTER[2]~0_combout\ & ( !\alm|avc|u0|Mux0~0_combout\ & ( (!\alm|avc|mI2C_GO~q\) # (!\alm|avc|u0|Add0~0_combout\ $ 
-- (!\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111101110101110111110111010111011111011101010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_mI2C_GO~q\,
	datab => \alm|avc|u0|ALT_INV_Add0~0_combout\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datae => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~0_combout\,
	dataf => \alm|avc|u0|ALT_INV_Mux0~0_combout\,
	combout => \alm|avc|u0|SD_COUNTER[5]~1_combout\);

-- Location: FF_X35_Y58_N35
\alm|avc|u0|SD_COUNTER[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|u0|SD_COUNTER[5]~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y57_N54
\alm|avc|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux6~0_combout\ = ( \alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(2) & ( (!\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(1) $ (((!\alm|avc|LUT_INDEX\(4) & !\alm|avc|LUT_INDEX\(3)))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(2) 
-- & ( (!\alm|avc|LUT_INDEX\(5) & ((!\alm|avc|LUT_INDEX\(1) & ((!\alm|avc|LUT_INDEX\(3)))) # (\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(4) & \alm|avc|LUT_INDEX\(3))))) ) ) ) # ( \alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(2) & ( 
-- (!\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(3) $ (((!\alm|avc|LUT_INDEX\(5) & !\alm|avc|LUT_INDEX\(4)))))) # (\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(5))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(2) & ( 
-- (\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(4) & !\alm|avc|LUT_INDEX\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000011011101100010010001000010000000100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(3),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(0),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(2),
	combout => \alm|avc|Mux6~0_combout\);

-- Location: LABCELL_X36_Y57_N51
\alm|avc|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux2~0_combout\ = ( \alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(4)) # (!\alm|avc|LUT_INDEX\(5)) ) ) # ( !\alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(4)) # ((!\alm|avc|LUT_INDEX\(5)) # ((!\alm|avc|LUT_INDEX\(2) & 
-- !\alm|avc|LUT_INDEX\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111100111111101111110011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(2),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(1),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(3),
	combout => \alm|avc|Mux2~0_combout\);

-- Location: LABCELL_X36_Y57_N48
\alm|avc|LUT_DATA[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(0) = ( \alm|avc|LUT_DATA\(0) & ( (!\alm|avc|Mux2~0_combout\) # (\alm|avc|Mux6~0_combout\) ) ) # ( !\alm|avc|LUT_DATA\(0) & ( (\alm|avc|Mux6~0_combout\ & \alm|avc|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|avc|ALT_INV_Mux6~0_combout\,
	datad => \alm|avc|ALT_INV_Mux2~0_combout\,
	dataf => \alm|avc|ALT_INV_LUT_DATA\(0),
	combout => \alm|avc|LUT_DATA\(0));

-- Location: LABCELL_X36_Y57_N27
\alm|avc|mI2C_DATA[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|mI2C_DATA[22]~0_combout\ = ( !\alm|avc|mSetup_ST.0000~q\ & ( \alm|avc|LessThan1~0_combout\ & ( \KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|avc|ALT_INV_mSetup_ST.0000~q\,
	dataf => \alm|avc|ALT_INV_LessThan1~0_combout\,
	combout => \alm|avc|mI2C_DATA[22]~0_combout\);

-- Location: FF_X36_Y57_N49
\alm|avc|mI2C_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|LUT_DATA\(0),
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(0));

-- Location: LABCELL_X33_Y57_N45
\alm|avc|u0|SD[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|SD[22]~1_combout\ = ( \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ & ( (\alm|avc|u0|SD_COUNTER\(1) & (\KEY[0]~input_o\ & (\alm|avc|u0|SD[22]~0_combout\ & \alm|avc|u0|SD_COUNTER\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \alm|avc|u0|ALT_INV_SD[22]~0_combout\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	combout => \alm|avc|u0|SD[22]~1_combout\);

-- Location: FF_X33_Y58_N10
\alm|avc|u0|SD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(0),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(0));

-- Location: LABCELL_X36_Y57_N36
\alm|avc|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux8~0_combout\ = ( \alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(2) & ( (!\alm|avc|LUT_INDEX\(5) & ((!\alm|avc|LUT_INDEX\(1) & (\alm|avc|LUT_INDEX\(4))) # (\alm|avc|LUT_INDEX\(1) & ((\alm|avc|LUT_INDEX\(3)))))) # (\alm|avc|LUT_INDEX\(5) & 
-- (((!\alm|avc|LUT_INDEX\(4) & \alm|avc|LUT_INDEX\(3))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(2) & ( (!\alm|avc|LUT_INDEX\(5) & (\alm|avc|LUT_INDEX\(4) & (!\alm|avc|LUT_INDEX\(1) $ (\alm|avc|LUT_INDEX\(3))))) # (\alm|avc|LUT_INDEX\(5) 
-- & (((!\alm|avc|LUT_INDEX\(4) & \alm|avc|LUT_INDEX\(3))))) ) ) ) # ( \alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(2) & ( (!\alm|avc|LUT_INDEX\(5) & (\alm|avc|LUT_INDEX\(4) & (!\alm|avc|LUT_INDEX\(1) $ (!\alm|avc|LUT_INDEX\(3))))) ) ) ) # ( 
-- !\alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(2) & ( (!\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(1) & (\alm|avc|LUT_INDEX\(4)))) # (\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(3) & ((!\alm|avc|LUT_INDEX\(1)) # (!\alm|avc|LUT_INDEX\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101000001000000001000000100000001000001101000000100001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(3),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(0),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(2),
	combout => \alm|avc|Mux8~0_combout\);

-- Location: LABCELL_X36_Y57_N42
\alm|avc|LUT_DATA[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(7) = ( \alm|avc|LUT_DATA\(7) & ( (!\alm|avc|Mux2~0_combout\) # (\alm|avc|Mux8~0_combout\) ) ) # ( !\alm|avc|LUT_DATA\(7) & ( (\alm|avc|Mux8~0_combout\ & \alm|avc|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|avc|ALT_INV_Mux8~0_combout\,
	datac => \alm|avc|ALT_INV_Mux2~0_combout\,
	dataf => \alm|avc|ALT_INV_LUT_DATA\(7),
	combout => \alm|avc|LUT_DATA\(7));

-- Location: FF_X36_Y57_N43
\alm|avc|mI2C_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|LUT_DATA\(7),
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(7));

-- Location: FF_X33_Y58_N41
\alm|avc|u0|SD[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(7),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(7));

-- Location: LABCELL_X33_Y58_N51
\alm|avc|u0|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Mux0~5_combout\ = ( !\alm|avc|u0|SD\(0) & ( \alm|avc|u0|SD\(7) & ( (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & !\alm|avc|u0|SD_COUNTER\(3)) ) ) ) # ( \alm|avc|u0|SD\(0) & ( !\alm|avc|u0|SD\(7) & ( (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & 
-- \alm|avc|u0|SD_COUNTER\(3)) ) ) ) # ( !\alm|avc|u0|SD\(0) & ( !\alm|avc|u0|SD\(7) & ( !\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ $ (!\alm|avc|u0|SD_COUNTER\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010000010100000101001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	datae => \alm|avc|u0|ALT_INV_SD\(0),
	dataf => \alm|avc|u0|ALT_INV_SD\(7),
	combout => \alm|avc|u0|Mux0~5_combout\);

-- Location: LABCELL_X35_Y57_N39
\alm|avc|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux1~0_combout\ = ( \alm|avc|LUT_INDEX\(2) & ( \alm|avc|LUT_INDEX\(4) & ( (!\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(3) $ (!\alm|avc|LUT_INDEX\(0))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(2) & ( \alm|avc|LUT_INDEX\(4) & 
-- ( (!\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(5) $ (!\alm|avc|LUT_INDEX\(0))))) # (\alm|avc|LUT_INDEX\(1) & (((!\alm|avc|LUT_INDEX\(5) & !\alm|avc|LUT_INDEX\(0))))) ) ) ) # ( \alm|avc|LUT_INDEX\(2) & ( 
-- !\alm|avc|LUT_INDEX\(4) & ( (!\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(5) $ (\alm|avc|LUT_INDEX\(0))))) # (\alm|avc|LUT_INDEX\(3) & ((!\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(1))) # (\alm|avc|LUT_INDEX\(5) & 
-- ((\alm|avc|LUT_INDEX\(0)))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(2) & ( !\alm|avc|LUT_INDEX\(4) & ( (!\alm|avc|LUT_INDEX\(5) & (((!\alm|avc|LUT_INDEX\(3))))) # (\alm|avc|LUT_INDEX\(5) & (\alm|avc|LUT_INDEX\(0) & (!\alm|avc|LUT_INDEX\(1) $ 
-- (!\alm|avc|LUT_INDEX\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000110101000000010101101011000100000000010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(3),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(0),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(2),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(4),
	combout => \alm|avc|Mux1~0_combout\);

-- Location: LABCELL_X35_Y57_N45
\alm|avc|LUT_DATA[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(4) = ( \alm|avc|Mux2~0_combout\ & ( \alm|avc|Mux1~0_combout\ ) ) # ( !\alm|avc|Mux2~0_combout\ & ( \alm|avc|LUT_DATA\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_Mux1~0_combout\,
	datac => \alm|avc|ALT_INV_LUT_DATA\(4),
	dataf => \alm|avc|ALT_INV_Mux2~0_combout\,
	combout => \alm|avc|LUT_DATA\(4));

-- Location: FF_X35_Y57_N5
\alm|avc|mI2C_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|LUT_DATA\(4),
	sload => VCC,
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(4));

-- Location: FF_X35_Y57_N52
\alm|avc|u0|SD[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(4),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(4));

-- Location: LABCELL_X35_Y57_N3
\alm|avc|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux12~0_combout\ = ( \alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(4) & ((!\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(5) & \alm|avc|LUT_INDEX\(2))) # (\alm|avc|LUT_INDEX\(3) & (\alm|avc|LUT_INDEX\(5))))) # 
-- (\alm|avc|LUT_INDEX\(4) & (((!\alm|avc|LUT_INDEX\(5) & !\alm|avc|LUT_INDEX\(2))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(1) & ( (\alm|avc|LUT_INDEX\(2) & ((!\alm|avc|LUT_INDEX\(3) & ((!\alm|avc|LUT_INDEX\(5)))) # 
-- (\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(4) & \alm|avc|LUT_INDEX\(5))))) ) ) ) # ( \alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(3) & ((!\alm|avc|LUT_INDEX\(5) & ((\alm|avc|LUT_INDEX\(2)))) # (\alm|avc|LUT_INDEX\(5) & 
-- (\alm|avc|LUT_INDEX\(4) & !\alm|avc|LUT_INDEX\(2))))) # (\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(4) & (\alm|avc|LUT_INDEX\(5)))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(4) & ((!\alm|avc|LUT_INDEX\(5) 
-- & ((\alm|avc|LUT_INDEX\(2)))) # (\alm|avc|LUT_INDEX\(5) & (\alm|avc|LUT_INDEX\(3))))) # (\alm|avc|LUT_INDEX\(4) & (!\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(5) & !\alm|avc|LUT_INDEX\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001010100010000001101100001000000000110000100101001010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(3),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(2),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(0),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(1),
	combout => \alm|avc|Mux12~0_combout\);

-- Location: LABCELL_X36_Y57_N9
\alm|avc|LUT_DATA[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(11) = ( \alm|avc|LUT_DATA\(11) & ( (!\alm|avc|Mux2~0_combout\) # (\alm|avc|Mux12~0_combout\) ) ) # ( !\alm|avc|LUT_DATA\(11) & ( (\alm|avc|Mux12~0_combout\ & \alm|avc|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_Mux12~0_combout\,
	datac => \alm|avc|ALT_INV_Mux2~0_combout\,
	dataf => \alm|avc|ALT_INV_LUT_DATA\(11),
	combout => \alm|avc|LUT_DATA\(11));

-- Location: FF_X35_Y57_N47
\alm|avc|mI2C_DATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|LUT_DATA\(11),
	sload => VCC,
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(11));

-- Location: FF_X35_Y57_N34
\alm|avc|u0|SD[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(11),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(11));

-- Location: MLABCELL_X34_Y57_N9
\alm|avc|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux3~0_combout\ = ( \alm|avc|LUT_INDEX\(2) & ( \alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(3) & ((\alm|avc|LUT_INDEX\(0))))) # (\alm|avc|LUT_INDEX\(5) & (\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(4) & 
-- !\alm|avc|LUT_INDEX\(0)))) ) ) ) # ( !\alm|avc|LUT_INDEX\(2) & ( \alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(5) & (((\alm|avc|LUT_INDEX\(4))))) # (\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(4) & 
-- \alm|avc|LUT_INDEX\(0)))) ) ) ) # ( \alm|avc|LUT_INDEX\(2) & ( !\alm|avc|LUT_INDEX\(1) & ( (\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(4) & ((\alm|avc|LUT_INDEX\(0)) # (\alm|avc|LUT_INDEX\(5))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(2) & ( 
-- !\alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(5) & ((!\alm|avc|LUT_INDEX\(4) & (!\alm|avc|LUT_INDEX\(3))) # (\alm|avc|LUT_INDEX\(4) & ((\alm|avc|LUT_INDEX\(0)))))) # (\alm|avc|LUT_INDEX\(5) & (\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(4) & 
-- \alm|avc|LUT_INDEX\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010011010000100000011000000001010010010100001000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(3),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(0),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(2),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(1),
	combout => \alm|avc|Mux3~0_combout\);

-- Location: MLABCELL_X34_Y57_N18
\alm|avc|LUT_DATA[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(3) = ( \alm|avc|Mux3~0_combout\ & ( (\alm|avc|Mux2~0_combout\) # (\alm|avc|LUT_DATA\(3)) ) ) # ( !\alm|avc|Mux3~0_combout\ & ( (\alm|avc|LUT_DATA\(3) & !\alm|avc|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|avc|ALT_INV_LUT_DATA\(3),
	datad => \alm|avc|ALT_INV_Mux2~0_combout\,
	dataf => \alm|avc|ALT_INV_Mux3~0_combout\,
	combout => \alm|avc|LUT_DATA\(3));

-- Location: FF_X34_Y57_N19
\alm|avc|mI2C_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|LUT_DATA\(3),
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(3));

-- Location: FF_X33_Y58_N1
\alm|avc|u0|SD[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(3),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(3));

-- Location: LABCELL_X35_Y57_N18
\alm|avc|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux11~0_combout\ = ( \alm|avc|LUT_INDEX\(2) & ( \alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(5) & (((\alm|avc|LUT_INDEX\(1) & \alm|avc|LUT_INDEX\(0))))) # (\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(4))) ) ) ) # ( !\alm|avc|LUT_INDEX\(2) 
-- & ( \alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(5) & ((!\alm|avc|LUT_INDEX\(4) & (\alm|avc|LUT_INDEX\(1))) # (\alm|avc|LUT_INDEX\(4) & ((!\alm|avc|LUT_INDEX\(1)) # (!\alm|avc|LUT_INDEX\(0)))))) ) ) ) # ( \alm|avc|LUT_INDEX\(2) & ( 
-- !\alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(1) & (\alm|avc|LUT_INDEX\(4) & ((!\alm|avc|LUT_INDEX\(5))))) # (\alm|avc|LUT_INDEX\(1) & ((!\alm|avc|LUT_INDEX\(0) & ((!\alm|avc|LUT_INDEX\(5)))) # (\alm|avc|LUT_INDEX\(0) & (!\alm|avc|LUT_INDEX\(4))))) ) 
-- ) ) # ( !\alm|avc|LUT_INDEX\(2) & ( !\alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(5) $ (((!\alm|avc|LUT_INDEX\(4)) # (\alm|avc|LUT_INDEX\(0)))))) # (\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001010101110011101100000001001110110000000000000001110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(0),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(2),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(3),
	combout => \alm|avc|Mux11~0_combout\);

-- Location: LABCELL_X35_Y57_N12
\alm|avc|LUT_DATA[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(10) = ( \alm|avc|LUT_DATA\(10) & ( (!\alm|avc|Mux2~0_combout\) # (\alm|avc|Mux11~0_combout\) ) ) # ( !\alm|avc|LUT_DATA\(10) & ( (\alm|avc|Mux11~0_combout\ & \alm|avc|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_Mux11~0_combout\,
	datac => \alm|avc|ALT_INV_Mux2~0_combout\,
	dataf => \alm|avc|ALT_INV_LUT_DATA\(10),
	combout => \alm|avc|LUT_DATA\(10));

-- Location: FF_X35_Y57_N13
\alm|avc|mI2C_DATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|LUT_DATA\(10),
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(10));

-- Location: FF_X33_Y58_N16
\alm|avc|u0|SD[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(10),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(10));

-- Location: LABCELL_X33_Y58_N45
\alm|avc|u0|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Mux0~4_combout\ = ( \alm|avc|u0|SD\(3) & ( \alm|avc|u0|SD\(10) & ( (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\) # ((!\alm|avc|u0|SD_COUNTER\(3) & (\alm|avc|u0|SD\(4))) # (\alm|avc|u0|SD_COUNTER\(3) & ((\alm|avc|u0|SD\(11))))) ) ) ) # ( 
-- !\alm|avc|u0|SD\(3) & ( \alm|avc|u0|SD\(10) & ( (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (((\alm|avc|u0|SD_COUNTER\(3))))) # (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ((!\alm|avc|u0|SD_COUNTER\(3) & (\alm|avc|u0|SD\(4))) # (\alm|avc|u0|SD_COUNTER\(3) & 
-- ((\alm|avc|u0|SD\(11)))))) ) ) ) # ( \alm|avc|u0|SD\(3) & ( !\alm|avc|u0|SD\(10) & ( (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (((!\alm|avc|u0|SD_COUNTER\(3))))) # (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ((!\alm|avc|u0|SD_COUNTER\(3) & 
-- (\alm|avc|u0|SD\(4))) # (\alm|avc|u0|SD_COUNTER\(3) & ((\alm|avc|u0|SD\(11)))))) ) ) ) # ( !\alm|avc|u0|SD\(3) & ( !\alm|avc|u0|SD\(10) & ( (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ((!\alm|avc|u0|SD_COUNTER\(3) & (\alm|avc|u0|SD\(4))) # 
-- (\alm|avc|u0|SD_COUNTER\(3) & ((\alm|avc|u0|SD\(11)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datab => \alm|avc|u0|ALT_INV_SD\(4),
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	datad => \alm|avc|u0|ALT_INV_SD\(11),
	datae => \alm|avc|u0|ALT_INV_SD\(3),
	dataf => \alm|avc|u0|ALT_INV_SD\(10),
	combout => \alm|avc|u0|Mux0~4_combout\);

-- Location: LABCELL_X36_Y57_N30
\alm|avc|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LessThan2~0_combout\ = ( \alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(2) & (!\alm|avc|LUT_INDEX\(4) & (!\alm|avc|LUT_INDEX\(1) & !\alm|avc|LUT_INDEX\(5)))) ) ) # ( !\alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(4) & 
-- !\alm|avc|LUT_INDEX\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(2),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(5),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(3),
	combout => \alm|avc|LessThan2~0_combout\);

-- Location: FF_X35_Y57_N2
\alm|avc|mI2C_DATA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|LessThan2~0_combout\,
	sload => VCC,
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(18));

-- Location: FF_X33_Y58_N35
\alm|avc|u0|SD[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(18),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(18));

-- Location: LABCELL_X33_Y58_N0
\alm|avc|u0|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Mux0~2_combout\ = ( \alm|avc|u0|SD\(18) & ( \alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ ) ) # ( !\alm|avc|u0|SD\(18) & ( (\alm|avc|u0|SD_COUNTER\(3) & \alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	dataf => \alm|avc|u0|ALT_INV_SD\(18),
	combout => \alm|avc|u0|Mux0~2_combout\);

-- Location: MLABCELL_X34_Y57_N54
\alm|avc|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux16~0_combout\ = ( !\alm|avc|LUT_INDEX\(5) & ( \alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(2) & ((\alm|avc|LUT_INDEX\(4)))) # (\alm|avc|LUT_INDEX\(2) & (\alm|avc|LUT_INDEX\(1) & !\alm|avc|LUT_INDEX\(4))) ) ) ) # ( \alm|avc|LUT_INDEX\(5) & 
-- ( !\alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(2) & (!\alm|avc|LUT_INDEX\(4) & ((!\alm|avc|LUT_INDEX\(1)) # (!\alm|avc|LUT_INDEX\(0))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(5) & ( !\alm|avc|LUT_INDEX\(3) & ( (\alm|avc|LUT_INDEX\(1) & 
-- (\alm|avc|LUT_INDEX\(2) & (\alm|avc|LUT_INDEX\(0) & \alm|avc|LUT_INDEX\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001110010000000000000010001110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(2),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(0),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(5),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(3),
	combout => \alm|avc|Mux16~0_combout\);

-- Location: MLABCELL_X34_Y57_N27
\alm|avc|LUT_DATA[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(15) = ( \alm|avc|Mux16~0_combout\ & ( (\alm|avc|LUT_DATA\(15)) # (\alm|avc|Mux2~0_combout\) ) ) # ( !\alm|avc|Mux16~0_combout\ & ( (!\alm|avc|Mux2~0_combout\ & \alm|avc|LUT_DATA\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_Mux2~0_combout\,
	datad => \alm|avc|ALT_INV_LUT_DATA\(15),
	dataf => \alm|avc|ALT_INV_Mux16~0_combout\,
	combout => \alm|avc|LUT_DATA\(15));

-- Location: FF_X34_Y57_N28
\alm|avc|mI2C_DATA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|LUT_DATA\(15),
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(15));

-- Location: FF_X35_Y57_N23
\alm|avc|u0|SD[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(15),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(15));

-- Location: LABCELL_X36_Y57_N3
\alm|avc|mI2C_DATA[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|mI2C_DATA[22]~1_combout\ = !\alm|avc|LessThan2~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LessThan2~0_combout\,
	combout => \alm|avc|mI2C_DATA[22]~1_combout\);

-- Location: FF_X36_Y57_N4
\alm|avc|mI2C_DATA[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|mI2C_DATA[22]~1_combout\,
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(22));

-- Location: FF_X33_Y58_N20
\alm|avc|u0|SD[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(22),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(22));

-- Location: LABCELL_X35_Y57_N6
\alm|avc|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux15~0_combout\ = ( \alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(4) $ (!\alm|avc|LUT_INDEX\(2)))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(5) 
-- & ((!\alm|avc|LUT_INDEX\(4) & (\alm|avc|LUT_INDEX\(1) & \alm|avc|LUT_INDEX\(2))) # (\alm|avc|LUT_INDEX\(4) & ((!\alm|avc|LUT_INDEX\(2)))))) ) ) ) # ( \alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(4) & 
-- (!\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(2) & \alm|avc|LUT_INDEX\(5)))) # (\alm|avc|LUT_INDEX\(4) & (((!\alm|avc|LUT_INDEX\(5))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(4) & (\alm|avc|LUT_INDEX\(5) 
-- & ((!\alm|avc|LUT_INDEX\(1)) # (!\alm|avc|LUT_INDEX\(2))))) # (\alm|avc|LUT_INDEX\(4) & (!\alm|avc|LUT_INDEX\(5) & ((\alm|avc|LUT_INDEX\(2)) # (\alm|avc|LUT_INDEX\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010110101000010101011000000001010010000000000101101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(2),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(0),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(3),
	combout => \alm|avc|Mux15~0_combout\);

-- Location: LABCELL_X35_Y57_N27
\alm|avc|LUT_DATA[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(14) = ( \alm|avc|Mux2~0_combout\ & ( \alm|avc|Mux15~0_combout\ ) ) # ( !\alm|avc|Mux2~0_combout\ & ( \alm|avc|LUT_DATA\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|avc|ALT_INV_Mux15~0_combout\,
	datad => \alm|avc|ALT_INV_LUT_DATA\(14),
	dataf => \alm|avc|ALT_INV_Mux2~0_combout\,
	combout => \alm|avc|LUT_DATA\(14));

-- Location: FF_X35_Y57_N28
\alm|avc|mI2C_DATA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|LUT_DATA\(14),
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(14));

-- Location: FF_X35_Y57_N11
\alm|avc|u0|SD[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(14),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(14));

-- Location: LABCELL_X33_Y58_N18
\alm|avc|u0|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Mux0~3_combout\ = ( \alm|avc|u0|SD\(22) & ( \alm|avc|u0|SD\(14) & ( (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (((!\alm|avc|u0|SD_COUNTER\(3)) # (\alm|avc|u0|SD\(18))))) # (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & 
-- (((\alm|avc|u0|SD_COUNTER\(3))) # (\alm|avc|u0|SD\(15)))) ) ) ) # ( !\alm|avc|u0|SD\(22) & ( \alm|avc|u0|SD\(14) & ( (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (((!\alm|avc|u0|SD_COUNTER\(3)) # (\alm|avc|u0|SD\(18))))) # 
-- (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (\alm|avc|u0|SD\(15) & ((!\alm|avc|u0|SD_COUNTER\(3))))) ) ) ) # ( \alm|avc|u0|SD\(22) & ( !\alm|avc|u0|SD\(14) & ( (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (((\alm|avc|u0|SD\(18) & 
-- \alm|avc|u0|SD_COUNTER\(3))))) # (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (((\alm|avc|u0|SD_COUNTER\(3))) # (\alm|avc|u0|SD\(15)))) ) ) ) # ( !\alm|avc|u0|SD\(22) & ( !\alm|avc|u0|SD\(14) & ( (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & 
-- (((\alm|avc|u0|SD\(18) & \alm|avc|u0|SD_COUNTER\(3))))) # (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (\alm|avc|u0|SD\(15) & ((!\alm|avc|u0|SD_COUNTER\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datab => \alm|avc|u0|ALT_INV_SD\(15),
	datac => \alm|avc|u0|ALT_INV_SD\(18),
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	datae => \alm|avc|u0|ALT_INV_SD\(22),
	dataf => \alm|avc|u0|ALT_INV_SD\(14),
	combout => \alm|avc|u0|Mux0~3_combout\);

-- Location: LABCELL_X33_Y58_N54
\alm|avc|u0|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Mux0~6_combout\ = ( \alm|avc|u0|Mux0~2_combout\ & ( \alm|avc|u0|Mux0~3_combout\ & ( ((!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (!\alm|avc|u0|Mux0~5_combout\)) # (\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & ((\alm|avc|u0|Mux0~4_combout\)))) # 
-- (\alm|avc|u0|SD_COUNTER\(4)) ) ) ) # ( !\alm|avc|u0|Mux0~2_combout\ & ( \alm|avc|u0|Mux0~3_combout\ & ( (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (((!\alm|avc|u0|Mux0~5_combout\)) # (\alm|avc|u0|SD_COUNTER\(4)))) # (\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ 
-- & (!\alm|avc|u0|SD_COUNTER\(4) & ((\alm|avc|u0|Mux0~4_combout\)))) ) ) ) # ( \alm|avc|u0|Mux0~2_combout\ & ( !\alm|avc|u0|Mux0~3_combout\ & ( (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (!\alm|avc|u0|SD_COUNTER\(4) & (!\alm|avc|u0|Mux0~5_combout\))) # 
-- (\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (((\alm|avc|u0|Mux0~4_combout\)) # (\alm|avc|u0|SD_COUNTER\(4)))) ) ) ) # ( !\alm|avc|u0|Mux0~2_combout\ & ( !\alm|avc|u0|Mux0~3_combout\ & ( (!\alm|avc|u0|SD_COUNTER\(4) & 
-- ((!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (!\alm|avc|u0|Mux0~5_combout\)) # (\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & ((\alm|avc|u0|Mux0~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000100100100011101010110100010111001101011001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	datac => \alm|avc|u0|ALT_INV_Mux0~5_combout\,
	datad => \alm|avc|u0|ALT_INV_Mux0~4_combout\,
	datae => \alm|avc|u0|ALT_INV_Mux0~2_combout\,
	dataf => \alm|avc|u0|ALT_INV_Mux0~3_combout\,
	combout => \alm|avc|u0|Mux0~6_combout\);

-- Location: LABCELL_X35_Y58_N48
\alm|avc|u0|SDO~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|SDO~0_combout\ = ( \alm|avc|u0|SD_COUNTER\(4) & ( \alm|avc|u0|SD_COUNTER\(1) & ( \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ ) ) ) # ( !\alm|avc|u0|SD_COUNTER\(4) & ( \alm|avc|u0|SD_COUNTER\(1) & ( \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ ) ) ) # ( 
-- \alm|avc|u0|SD_COUNTER\(4) & ( !\alm|avc|u0|SD_COUNTER\(1) & ( (\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ & ((!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\) # ((!\alm|avc|u0|SD_COUNTER\(3)) # (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\alm|avc|u0|SD_COUNTER\(4) & ( !\alm|avc|u0|SD_COUNTER\(1) & ( (\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\ & (((\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\) # (\alm|avc|u0|SD_COUNTER\(3))) # (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001111000011110000111000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datae => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	combout => \alm|avc|u0|SDO~0_combout\);

-- Location: LABCELL_X33_Y58_N30
\alm|avc|u0|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Mux0~1_combout\ = ( \alm|avc|u0|SD_COUNTER\(4) & ( \alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ( (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (((!\alm|avc|u0|SD_COUNTER\(5))))) # (\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & 
-- ((!\alm|avc|u0|SD_COUNTER\(3) & ((!\alm|avc|u0|SD_COUNTER\(5)))) # (\alm|avc|u0|SD_COUNTER\(3) & (!\alm|avc|u0|SD_COUNTER\(1))))) ) ) ) # ( !\alm|avc|u0|SD_COUNTER\(4) & ( \alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ( !\alm|avc|u0|SD_COUNTER\(5) ) ) ) # ( 
-- \alm|avc|u0|SD_COUNTER\(4) & ( !\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ( !\alm|avc|u0|SD_COUNTER\(5) ) ) ) # ( !\alm|avc|u0|SD_COUNTER\(4) & ( !\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ( (!\alm|avc|u0|SD_COUNTER\(5)) # 
-- ((!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (!\alm|avc|u0|SD_COUNTER\(1) & !\alm|avc|u0|SD_COUNTER\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011110000111100001111000011110000111100001111000011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER\(5),
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	datae => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	combout => \alm|avc|u0|Mux0~1_combout\);

-- Location: LABCELL_X35_Y57_N30
\alm|avc|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux7~0_combout\ = ( \alm|avc|LUT_INDEX\(2) & ( \alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(4) & (\alm|avc|LUT_INDEX\(5) & ((\alm|avc|LUT_INDEX\(0)) # (\alm|avc|LUT_INDEX\(1))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(2) & ( \alm|avc|LUT_INDEX\(3) & 
-- ( (!\alm|avc|LUT_INDEX\(0) & (!\alm|avc|LUT_INDEX\(4) & (!\alm|avc|LUT_INDEX\(1) & \alm|avc|LUT_INDEX\(5)))) # (\alm|avc|LUT_INDEX\(0) & (!\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(4) $ (!\alm|avc|LUT_INDEX\(1))))) ) ) ) # ( \alm|avc|LUT_INDEX\(2) & 
-- ( !\alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(4) & (\alm|avc|LUT_INDEX\(0) & (!\alm|avc|LUT_INDEX\(1) $ (!\alm|avc|LUT_INDEX\(5))))) # (\alm|avc|LUT_INDEX\(4) & (!\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(1) $ (\alm|avc|LUT_INDEX\(0))))) ) ) ) 
-- # ( !\alm|avc|LUT_INDEX\(2) & ( !\alm|avc|LUT_INDEX\(3) & ( (!\alm|avc|LUT_INDEX\(4) & (\alm|avc|LUT_INDEX\(1) & ((!\alm|avc|LUT_INDEX\(5)) # (\alm|avc|LUT_INDEX\(0))))) # (\alm|avc|LUT_INDEX\(4) & ((!\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(0) & 
-- \alm|avc|LUT_INDEX\(5))) # (\alm|avc|LUT_INDEX\(1) & (\alm|avc|LUT_INDEX\(0) & !\alm|avc|LUT_INDEX\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001101000010010000110000100000000110100000000000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(0),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(2),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(3),
	combout => \alm|avc|Mux7~0_combout\);

-- Location: LABCELL_X35_Y57_N42
\alm|avc|LUT_DATA[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(6) = (!\alm|avc|Mux2~0_combout\ & ((\alm|avc|LUT_DATA\(6)))) # (\alm|avc|Mux2~0_combout\ & (\alm|avc|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|avc|ALT_INV_Mux7~0_combout\,
	datac => \alm|avc|ALT_INV_Mux2~0_combout\,
	datad => \alm|avc|ALT_INV_LUT_DATA\(6),
	combout => \alm|avc|LUT_DATA\(6));

-- Location: FF_X35_Y57_N44
\alm|avc|mI2C_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|LUT_DATA\(6),
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(6));

-- Location: FF_X33_Y58_N49
\alm|avc|u0|SD[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(6),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(6));

-- Location: LABCELL_X33_Y58_N3
\alm|avc|u0|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Mux0~10_combout\ = ( \alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( !\alm|avc|u0|SD_COUNTER\(4) ) ) # ( !\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( (!\alm|avc|u0|SD_COUNTER\(4) & ((\alm|avc|u0|SD\(6)))) # (\alm|avc|u0|SD_COUNTER\(4) & 
-- (\alm|avc|u0|SD\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD\(18),
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	datad => \alm|avc|u0|ALT_INV_SD\(6),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	combout => \alm|avc|u0|Mux0~10_combout\);

-- Location: LABCELL_X35_Y57_N57
\alm|avc|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux10~0_combout\ = ( \alm|avc|LUT_INDEX\(2) & ( \alm|avc|LUT_INDEX\(5) & ( (!\alm|avc|LUT_INDEX\(4) & (\alm|avc|LUT_INDEX\(1) & \alm|avc|LUT_INDEX\(3))) ) ) ) # ( !\alm|avc|LUT_INDEX\(2) & ( \alm|avc|LUT_INDEX\(5) & ( (!\alm|avc|LUT_INDEX\(3) & 
-- ((!\alm|avc|LUT_INDEX\(1) & ((\alm|avc|LUT_INDEX\(0)))) # (\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(4))))) # (\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(4) & ((\alm|avc|LUT_INDEX\(0))))) ) ) ) # ( \alm|avc|LUT_INDEX\(2) & ( 
-- !\alm|avc|LUT_INDEX\(5) & ( !\alm|avc|LUT_INDEX\(3) $ (((!\alm|avc|LUT_INDEX\(4) & ((!\alm|avc|LUT_INDEX\(0)))) # (\alm|avc|LUT_INDEX\(4) & ((\alm|avc|LUT_INDEX\(0)) # (\alm|avc|LUT_INDEX\(1)))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(2) & ( 
-- !\alm|avc|LUT_INDEX\(5) & ( !\alm|avc|LUT_INDEX\(0) $ (((!\alm|avc|LUT_INDEX\(4)) # (\alm|avc|LUT_INDEX\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010101111010010111010010100100000111010100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(3),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(0),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(2),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(5),
	combout => \alm|avc|Mux10~0_combout\);

-- Location: LABCELL_X35_Y57_N15
\alm|avc|LUT_DATA[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(9) = ( \alm|avc|LUT_DATA\(9) & ( (!\alm|avc|Mux2~0_combout\) # (\alm|avc|Mux10~0_combout\) ) ) # ( !\alm|avc|LUT_DATA\(9) & ( (\alm|avc|Mux10~0_combout\ & \alm|avc|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|avc|ALT_INV_Mux10~0_combout\,
	datad => \alm|avc|ALT_INV_Mux2~0_combout\,
	dataf => \alm|avc|ALT_INV_LUT_DATA\(9),
	combout => \alm|avc|LUT_DATA\(9));

-- Location: FF_X35_Y57_N16
\alm|avc|mI2C_DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|LUT_DATA\(9),
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(9));

-- Location: FF_X33_Y57_N44
\alm|avc|u0|SD[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(9),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(9));

-- Location: MLABCELL_X34_Y57_N51
\alm|avc|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux4~0_combout\ = ( \alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(4) & ( (!\alm|avc|LUT_INDEX\(2) & ((!\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(3))) # (\alm|avc|LUT_INDEX\(1) & ((!\alm|avc|LUT_INDEX\(5)))))) ) ) ) # ( 
-- !\alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(4) & ( (!\alm|avc|LUT_INDEX\(5) & ((!\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(3) & \alm|avc|LUT_INDEX\(2))) # (\alm|avc|LUT_INDEX\(1) & (\alm|avc|LUT_INDEX\(3))))) ) ) ) # ( \alm|avc|LUT_INDEX\(0) & ( 
-- !\alm|avc|LUT_INDEX\(4) & ( (!\alm|avc|LUT_INDEX\(1) & (((\alm|avc|LUT_INDEX\(2) & !\alm|avc|LUT_INDEX\(5))))) # (\alm|avc|LUT_INDEX\(1) & ((!\alm|avc|LUT_INDEX\(3) & ((!\alm|avc|LUT_INDEX\(5)))) # (\alm|avc|LUT_INDEX\(3) & (\alm|avc|LUT_INDEX\(2) & 
-- \alm|avc|LUT_INDEX\(5))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(4) & ( (!\alm|avc|LUT_INDEX\(1) & (\alm|avc|LUT_INDEX\(2) & ((!\alm|avc|LUT_INDEX\(5)) # (\alm|avc|LUT_INDEX\(3))))) # (\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(3) 
-- $ ((\alm|avc|LUT_INDEX\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101101000011010011100000000100011001000000001101000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(3),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(2),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(0),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(4),
	combout => \alm|avc|Mux4~0_combout\);

-- Location: MLABCELL_X34_Y57_N36
\alm|avc|LUT_DATA[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(2) = ( \alm|avc|Mux4~0_combout\ & ( (\alm|avc|LUT_DATA\(2)) # (\alm|avc|Mux2~0_combout\) ) ) # ( !\alm|avc|Mux4~0_combout\ & ( (!\alm|avc|Mux2~0_combout\ & \alm|avc|LUT_DATA\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|avc|ALT_INV_Mux2~0_combout\,
	datad => \alm|avc|ALT_INV_LUT_DATA\(2),
	dataf => \alm|avc|ALT_INV_Mux4~0_combout\,
	combout => \alm|avc|LUT_DATA\(2));

-- Location: FF_X34_Y57_N37
\alm|avc|mI2C_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|LUT_DATA\(2),
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(2));

-- Location: FF_X33_Y58_N44
\alm|avc|u0|SD[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(2),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(2));

-- Location: MLABCELL_X34_Y57_N15
\alm|avc|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux5~0_combout\ = ( \alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(2) & (!\alm|avc|LUT_INDEX\(3) $ (\alm|avc|LUT_INDEX\(4))))) # (\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(3) & 
-- (\alm|avc|LUT_INDEX\(2) & !\alm|avc|LUT_INDEX\(4)))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(2) & (!\alm|avc|LUT_INDEX\(3) $ (\alm|avc|LUT_INDEX\(4))))) # (\alm|avc|LUT_INDEX\(5) & 
-- (\alm|avc|LUT_INDEX\(3) & (\alm|avc|LUT_INDEX\(2) & !\alm|avc|LUT_INDEX\(4)))) ) ) ) # ( \alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(5) $ (((!\alm|avc|LUT_INDEX\(2) & !\alm|avc|LUT_INDEX\(4)))))) 
-- # (\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(2) $ (!\alm|avc|LUT_INDEX\(4))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(5) & (\alm|avc|LUT_INDEX\(3) & 
-- (\alm|avc|LUT_INDEX\(2)))) # (\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(2) & \alm|avc|LUT_INDEX\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000010010010101010100010000001001000001000010000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(3),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(2),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(0),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(1),
	combout => \alm|avc|Mux5~0_combout\);

-- Location: MLABCELL_X34_Y57_N39
\alm|avc|LUT_DATA[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(1) = ( \alm|avc|Mux5~0_combout\ & ( (\alm|avc|Mux2~0_combout\) # (\alm|avc|LUT_DATA\(1)) ) ) # ( !\alm|avc|Mux5~0_combout\ & ( (\alm|avc|LUT_DATA\(1) & !\alm|avc|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|avc|ALT_INV_LUT_DATA\(1),
	datad => \alm|avc|ALT_INV_Mux2~0_combout\,
	dataf => \alm|avc|ALT_INV_Mux5~0_combout\,
	combout => \alm|avc|LUT_DATA\(1));

-- Location: FF_X34_Y57_N41
\alm|avc|mI2C_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|LUT_DATA\(1),
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(1));

-- Location: FF_X33_Y58_N23
\alm|avc|u0|SD[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(1),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(1));

-- Location: LABCELL_X36_Y57_N18
\alm|avc|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux9~0_combout\ = ( \alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(2) & ( (\alm|avc|LUT_INDEX\(3) & ((!\alm|avc|LUT_INDEX\(5) & (\alm|avc|LUT_INDEX\(1) & \alm|avc|LUT_INDEX\(4))) # (\alm|avc|LUT_INDEX\(5) & ((!\alm|avc|LUT_INDEX\(4)))))) ) ) ) # 
-- ( !\alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(2) & ( (!\alm|avc|LUT_INDEX\(5) & (((\alm|avc|LUT_INDEX\(1) & \alm|avc|LUT_INDEX\(3))) # (\alm|avc|LUT_INDEX\(4)))) # (\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(3) & 
-- !\alm|avc|LUT_INDEX\(4)))) ) ) ) # ( \alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(2) & ( (!\alm|avc|LUT_INDEX\(5) & (\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(1) $ (!\alm|avc|LUT_INDEX\(4))))) # (\alm|avc|LUT_INDEX\(5) & (\alm|avc|LUT_INDEX\(1) & 
-- ((!\alm|avc|LUT_INDEX\(4))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(2) & ( (!\alm|avc|LUT_INDEX\(3) & (((\alm|avc|LUT_INDEX\(5) & !\alm|avc|LUT_INDEX\(4))))) # (\alm|avc|LUT_INDEX\(3) & ((!\alm|avc|LUT_INDEX\(1) & 
-- (!\alm|avc|LUT_INDEX\(5) & \alm|avc|LUT_INDEX\(4))) # (\alm|avc|LUT_INDEX\(1) & ((!\alm|avc|LUT_INDEX\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100100000000101010010000000011000111100000000001100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(3),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(0),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(2),
	combout => \alm|avc|Mux9~0_combout\);

-- Location: LABCELL_X36_Y57_N33
\alm|avc|LUT_DATA[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(8) = ( \alm|avc|LUT_DATA\(8) & ( (!\alm|avc|Mux2~0_combout\) # (\alm|avc|Mux9~0_combout\) ) ) # ( !\alm|avc|LUT_DATA\(8) & ( (\alm|avc|Mux9~0_combout\ & \alm|avc|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|avc|ALT_INV_Mux9~0_combout\,
	datad => \alm|avc|ALT_INV_Mux2~0_combout\,
	dataf => \alm|avc|ALT_INV_LUT_DATA\(8),
	combout => \alm|avc|LUT_DATA\(8));

-- Location: FF_X36_Y57_N34
\alm|avc|mI2C_DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|LUT_DATA\(8),
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(8));

-- Location: FF_X33_Y58_N38
\alm|avc|u0|SD[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(8),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(8));

-- Location: LABCELL_X33_Y58_N36
\alm|avc|u0|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Mux0~8_combout\ = ( \alm|avc|u0|SD\(8) & ( \alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ( (!\alm|avc|u0|SD_COUNTER\(3) & ((\alm|avc|u0|SD\(2)))) # (\alm|avc|u0|SD_COUNTER\(3) & (\alm|avc|u0|SD\(9))) ) ) ) # ( !\alm|avc|u0|SD\(8) & ( 
-- \alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ( (!\alm|avc|u0|SD_COUNTER\(3) & ((\alm|avc|u0|SD\(2)))) # (\alm|avc|u0|SD_COUNTER\(3) & (\alm|avc|u0|SD\(9))) ) ) ) # ( \alm|avc|u0|SD\(8) & ( !\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ( 
-- (\alm|avc|u0|SD_COUNTER\(3)) # (\alm|avc|u0|SD\(1)) ) ) ) # ( !\alm|avc|u0|SD\(8) & ( !\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ( (\alm|avc|u0|SD\(1) & !\alm|avc|u0|SD_COUNTER\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD\(9),
	datab => \alm|avc|u0|ALT_INV_SD\(2),
	datac => \alm|avc|u0|ALT_INV_SD\(1),
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	datae => \alm|avc|u0|ALT_INV_SD\(8),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	combout => \alm|avc|u0|Mux0~8_combout\);

-- Location: MLABCELL_X34_Y57_N30
\alm|avc|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux14~0_combout\ = ( \alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(5) & (\alm|avc|LUT_INDEX\(4) & ((\alm|avc|LUT_INDEX\(3))))) # (\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(4) & ((!\alm|avc|LUT_INDEX\(2)) # 
-- (\alm|avc|LUT_INDEX\(3))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(5) & (\alm|avc|LUT_INDEX\(4) & ((\alm|avc|LUT_INDEX\(3)) # (\alm|avc|LUT_INDEX\(2))))) # (\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(4) 
-- & (!\alm|avc|LUT_INDEX\(2) $ (\alm|avc|LUT_INDEX\(3))))) ) ) ) # ( \alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(5) & (\alm|avc|LUT_INDEX\(4) & (\alm|avc|LUT_INDEX\(2)))) # (\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(4) 
-- & (!\alm|avc|LUT_INDEX\(2) $ (\alm|avc|LUT_INDEX\(3))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( !\alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(2) & (\alm|avc|LUT_INDEX\(5) & ((!\alm|avc|LUT_INDEX\(3))))) # (\alm|avc|LUT_INDEX\(2) & 
-- ((!\alm|avc|LUT_INDEX\(4) & ((\alm|avc|LUT_INDEX\(3)))) # (\alm|avc|LUT_INDEX\(4) & (!\alm|avc|LUT_INDEX\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001000001110010000100000011001000010001001100100000001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(2),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(3),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(0),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(1),
	combout => \alm|avc|Mux14~0_combout\);

-- Location: LABCELL_X35_Y58_N45
\alm|avc|LUT_DATA[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(13) = ( \alm|avc|Mux2~0_combout\ & ( \alm|avc|Mux14~0_combout\ ) ) # ( !\alm|avc|Mux2~0_combout\ & ( \alm|avc|Mux14~0_combout\ & ( \alm|avc|LUT_DATA\(13) ) ) ) # ( !\alm|avc|Mux2~0_combout\ & ( !\alm|avc|Mux14~0_combout\ & ( 
-- \alm|avc|LUT_DATA\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|avc|ALT_INV_LUT_DATA\(13),
	datae => \alm|avc|ALT_INV_Mux2~0_combout\,
	dataf => \alm|avc|ALT_INV_Mux14~0_combout\,
	combout => \alm|avc|LUT_DATA\(13));

-- Location: FF_X35_Y58_N47
\alm|avc|mI2C_DATA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|LUT_DATA\(13),
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(13));

-- Location: FF_X33_Y58_N59
\alm|avc|u0|SD[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(13),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(13));

-- Location: LABCELL_X35_Y57_N48
\alm|avc|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux0~0_combout\ = ( \alm|avc|LUT_INDEX\(2) & ( \alm|avc|LUT_INDEX\(1) & ( (\alm|avc|LUT_INDEX\(3) & ((!\alm|avc|LUT_INDEX\(4) & ((\alm|avc|LUT_INDEX\(5)))) # (\alm|avc|LUT_INDEX\(4) & (\alm|avc|LUT_INDEX\(0) & !\alm|avc|LUT_INDEX\(5))))) ) ) ) # 
-- ( !\alm|avc|LUT_INDEX\(2) & ( \alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(4) & (!\alm|avc|LUT_INDEX\(3) & ((!\alm|avc|LUT_INDEX\(5)) # (\alm|avc|LUT_INDEX\(0))))) # (\alm|avc|LUT_INDEX\(4) & (!\alm|avc|LUT_INDEX\(5) & (!\alm|avc|LUT_INDEX\(3) $ 
-- (!\alm|avc|LUT_INDEX\(0))))) ) ) ) # ( \alm|avc|LUT_INDEX\(2) & ( !\alm|avc|LUT_INDEX\(1) & ( (!\alm|avc|LUT_INDEX\(4) & (\alm|avc|LUT_INDEX\(3) & \alm|avc|LUT_INDEX\(0))) ) ) ) # ( !\alm|avc|LUT_INDEX\(2) & ( !\alm|avc|LUT_INDEX\(1) & ( 
-- (!\alm|avc|LUT_INDEX\(0) & (\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(4) $ (!\alm|avc|LUT_INDEX\(5))))) # (\alm|avc|LUT_INDEX\(0) & (\alm|avc|LUT_INDEX\(4) & ((!\alm|avc|LUT_INDEX\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100100000000000100000001010011100000010000000000100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(3),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(0),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(2),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(1),
	combout => \alm|avc|Mux0~0_combout\);

-- Location: LABCELL_X36_Y57_N6
\alm|avc|LUT_DATA[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(5) = ( \alm|avc|LUT_DATA\(5) & ( (!\alm|avc|Mux2~0_combout\) # (\alm|avc|Mux0~0_combout\) ) ) # ( !\alm|avc|LUT_DATA\(5) & ( (\alm|avc|Mux0~0_combout\ & \alm|avc|Mux2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|avc|ALT_INV_Mux0~0_combout\,
	datac => \alm|avc|ALT_INV_Mux2~0_combout\,
	dataf => \alm|avc|ALT_INV_LUT_DATA\(5),
	combout => \alm|avc|LUT_DATA\(5));

-- Location: FF_X36_Y57_N7
\alm|avc|mI2C_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|LUT_DATA\(5),
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(5));

-- Location: FF_X33_Y57_N38
\alm|avc|u0|SD[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(5),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(5));

-- Location: LABCELL_X36_Y57_N12
\alm|avc|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|Mux13~0_combout\ = ( \alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(2) & ( (!\alm|avc|LUT_INDEX\(5) & (((!\alm|avc|LUT_INDEX\(1) & \alm|avc|LUT_INDEX\(3))) # (\alm|avc|LUT_INDEX\(4)))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( \alm|avc|LUT_INDEX\(2) 
-- & ( (!\alm|avc|LUT_INDEX\(3) & ((!\alm|avc|LUT_INDEX\(5) $ (!\alm|avc|LUT_INDEX\(4))))) # (\alm|avc|LUT_INDEX\(3) & (!\alm|avc|LUT_INDEX\(5) & ((!\alm|avc|LUT_INDEX\(1)) # (\alm|avc|LUT_INDEX\(4))))) ) ) ) # ( \alm|avc|LUT_INDEX\(0) & ( 
-- !\alm|avc|LUT_INDEX\(2) & ( (!\alm|avc|LUT_INDEX\(5) & ((!\alm|avc|LUT_INDEX\(3) & ((\alm|avc|LUT_INDEX\(4)))) # (\alm|avc|LUT_INDEX\(3) & ((!\alm|avc|LUT_INDEX\(1)) # (!\alm|avc|LUT_INDEX\(4)))))) ) ) ) # ( !\alm|avc|LUT_INDEX\(0) & ( 
-- !\alm|avc|LUT_INDEX\(2) & ( (!\alm|avc|LUT_INDEX\(3) & (\alm|avc|LUT_INDEX\(4) & (!\alm|avc|LUT_INDEX\(1) $ (!\alm|avc|LUT_INDEX\(5))))) # (\alm|avc|LUT_INDEX\(3) & ((!\alm|avc|LUT_INDEX\(1) & (!\alm|avc|LUT_INDEX\(5))) # (\alm|avc|LUT_INDEX\(1) & 
-- ((!\alm|avc|LUT_INDEX\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000101101000001100001110000000101100111100000010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|ALT_INV_LUT_INDEX\(1),
	datab => \alm|avc|ALT_INV_LUT_INDEX\(3),
	datac => \alm|avc|ALT_INV_LUT_INDEX\(5),
	datad => \alm|avc|ALT_INV_LUT_INDEX\(4),
	datae => \alm|avc|ALT_INV_LUT_INDEX\(0),
	dataf => \alm|avc|ALT_INV_LUT_INDEX\(2),
	combout => \alm|avc|Mux13~0_combout\);

-- Location: LABCELL_X36_Y57_N0
\alm|avc|LUT_DATA[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|LUT_DATA\(12) = ( \alm|avc|Mux2~0_combout\ & ( \alm|avc|Mux13~0_combout\ ) ) # ( !\alm|avc|Mux2~0_combout\ & ( \alm|avc|LUT_DATA\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|avc|ALT_INV_Mux13~0_combout\,
	datad => \alm|avc|ALT_INV_LUT_DATA\(12),
	dataf => \alm|avc|ALT_INV_Mux2~0_combout\,
	combout => \alm|avc|LUT_DATA\(12));

-- Location: FF_X36_Y57_N19
\alm|avc|mI2C_DATA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|LUT_DATA\(12),
	sload => VCC,
	ena => \alm|avc|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|mI2C_DATA\(12));

-- Location: FF_X33_Y58_N52
\alm|avc|u0|SD[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|mI2C_DATA\(12),
	sload => VCC,
	ena => \alm|avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SD\(12));

-- Location: LABCELL_X33_Y58_N6
\alm|avc|u0|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Mux0~9_combout\ = ( \alm|avc|u0|SD_COUNTER\(3) & ( \alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ ) ) # ( !\alm|avc|u0|SD_COUNTER\(3) & ( \alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ( (\alm|avc|u0|SD_COUNTER\(4) & \alm|avc|u0|SD\(13)) ) ) ) # ( 
-- \alm|avc|u0|SD_COUNTER\(3) & ( !\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ( (!\alm|avc|u0|SD_COUNTER\(4) & \alm|avc|u0|SD\(5)) ) ) ) # ( !\alm|avc|u0|SD_COUNTER\(3) & ( !\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ( (\alm|avc|u0|SD_COUNTER\(4) & 
-- \alm|avc|u0|SD\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000010100000101000010001000100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	datab => \alm|avc|u0|ALT_INV_SD\(13),
	datac => \alm|avc|u0|ALT_INV_SD\(5),
	datad => \alm|avc|u0|ALT_INV_SD\(12),
	datae => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	combout => \alm|avc|u0|Mux0~9_combout\);

-- Location: LABCELL_X33_Y58_N12
\alm|avc|u0|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Mux0~7_combout\ = ( \alm|avc|u0|Mux0~8_combout\ & ( \alm|avc|u0|Mux0~9_combout\ & ( ((!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ((!\alm|avc|u0|SD_COUNTER\(3)) # (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\))) # 
-- (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (!\alm|avc|u0|SD_COUNTER\(3) & !\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\))) # (\alm|avc|u0|Mux0~10_combout\) ) ) ) # ( !\alm|avc|u0|Mux0~8_combout\ & ( \alm|avc|u0|Mux0~9_combout\ & ( 
-- (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & ((!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\) # ((!\alm|avc|u0|SD_COUNTER\(3) & !\alm|avc|u0|Mux0~10_combout\)))) # (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & 
-- ((!\alm|avc|u0|SD_COUNTER\(3)) # (\alm|avc|u0|Mux0~10_combout\)))) ) ) ) # ( \alm|avc|u0|Mux0~8_combout\ & ( !\alm|avc|u0|Mux0~9_combout\ & ( (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & 
-- ((!\alm|avc|u0|SD_COUNTER\(3)) # (\alm|avc|u0|Mux0~10_combout\)))) # (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (\alm|avc|u0|Mux0~10_combout\ & ((\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\) # (\alm|avc|u0|SD_COUNTER\(3))))) ) ) ) # ( 
-- !\alm|avc|u0|Mux0~8_combout\ & ( !\alm|avc|u0|Mux0~9_combout\ & ( (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (!\alm|avc|u0|SD_COUNTER\(3) & (!\alm|avc|u0|Mux0~10_combout\ & \alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\))) # 
-- (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & (\alm|avc|u0|SD_COUNTER\(3) & (\alm|avc|u0|Mux0~10_combout\ & !\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110000000000000011000111111101111100000001110111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	datac => \alm|avc|u0|ALT_INV_Mux0~10_combout\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datae => \alm|avc|u0|ALT_INV_Mux0~8_combout\,
	dataf => \alm|avc|u0|ALT_INV_Mux0~9_combout\,
	combout => \alm|avc|u0|Mux0~7_combout\);

-- Location: LABCELL_X33_Y58_N24
\alm|avc|u0|SDO~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|SDO~1_combout\ = ( !\alm|avc|u0|SD_COUNTER\(1) & ( (!\alm|avc|u0|SDO~0_combout\ & (\alm|avc|u0|SDO~q\ & (((\alm|avc|u0|Mux0~1_combout\))))) # (\alm|avc|u0|SDO~0_combout\ & ((!\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\) # 
-- ((!\alm|avc|u0|Mux0~7_combout\) # ((\alm|avc|u0|SDO~q\ & \alm|avc|u0|Mux0~1_combout\))))) ) ) # ( \alm|avc|u0|SD_COUNTER\(1) & ( (!\alm|avc|u0|SDO~0_combout\ & (\alm|avc|u0|SDO~q\ & (((\alm|avc|u0|Mux0~1_combout\))))) # (\alm|avc|u0|SDO~0_combout\ & 
-- ((!\alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\) # ((!\alm|avc|u0|Mux0~6_combout\) # ((\alm|avc|u0|SDO~q\ & \alm|avc|u0|Mux0~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111100000000001111110001010101111111010101010111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SDO~q\,
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datac => \alm|avc|u0|ALT_INV_Mux0~6_combout\,
	datad => \alm|avc|u0|ALT_INV_SDO~0_combout\,
	datae => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	dataf => \alm|avc|u0|ALT_INV_Mux0~1_combout\,
	datag => \alm|avc|u0|ALT_INV_Mux0~7_combout\,
	combout => \alm|avc|u0|SDO~1_combout\);

-- Location: FF_X33_Y58_N25
\alm|avc|u0|SDO~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	d => \alm|avc|u0|SDO~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SDO~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y5_N0
\dm1t|d|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~113_sumout\ = SUM(( \dm1t|d|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \dm1t|d|Add0~114\ = CARRY(( \dm1t|d|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(0),
	cin => GND,
	sumout => \dm1t|d|Add0~113_sumout\,
	cout => \dm1t|d|Add0~114\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: MLABCELL_X87_Y9_N0
\FSMClk|currentstate~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|currentstate~14_combout\ = ( !\KEY[0]~input_o\ & ( !\SW[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \FSMClk|currentstate~14_combout\);

-- Location: FF_X87_Y9_N2
\FSMClk|currentstate.resetMode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \FSMClk|currentstate~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FSMClk|currentstate.resetMode~q\);

-- Location: MLABCELL_X87_Y9_N3
\FSMClk|currentstate~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|currentstate~11_combout\ = ( !\FSMClk|currentstate.preSetMode~q\ & ( (\SW[9]~input_o\ & \FSMClk|currentstate.setMode~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datad => \FSMClk|ALT_INV_currentstate.setMode~q\,
	dataf => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	combout => \FSMClk|currentstate~11_combout\);

-- Location: FF_X87_Y10_N44
\FSMClk|currentstate.preSetMode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \FSMClk|currentstate~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FSMClk|currentstate.preSetMode~q\);

-- Location: MLABCELL_X87_Y9_N24
\FSMClk|currentstate~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|currentstate~10_combout\ = ( \FSMClk|currentstate.setMode~q\ & ( \FSMClk|currentstate.preSetMode~q\ & ( (!\KEY[0]~input_o\ & !\SW[9]~input_o\) ) ) ) # ( !\FSMClk|currentstate.setMode~q\ & ( \FSMClk|currentstate.preSetMode~q\ & ( (!\KEY[0]~input_o\ 
-- & !\SW[9]~input_o\) ) ) ) # ( \FSMClk|currentstate.setMode~q\ & ( !\FSMClk|currentstate.preSetMode~q\ ) ) # ( !\FSMClk|currentstate.setMode~q\ & ( !\FSMClk|currentstate.preSetMode~q\ & ( !\SW[9]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111111111111110100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \ALT_INV_SW[9]~input_o\,
	datae => \FSMClk|ALT_INV_currentstate.setMode~q\,
	dataf => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	combout => \FSMClk|currentstate~10_combout\);

-- Location: FF_X87_Y10_N41
\FSMClk|currentstate.setMode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \FSMClk|currentstate~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FSMClk|currentstate.setMode~q\);

-- Location: MLABCELL_X87_Y9_N51
\FSMClk|currentstate~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|currentstate~9_combout\ = ( !\FSMClk|currentstate.setMode~q\ & ( !\SW[9]~input_o\ & ( \KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datae => \FSMClk|ALT_INV_currentstate.setMode~q\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \FSMClk|currentstate~9_combout\);

-- Location: FF_X87_Y9_N53
\FSMClk|currentstate.updateMode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \FSMClk|currentstate~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FSMClk|currentstate.updateMode~q\);

-- Location: MLABCELL_X87_Y9_N6
\FSMClk|update\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|update~combout\ = ( \FSMClk|currentstate.resetMode~q\ & ( \FSMClk|currentstate.updateMode~q\ & ( \FSMClk|update~combout\ ) ) ) # ( !\FSMClk|currentstate.resetMode~q\ & ( \FSMClk|currentstate.updateMode~q\ ) ) # ( \FSMClk|currentstate.resetMode~q\ 
-- & ( !\FSMClk|currentstate.updateMode~q\ & ( \FSMClk|update~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \FSMClk|ALT_INV_update~combout\,
	datae => \FSMClk|ALT_INV_currentstate.resetMode~q\,
	dataf => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	combout => \FSMClk|update~combout\);

-- Location: LABCELL_X60_Y10_N0
\setT|bpt|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~97_sumout\ = SUM(( \setT|bpt|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \setT|bpt|Add0~98\ = CARRY(( \setT|bpt|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(0),
	cin => GND,
	sumout => \setT|bpt|Add0~97_sumout\,
	cout => \setT|bpt|Add0~98\);

-- Location: FF_X60_Y10_N2
\setT|bpt|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~97_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(0));

-- Location: LABCELL_X60_Y10_N3
\setT|bpt|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~33_sumout\ = SUM(( \setT|bpt|counter\(1) ) + ( GND ) + ( \setT|bpt|Add0~98\ ))
-- \setT|bpt|Add0~34\ = CARRY(( \setT|bpt|counter\(1) ) + ( GND ) + ( \setT|bpt|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(1),
	cin => \setT|bpt|Add0~98\,
	sumout => \setT|bpt|Add0~33_sumout\,
	cout => \setT|bpt|Add0~34\);

-- Location: FF_X60_Y10_N4
\setT|bpt|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~33_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(1));

-- Location: LABCELL_X60_Y10_N6
\setT|bpt|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~105_sumout\ = SUM(( \setT|bpt|counter\(2) ) + ( GND ) + ( \setT|bpt|Add0~34\ ))
-- \setT|bpt|Add0~106\ = CARRY(( \setT|bpt|counter\(2) ) + ( GND ) + ( \setT|bpt|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(2),
	cin => \setT|bpt|Add0~34\,
	sumout => \setT|bpt|Add0~105_sumout\,
	cout => \setT|bpt|Add0~106\);

-- Location: FF_X60_Y10_N7
\setT|bpt|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~105_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(2));

-- Location: LABCELL_X60_Y10_N9
\setT|bpt|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~109_sumout\ = SUM(( \setT|bpt|counter\(3) ) + ( GND ) + ( \setT|bpt|Add0~106\ ))
-- \setT|bpt|Add0~110\ = CARRY(( \setT|bpt|counter\(3) ) + ( GND ) + ( \setT|bpt|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(3),
	cin => \setT|bpt|Add0~106\,
	sumout => \setT|bpt|Add0~109_sumout\,
	cout => \setT|bpt|Add0~110\);

-- Location: FF_X60_Y10_N11
\setT|bpt|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~109_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(3));

-- Location: LABCELL_X60_Y10_N12
\setT|bpt|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~113_sumout\ = SUM(( \setT|bpt|counter\(4) ) + ( GND ) + ( \setT|bpt|Add0~110\ ))
-- \setT|bpt|Add0~114\ = CARRY(( \setT|bpt|counter\(4) ) + ( GND ) + ( \setT|bpt|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(4),
	cin => \setT|bpt|Add0~110\,
	sumout => \setT|bpt|Add0~113_sumout\,
	cout => \setT|bpt|Add0~114\);

-- Location: FF_X60_Y10_N13
\setT|bpt|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~113_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(4));

-- Location: LABCELL_X60_Y10_N15
\setT|bpt|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~117_sumout\ = SUM(( \setT|bpt|counter\(5) ) + ( GND ) + ( \setT|bpt|Add0~114\ ))
-- \setT|bpt|Add0~118\ = CARRY(( \setT|bpt|counter\(5) ) + ( GND ) + ( \setT|bpt|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(5),
	cin => \setT|bpt|Add0~114\,
	sumout => \setT|bpt|Add0~117_sumout\,
	cout => \setT|bpt|Add0~118\);

-- Location: FF_X60_Y10_N17
\setT|bpt|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~117_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(5));

-- Location: LABCELL_X60_Y10_N18
\setT|bpt|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~121_sumout\ = SUM(( \setT|bpt|counter\(6) ) + ( GND ) + ( \setT|bpt|Add0~118\ ))
-- \setT|bpt|Add0~122\ = CARRY(( \setT|bpt|counter\(6) ) + ( GND ) + ( \setT|bpt|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(6),
	cin => \setT|bpt|Add0~118\,
	sumout => \setT|bpt|Add0~121_sumout\,
	cout => \setT|bpt|Add0~122\);

-- Location: FF_X60_Y10_N20
\setT|bpt|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~121_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(6));

-- Location: LABCELL_X60_Y10_N21
\setT|bpt|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~1_sumout\ = SUM(( \setT|bpt|counter\(7) ) + ( GND ) + ( \setT|bpt|Add0~122\ ))
-- \setT|bpt|Add0~2\ = CARRY(( \setT|bpt|counter\(7) ) + ( GND ) + ( \setT|bpt|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(7),
	cin => \setT|bpt|Add0~122\,
	sumout => \setT|bpt|Add0~1_sumout\,
	cout => \setT|bpt|Add0~2\);

-- Location: FF_X60_Y10_N23
\setT|bpt|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~1_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(7));

-- Location: LABCELL_X60_Y10_N24
\setT|bpt|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~5_sumout\ = SUM(( \setT|bpt|counter\(8) ) + ( GND ) + ( \setT|bpt|Add0~2\ ))
-- \setT|bpt|Add0~6\ = CARRY(( \setT|bpt|counter\(8) ) + ( GND ) + ( \setT|bpt|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(8),
	cin => \setT|bpt|Add0~2\,
	sumout => \setT|bpt|Add0~5_sumout\,
	cout => \setT|bpt|Add0~6\);

-- Location: FF_X60_Y10_N25
\setT|bpt|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~5_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(8));

-- Location: LABCELL_X60_Y10_N27
\setT|bpt|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~9_sumout\ = SUM(( \setT|bpt|counter\(9) ) + ( GND ) + ( \setT|bpt|Add0~6\ ))
-- \setT|bpt|Add0~10\ = CARRY(( \setT|bpt|counter\(9) ) + ( GND ) + ( \setT|bpt|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(9),
	cin => \setT|bpt|Add0~6\,
	sumout => \setT|bpt|Add0~9_sumout\,
	cout => \setT|bpt|Add0~10\);

-- Location: FF_X60_Y10_N28
\setT|bpt|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~9_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(9));

-- Location: LABCELL_X60_Y10_N30
\setT|bpt|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~37_sumout\ = SUM(( \setT|bpt|counter\(10) ) + ( GND ) + ( \setT|bpt|Add0~10\ ))
-- \setT|bpt|Add0~38\ = CARRY(( \setT|bpt|counter\(10) ) + ( GND ) + ( \setT|bpt|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(10),
	cin => \setT|bpt|Add0~10\,
	sumout => \setT|bpt|Add0~37_sumout\,
	cout => \setT|bpt|Add0~38\);

-- Location: FF_X60_Y10_N31
\setT|bpt|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~37_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(10));

-- Location: LABCELL_X60_Y10_N33
\setT|bpt|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~41_sumout\ = SUM(( \setT|bpt|counter\(11) ) + ( GND ) + ( \setT|bpt|Add0~38\ ))
-- \setT|bpt|Add0~42\ = CARRY(( \setT|bpt|counter\(11) ) + ( GND ) + ( \setT|bpt|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(11),
	cin => \setT|bpt|Add0~38\,
	sumout => \setT|bpt|Add0~41_sumout\,
	cout => \setT|bpt|Add0~42\);

-- Location: FF_X60_Y10_N34
\setT|bpt|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~41_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(11));

-- Location: LABCELL_X60_Y10_N36
\setT|bpt|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~45_sumout\ = SUM(( \setT|bpt|counter\(12) ) + ( GND ) + ( \setT|bpt|Add0~42\ ))
-- \setT|bpt|Add0~46\ = CARRY(( \setT|bpt|counter\(12) ) + ( GND ) + ( \setT|bpt|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(12),
	cin => \setT|bpt|Add0~42\,
	sumout => \setT|bpt|Add0~45_sumout\,
	cout => \setT|bpt|Add0~46\);

-- Location: FF_X60_Y10_N37
\setT|bpt|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~45_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(12));

-- Location: LABCELL_X60_Y10_N39
\setT|bpt|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~93_sumout\ = SUM(( \setT|bpt|counter\(13) ) + ( GND ) + ( \setT|bpt|Add0~46\ ))
-- \setT|bpt|Add0~94\ = CARRY(( \setT|bpt|counter\(13) ) + ( GND ) + ( \setT|bpt|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(13),
	cin => \setT|bpt|Add0~46\,
	sumout => \setT|bpt|Add0~93_sumout\,
	cout => \setT|bpt|Add0~94\);

-- Location: FF_X60_Y10_N41
\setT|bpt|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~93_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(13));

-- Location: LABCELL_X60_Y10_N42
\setT|bpt|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~89_sumout\ = SUM(( \setT|bpt|counter\(14) ) + ( GND ) + ( \setT|bpt|Add0~94\ ))
-- \setT|bpt|Add0~90\ = CARRY(( \setT|bpt|counter\(14) ) + ( GND ) + ( \setT|bpt|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(14),
	cin => \setT|bpt|Add0~94\,
	sumout => \setT|bpt|Add0~89_sumout\,
	cout => \setT|bpt|Add0~90\);

-- Location: FF_X60_Y10_N44
\setT|bpt|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~89_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(14));

-- Location: LABCELL_X60_Y10_N45
\setT|bpt|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~85_sumout\ = SUM(( \setT|bpt|counter\(15) ) + ( GND ) + ( \setT|bpt|Add0~90\ ))
-- \setT|bpt|Add0~86\ = CARRY(( \setT|bpt|counter\(15) ) + ( GND ) + ( \setT|bpt|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(15),
	cin => \setT|bpt|Add0~90\,
	sumout => \setT|bpt|Add0~85_sumout\,
	cout => \setT|bpt|Add0~86\);

-- Location: FF_X60_Y10_N47
\setT|bpt|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~85_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(15));

-- Location: LABCELL_X60_Y10_N48
\setT|bpt|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~29_sumout\ = SUM(( \setT|bpt|counter\(16) ) + ( GND ) + ( \setT|bpt|Add0~86\ ))
-- \setT|bpt|Add0~30\ = CARRY(( \setT|bpt|counter\(16) ) + ( GND ) + ( \setT|bpt|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(16),
	cin => \setT|bpt|Add0~86\,
	sumout => \setT|bpt|Add0~29_sumout\,
	cout => \setT|bpt|Add0~30\);

-- Location: FF_X60_Y10_N49
\setT|bpt|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~29_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(16));

-- Location: LABCELL_X60_Y10_N51
\setT|bpt|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~25_sumout\ = SUM(( \setT|bpt|counter\(17) ) + ( GND ) + ( \setT|bpt|Add0~30\ ))
-- \setT|bpt|Add0~26\ = CARRY(( \setT|bpt|counter\(17) ) + ( GND ) + ( \setT|bpt|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(17),
	cin => \setT|bpt|Add0~30\,
	sumout => \setT|bpt|Add0~25_sumout\,
	cout => \setT|bpt|Add0~26\);

-- Location: FF_X60_Y10_N52
\setT|bpt|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~25_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(17));

-- Location: LABCELL_X60_Y10_N54
\setT|bpt|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~21_sumout\ = SUM(( \setT|bpt|counter\(18) ) + ( GND ) + ( \setT|bpt|Add0~26\ ))
-- \setT|bpt|Add0~22\ = CARRY(( \setT|bpt|counter\(18) ) + ( GND ) + ( \setT|bpt|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(18),
	cin => \setT|bpt|Add0~26\,
	sumout => \setT|bpt|Add0~21_sumout\,
	cout => \setT|bpt|Add0~22\);

-- Location: FF_X60_Y10_N56
\setT|bpt|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~21_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(18));

-- Location: LABCELL_X60_Y10_N57
\setT|bpt|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~17_sumout\ = SUM(( \setT|bpt|counter\(19) ) + ( GND ) + ( \setT|bpt|Add0~22\ ))
-- \setT|bpt|Add0~18\ = CARRY(( \setT|bpt|counter\(19) ) + ( GND ) + ( \setT|bpt|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(19),
	cin => \setT|bpt|Add0~22\,
	sumout => \setT|bpt|Add0~17_sumout\,
	cout => \setT|bpt|Add0~18\);

-- Location: FF_X60_Y10_N59
\setT|bpt|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~17_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(19));

-- Location: LABCELL_X60_Y9_N0
\setT|bpt|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~13_sumout\ = SUM(( \setT|bpt|counter\(20) ) + ( GND ) + ( \setT|bpt|Add0~18\ ))
-- \setT|bpt|Add0~14\ = CARRY(( \setT|bpt|counter\(20) ) + ( GND ) + ( \setT|bpt|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(20),
	cin => \setT|bpt|Add0~18\,
	sumout => \setT|bpt|Add0~13_sumout\,
	cout => \setT|bpt|Add0~14\);

-- Location: FF_X60_Y9_N1
\setT|bpt|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~13_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(20));

-- Location: LABCELL_X60_Y9_N3
\setT|bpt|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~81_sumout\ = SUM(( \setT|bpt|counter\(21) ) + ( GND ) + ( \setT|bpt|Add0~14\ ))
-- \setT|bpt|Add0~82\ = CARRY(( \setT|bpt|counter\(21) ) + ( GND ) + ( \setT|bpt|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(21),
	cin => \setT|bpt|Add0~14\,
	sumout => \setT|bpt|Add0~81_sumout\,
	cout => \setT|bpt|Add0~82\);

-- Location: FF_X60_Y9_N4
\setT|bpt|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~81_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(21));

-- Location: LABCELL_X60_Y9_N6
\setT|bpt|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~77_sumout\ = SUM(( \setT|bpt|counter\(22) ) + ( GND ) + ( \setT|bpt|Add0~82\ ))
-- \setT|bpt|Add0~78\ = CARRY(( \setT|bpt|counter\(22) ) + ( GND ) + ( \setT|bpt|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(22),
	cin => \setT|bpt|Add0~82\,
	sumout => \setT|bpt|Add0~77_sumout\,
	cout => \setT|bpt|Add0~78\);

-- Location: FF_X60_Y9_N7
\setT|bpt|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~77_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(22));

-- Location: MLABCELL_X59_Y10_N0
\setT|bpt|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Equal0~3_combout\ = ( \setT|bpt|counter\(0) & ( !\setT|bpt|counter\(13) & ( (\setT|bpt|counter\(15) & (!\setT|bpt|counter\(21) & (!\setT|bpt|counter\(22) & !\setT|bpt|counter\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \setT|bpt|ALT_INV_counter\(15),
	datab => \setT|bpt|ALT_INV_counter\(21),
	datac => \setT|bpt|ALT_INV_counter\(22),
	datad => \setT|bpt|ALT_INV_counter\(14),
	datae => \setT|bpt|ALT_INV_counter\(0),
	dataf => \setT|bpt|ALT_INV_counter\(13),
	combout => \setT|bpt|Equal0~3_combout\);

-- Location: LABCELL_X57_Y10_N12
\setT|bpt|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Equal0~0_combout\ = ( !\setT|bpt|counter\(8) & ( \setT|bpt|counter\(9) & ( (!\setT|bpt|counter\(17) & (\setT|bpt|counter\(20) & (\setT|bpt|counter\(19) & !\setT|bpt|counter\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \setT|bpt|ALT_INV_counter\(17),
	datab => \setT|bpt|ALT_INV_counter\(20),
	datac => \setT|bpt|ALT_INV_counter\(19),
	datad => \setT|bpt|ALT_INV_counter\(18),
	datae => \setT|bpt|ALT_INV_counter\(8),
	dataf => \setT|bpt|ALT_INV_counter\(9),
	combout => \setT|bpt|Equal0~0_combout\);

-- Location: LABCELL_X60_Y9_N9
\setT|bpt|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~73_sumout\ = SUM(( \setT|bpt|counter\(23) ) + ( GND ) + ( \setT|bpt|Add0~78\ ))
-- \setT|bpt|Add0~74\ = CARRY(( \setT|bpt|counter\(23) ) + ( GND ) + ( \setT|bpt|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(23),
	cin => \setT|bpt|Add0~78\,
	sumout => \setT|bpt|Add0~73_sumout\,
	cout => \setT|bpt|Add0~74\);

-- Location: FF_X60_Y9_N11
\setT|bpt|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~73_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(23));

-- Location: LABCELL_X60_Y9_N12
\setT|bpt|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~69_sumout\ = SUM(( \setT|bpt|counter\(24) ) + ( GND ) + ( \setT|bpt|Add0~74\ ))
-- \setT|bpt|Add0~70\ = CARRY(( \setT|bpt|counter\(24) ) + ( GND ) + ( \setT|bpt|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(24),
	cin => \setT|bpt|Add0~74\,
	sumout => \setT|bpt|Add0~69_sumout\,
	cout => \setT|bpt|Add0~70\);

-- Location: FF_X60_Y9_N14
\setT|bpt|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~69_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(24));

-- Location: LABCELL_X60_Y9_N15
\setT|bpt|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~65_sumout\ = SUM(( \setT|bpt|counter\(25) ) + ( GND ) + ( \setT|bpt|Add0~70\ ))
-- \setT|bpt|Add0~66\ = CARRY(( \setT|bpt|counter\(25) ) + ( GND ) + ( \setT|bpt|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(25),
	cin => \setT|bpt|Add0~70\,
	sumout => \setT|bpt|Add0~65_sumout\,
	cout => \setT|bpt|Add0~66\);

-- Location: FF_X60_Y9_N17
\setT|bpt|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~65_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(25));

-- Location: LABCELL_X60_Y9_N18
\setT|bpt|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~101_sumout\ = SUM(( \setT|bpt|counter\(26) ) + ( GND ) + ( \setT|bpt|Add0~66\ ))
-- \setT|bpt|Add0~102\ = CARRY(( \setT|bpt|counter\(26) ) + ( GND ) + ( \setT|bpt|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(26),
	cin => \setT|bpt|Add0~66\,
	sumout => \setT|bpt|Add0~101_sumout\,
	cout => \setT|bpt|Add0~102\);

-- Location: FF_X60_Y9_N19
\setT|bpt|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~101_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(26));

-- Location: LABCELL_X60_Y9_N21
\setT|bpt|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~61_sumout\ = SUM(( \setT|bpt|counter\(27) ) + ( GND ) + ( \setT|bpt|Add0~102\ ))
-- \setT|bpt|Add0~62\ = CARRY(( \setT|bpt|counter\(27) ) + ( GND ) + ( \setT|bpt|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(27),
	cin => \setT|bpt|Add0~102\,
	sumout => \setT|bpt|Add0~61_sumout\,
	cout => \setT|bpt|Add0~62\);

-- Location: FF_X60_Y9_N23
\setT|bpt|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~61_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(27));

-- Location: LABCELL_X60_Y9_N24
\setT|bpt|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~57_sumout\ = SUM(( \setT|bpt|counter\(28) ) + ( GND ) + ( \setT|bpt|Add0~62\ ))
-- \setT|bpt|Add0~58\ = CARRY(( \setT|bpt|counter\(28) ) + ( GND ) + ( \setT|bpt|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(28),
	cin => \setT|bpt|Add0~62\,
	sumout => \setT|bpt|Add0~57_sumout\,
	cout => \setT|bpt|Add0~58\);

-- Location: FF_X60_Y9_N26
\setT|bpt|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~57_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(28));

-- Location: LABCELL_X60_Y9_N27
\setT|bpt|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~53_sumout\ = SUM(( \setT|bpt|counter\(29) ) + ( GND ) + ( \setT|bpt|Add0~58\ ))
-- \setT|bpt|Add0~54\ = CARRY(( \setT|bpt|counter\(29) ) + ( GND ) + ( \setT|bpt|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(29),
	cin => \setT|bpt|Add0~58\,
	sumout => \setT|bpt|Add0~53_sumout\,
	cout => \setT|bpt|Add0~54\);

-- Location: FF_X60_Y9_N29
\setT|bpt|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~53_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(29));

-- Location: LABCELL_X60_Y9_N48
\setT|bpt|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Equal0~2_combout\ = ( !\setT|bpt|counter\(27) & ( !\setT|bpt|counter\(24) & ( (!\setT|bpt|counter\(29) & (!\setT|bpt|counter\(25) & (!\setT|bpt|counter\(28) & \setT|bpt|counter\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \setT|bpt|ALT_INV_counter\(29),
	datab => \setT|bpt|ALT_INV_counter\(25),
	datac => \setT|bpt|ALT_INV_counter\(28),
	datad => \setT|bpt|ALT_INV_counter\(23),
	datae => \setT|bpt|ALT_INV_counter\(27),
	dataf => \setT|bpt|ALT_INV_counter\(24),
	combout => \setT|bpt|Equal0~2_combout\);

-- Location: MLABCELL_X59_Y10_N6
\setT|bpt|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Equal0~4_combout\ = ( \setT|bpt|counter\(3) & ( \setT|bpt|counter\(2) & ( (\setT|bpt|counter\(4) & (\setT|bpt|counter\(6) & (\setT|bpt|counter\(5) & !\setT|bpt|counter\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \setT|bpt|ALT_INV_counter\(4),
	datab => \setT|bpt|ALT_INV_counter\(6),
	datac => \setT|bpt|ALT_INV_counter\(5),
	datad => \setT|bpt|ALT_INV_counter\(26),
	datae => \setT|bpt|ALT_INV_counter\(3),
	dataf => \setT|bpt|ALT_INV_counter\(2),
	combout => \setT|bpt|Equal0~4_combout\);

-- Location: LABCELL_X60_Y9_N30
\setT|bpt|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Add0~49_sumout\ = SUM(( \setT|bpt|counter\(30) ) + ( GND ) + ( \setT|bpt|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \setT|bpt|ALT_INV_counter\(30),
	cin => \setT|bpt|Add0~54\,
	sumout => \setT|bpt|Add0~49_sumout\);

-- Location: FF_X60_Y9_N31
\setT|bpt|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \setT|bpt|Add0~49_sumout\,
	sclr => \setT|bpt|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|counter\(30));

-- Location: LABCELL_X57_Y10_N33
\setT|bpt|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Equal0~1_combout\ = ( !\setT|bpt|counter\(16) & ( \setT|bpt|counter\(1) & ( (!\setT|bpt|counter\(30) & (!\setT|bpt|counter\(11) & (\setT|bpt|counter\(12) & \setT|bpt|counter\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \setT|bpt|ALT_INV_counter\(30),
	datab => \setT|bpt|ALT_INV_counter\(11),
	datac => \setT|bpt|ALT_INV_counter\(12),
	datad => \setT|bpt|ALT_INV_counter\(10),
	datae => \setT|bpt|ALT_INV_counter\(16),
	dataf => \setT|bpt|ALT_INV_counter\(1),
	combout => \setT|bpt|Equal0~1_combout\);

-- Location: LABCELL_X53_Y10_N15
\setT|bpt|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|bpt|Equal0~5_combout\ = ( \setT|bpt|Equal0~4_combout\ & ( \setT|bpt|Equal0~1_combout\ & ( (!\setT|bpt|counter\(7) & (\setT|bpt|Equal0~3_combout\ & (\setT|bpt|Equal0~0_combout\ & \setT|bpt|Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \setT|bpt|ALT_INV_counter\(7),
	datab => \setT|bpt|ALT_INV_Equal0~3_combout\,
	datac => \setT|bpt|ALT_INV_Equal0~0_combout\,
	datad => \setT|bpt|ALT_INV_Equal0~2_combout\,
	datae => \setT|bpt|ALT_INV_Equal0~4_combout\,
	dataf => \setT|bpt|ALT_INV_Equal0~1_combout\,
	combout => \setT|bpt|Equal0~5_combout\);

-- Location: FF_X87_Y10_N59
\setT|bpt|pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	asdata => \setT|bpt|Equal0~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|bpt|pulse~q\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LABCELL_X88_Y8_N45
\setT|outSeconds~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outSeconds~0_combout\ = ( \Mc|counter\(0) & ( (!\setT|outSeconds\(0)) # (\KEY[1]~input_o\) ) ) # ( !\Mc|counter\(0) & ( (!\KEY[1]~input_o\ & !\setT|outSeconds\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datac => \setT|ALT_INV_outSeconds\(0),
	dataf => \Mc|ALT_INV_counter\(0),
	combout => \setT|outSeconds~0_combout\);

-- Location: MLABCELL_X87_Y10_N48
\FSMClk|currentstate~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|currentstate~13_combout\ = ( \FSMClk|currentstate.setMode~q\ & ( \FSMClk|currentstate.preSetMode~q\ ) ) # ( !\FSMClk|currentstate.setMode~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	dataf => \FSMClk|ALT_INV_currentstate.setMode~q\,
	combout => \FSMClk|currentstate~13_combout\);

-- Location: LABCELL_X88_Y10_N36
\FSMClk|setInitVal\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|setInitVal~combout\ = ( \FSMClk|currentstate.setMode~q\ & ( (\FSMClk|currentstate~13_combout\) # (\FSMClk|setInitVal~combout\) ) ) # ( !\FSMClk|currentstate.setMode~q\ & ( (\FSMClk|setInitVal~combout\ & !\FSMClk|currentstate~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \FSMClk|ALT_INV_setInitVal~combout\,
	datad => \FSMClk|ALT_INV_currentstate~13_combout\,
	dataf => \FSMClk|ALT_INV_currentstate.setMode~q\,
	combout => \FSMClk|setInitVal~combout\);

-- Location: LABCELL_X88_Y8_N57
\setT|outSeconds[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outSeconds[2]~1_combout\ = (!\KEY[1]~input_o\) # (\FSMClk|setInitVal~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[1]~input_o\,
	datad => \FSMClk|ALT_INV_setInitVal~combout\,
	combout => \setT|outSeconds[2]~1_combout\);

-- Location: FF_X88_Y8_N11
\setT|outSeconds[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outSeconds~0_combout\,
	sload => VCC,
	ena => \setT|outSeconds[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outSeconds\(0));

-- Location: LABCELL_X88_Y9_N3
\Mc|counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mc|counter~0_combout\ = ( \setT|outSeconds\(0) & ( ((!\Mc|counter\(0) & \KEY[0]~input_o\)) # (\FSMClk|update~combout\) ) ) # ( !\setT|outSeconds\(0) & ( (!\Mc|counter\(0) & (!\FSMClk|update~combout\ & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mc|ALT_INV_counter\(0),
	datac => \FSMClk|ALT_INV_update~combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \setT|ALT_INV_outSeconds\(0),
	combout => \Mc|counter~0_combout\);

-- Location: LABCELL_X83_Y11_N0
\Sc|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~77_sumout\ = SUM(( \Sc|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \Sc|Add0~78\ = CARRY(( \Sc|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(0),
	cin => GND,
	sumout => \Sc|Add0~77_sumout\,
	cout => \Sc|Add0~78\);

-- Location: MLABCELL_X84_Y10_N0
\Sc|counter[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|counter[0]~0_combout\ = ( \Sc|Equal0~5_combout\ ) # ( !\Sc|Equal0~5_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \Sc|ALT_INV_Equal0~5_combout\,
	combout => \Sc|counter[0]~0_combout\);

-- Location: FF_X83_Y11_N1
\Sc|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~77_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(0));

-- Location: LABCELL_X83_Y11_N3
\Sc|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~25_sumout\ = SUM(( \Sc|counter\(1) ) + ( GND ) + ( \Sc|Add0~78\ ))
-- \Sc|Add0~26\ = CARRY(( \Sc|counter\(1) ) + ( GND ) + ( \Sc|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(1),
	cin => \Sc|Add0~78\,
	sumout => \Sc|Add0~25_sumout\,
	cout => \Sc|Add0~26\);

-- Location: FF_X83_Y11_N4
\Sc|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~25_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(1));

-- Location: LABCELL_X83_Y11_N6
\Sc|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~21_sumout\ = SUM(( \Sc|counter\(2) ) + ( GND ) + ( \Sc|Add0~26\ ))
-- \Sc|Add0~22\ = CARRY(( \Sc|counter\(2) ) + ( GND ) + ( \Sc|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(2),
	cin => \Sc|Add0~26\,
	sumout => \Sc|Add0~21_sumout\,
	cout => \Sc|Add0~22\);

-- Location: FF_X83_Y11_N7
\Sc|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~21_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(2));

-- Location: LABCELL_X83_Y11_N9
\Sc|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~17_sumout\ = SUM(( \Sc|counter\(3) ) + ( GND ) + ( \Sc|Add0~22\ ))
-- \Sc|Add0~18\ = CARRY(( \Sc|counter\(3) ) + ( GND ) + ( \Sc|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(3),
	cin => \Sc|Add0~22\,
	sumout => \Sc|Add0~17_sumout\,
	cout => \Sc|Add0~18\);

-- Location: FF_X83_Y11_N10
\Sc|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~17_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(3));

-- Location: LABCELL_X83_Y11_N12
\Sc|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~73_sumout\ = SUM(( \Sc|counter\(4) ) + ( GND ) + ( \Sc|Add0~18\ ))
-- \Sc|Add0~74\ = CARRY(( \Sc|counter\(4) ) + ( GND ) + ( \Sc|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(4),
	cin => \Sc|Add0~18\,
	sumout => \Sc|Add0~73_sumout\,
	cout => \Sc|Add0~74\);

-- Location: FF_X83_Y11_N13
\Sc|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~73_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(4));

-- Location: LABCELL_X83_Y11_N15
\Sc|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~13_sumout\ = SUM(( \Sc|counter\(5) ) + ( GND ) + ( \Sc|Add0~74\ ))
-- \Sc|Add0~14\ = CARRY(( \Sc|counter\(5) ) + ( GND ) + ( \Sc|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(5),
	cin => \Sc|Add0~74\,
	sumout => \Sc|Add0~13_sumout\,
	cout => \Sc|Add0~14\);

-- Location: FF_X83_Y11_N16
\Sc|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~13_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(5));

-- Location: LABCELL_X83_Y11_N18
\Sc|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~9_sumout\ = SUM(( \Sc|counter\(6) ) + ( GND ) + ( \Sc|Add0~14\ ))
-- \Sc|Add0~10\ = CARRY(( \Sc|counter\(6) ) + ( GND ) + ( \Sc|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(6),
	cin => \Sc|Add0~14\,
	sumout => \Sc|Add0~9_sumout\,
	cout => \Sc|Add0~10\);

-- Location: FF_X83_Y11_N19
\Sc|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~9_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(6));

-- Location: LABCELL_X83_Y11_N21
\Sc|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~5_sumout\ = SUM(( \Sc|counter\(7) ) + ( GND ) + ( \Sc|Add0~10\ ))
-- \Sc|Add0~6\ = CARRY(( \Sc|counter\(7) ) + ( GND ) + ( \Sc|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(7),
	cin => \Sc|Add0~10\,
	sumout => \Sc|Add0~5_sumout\,
	cout => \Sc|Add0~6\);

-- Location: FF_X83_Y11_N22
\Sc|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~5_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(7));

-- Location: LABCELL_X83_Y11_N24
\Sc|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~49_sumout\ = SUM(( \Sc|counter\(8) ) + ( GND ) + ( \Sc|Add0~6\ ))
-- \Sc|Add0~50\ = CARRY(( \Sc|counter\(8) ) + ( GND ) + ( \Sc|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(8),
	cin => \Sc|Add0~6\,
	sumout => \Sc|Add0~49_sumout\,
	cout => \Sc|Add0~50\);

-- Location: FF_X83_Y11_N26
\Sc|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~49_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(8));

-- Location: LABCELL_X83_Y11_N27
\Sc|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~45_sumout\ = SUM(( \Sc|counter\(9) ) + ( GND ) + ( \Sc|Add0~50\ ))
-- \Sc|Add0~46\ = CARRY(( \Sc|counter\(9) ) + ( GND ) + ( \Sc|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(9),
	cin => \Sc|Add0~50\,
	sumout => \Sc|Add0~45_sumout\,
	cout => \Sc|Add0~46\);

-- Location: FF_X83_Y11_N29
\Sc|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~45_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(9));

-- Location: LABCELL_X83_Y11_N30
\Sc|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~41_sumout\ = SUM(( \Sc|counter\(10) ) + ( GND ) + ( \Sc|Add0~46\ ))
-- \Sc|Add0~42\ = CARRY(( \Sc|counter\(10) ) + ( GND ) + ( \Sc|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(10),
	cin => \Sc|Add0~46\,
	sumout => \Sc|Add0~41_sumout\,
	cout => \Sc|Add0~42\);

-- Location: FF_X83_Y11_N32
\Sc|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~41_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(10));

-- Location: LABCELL_X83_Y11_N33
\Sc|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~65_sumout\ = SUM(( \Sc|counter\(11) ) + ( GND ) + ( \Sc|Add0~42\ ))
-- \Sc|Add0~66\ = CARRY(( \Sc|counter\(11) ) + ( GND ) + ( \Sc|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(11),
	cin => \Sc|Add0~42\,
	sumout => \Sc|Add0~65_sumout\,
	cout => \Sc|Add0~66\);

-- Location: FF_X83_Y11_N34
\Sc|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~65_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(11));

-- Location: LABCELL_X83_Y11_N36
\Sc|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~37_sumout\ = SUM(( \Sc|counter\(12) ) + ( GND ) + ( \Sc|Add0~66\ ))
-- \Sc|Add0~38\ = CARRY(( \Sc|counter\(12) ) + ( GND ) + ( \Sc|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(12),
	cin => \Sc|Add0~66\,
	sumout => \Sc|Add0~37_sumout\,
	cout => \Sc|Add0~38\);

-- Location: FF_X83_Y11_N38
\Sc|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~37_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(12));

-- Location: LABCELL_X83_Y11_N39
\Sc|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~33_sumout\ = SUM(( \Sc|counter\(13) ) + ( GND ) + ( \Sc|Add0~38\ ))
-- \Sc|Add0~34\ = CARRY(( \Sc|counter\(13) ) + ( GND ) + ( \Sc|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(13),
	cin => \Sc|Add0~38\,
	sumout => \Sc|Add0~33_sumout\,
	cout => \Sc|Add0~34\);

-- Location: FF_X83_Y11_N40
\Sc|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~33_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(13));

-- Location: LABCELL_X83_Y11_N42
\Sc|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~81_sumout\ = SUM(( \Sc|counter\(14) ) + ( GND ) + ( \Sc|Add0~34\ ))
-- \Sc|Add0~82\ = CARRY(( \Sc|counter\(14) ) + ( GND ) + ( \Sc|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(14),
	cin => \Sc|Add0~34\,
	sumout => \Sc|Add0~81_sumout\,
	cout => \Sc|Add0~82\);

-- Location: FF_X83_Y11_N44
\Sc|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~81_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(14));

-- Location: LABCELL_X83_Y11_N45
\Sc|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~85_sumout\ = SUM(( \Sc|counter\(15) ) + ( GND ) + ( \Sc|Add0~82\ ))
-- \Sc|Add0~86\ = CARRY(( \Sc|counter\(15) ) + ( GND ) + ( \Sc|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(15),
	cin => \Sc|Add0~82\,
	sumout => \Sc|Add0~85_sumout\,
	cout => \Sc|Add0~86\);

-- Location: FF_X83_Y11_N46
\Sc|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~85_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(15));

-- Location: LABCELL_X83_Y11_N48
\Sc|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~89_sumout\ = SUM(( \Sc|counter\(16) ) + ( GND ) + ( \Sc|Add0~86\ ))
-- \Sc|Add0~90\ = CARRY(( \Sc|counter\(16) ) + ( GND ) + ( \Sc|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(16),
	cin => \Sc|Add0~86\,
	sumout => \Sc|Add0~89_sumout\,
	cout => \Sc|Add0~90\);

-- Location: FF_X83_Y11_N50
\Sc|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~89_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(16));

-- Location: LABCELL_X83_Y11_N51
\Sc|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~93_sumout\ = SUM(( \Sc|counter\(17) ) + ( GND ) + ( \Sc|Add0~90\ ))
-- \Sc|Add0~94\ = CARRY(( \Sc|counter\(17) ) + ( GND ) + ( \Sc|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(17),
	cin => \Sc|Add0~90\,
	sumout => \Sc|Add0~93_sumout\,
	cout => \Sc|Add0~94\);

-- Location: FF_X83_Y11_N53
\Sc|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~93_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(17));

-- Location: LABCELL_X83_Y11_N54
\Sc|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~97_sumout\ = SUM(( \Sc|counter\(18) ) + ( GND ) + ( \Sc|Add0~94\ ))
-- \Sc|Add0~98\ = CARRY(( \Sc|counter\(18) ) + ( GND ) + ( \Sc|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(18),
	cin => \Sc|Add0~94\,
	sumout => \Sc|Add0~97_sumout\,
	cout => \Sc|Add0~98\);

-- Location: FF_X83_Y11_N55
\Sc|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~97_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(18));

-- Location: MLABCELL_X82_Y11_N33
\Sc|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Equal0~3_combout\ = ( \Sc|counter\(14) & ( \Sc|counter\(0) & ( (\Sc|counter\(17) & (\Sc|counter\(15) & (!\Sc|counter\(16) & !\Sc|counter\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Sc|ALT_INV_counter\(17),
	datab => \Sc|ALT_INV_counter\(15),
	datac => \Sc|ALT_INV_counter\(16),
	datad => \Sc|ALT_INV_counter\(18),
	datae => \Sc|ALT_INV_counter\(14),
	dataf => \Sc|ALT_INV_counter\(0),
	combout => \Sc|Equal0~3_combout\);

-- Location: LABCELL_X83_Y11_N57
\Sc|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~101_sumout\ = SUM(( \Sc|counter\(19) ) + ( GND ) + ( \Sc|Add0~98\ ))
-- \Sc|Add0~102\ = CARRY(( \Sc|counter\(19) ) + ( GND ) + ( \Sc|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(19),
	cin => \Sc|Add0~98\,
	sumout => \Sc|Add0~101_sumout\,
	cout => \Sc|Add0~102\);

-- Location: FF_X83_Y11_N58
\Sc|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~101_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(19));

-- Location: LABCELL_X83_Y10_N0
\Sc|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~105_sumout\ = SUM(( \Sc|counter\(20) ) + ( GND ) + ( \Sc|Add0~102\ ))
-- \Sc|Add0~106\ = CARRY(( \Sc|counter\(20) ) + ( GND ) + ( \Sc|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(20),
	cin => \Sc|Add0~102\,
	sumout => \Sc|Add0~105_sumout\,
	cout => \Sc|Add0~106\);

-- Location: FF_X83_Y10_N1
\Sc|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~105_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(20));

-- Location: LABCELL_X83_Y10_N3
\Sc|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~109_sumout\ = SUM(( \Sc|counter\(21) ) + ( GND ) + ( \Sc|Add0~106\ ))
-- \Sc|Add0~110\ = CARRY(( \Sc|counter\(21) ) + ( GND ) + ( \Sc|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(21),
	cin => \Sc|Add0~106\,
	sumout => \Sc|Add0~109_sumout\,
	cout => \Sc|Add0~110\);

-- Location: FF_X83_Y10_N5
\Sc|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~109_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(21));

-- Location: LABCELL_X83_Y10_N6
\Sc|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~113_sumout\ = SUM(( \Sc|counter\(22) ) + ( GND ) + ( \Sc|Add0~110\ ))
-- \Sc|Add0~114\ = CARRY(( \Sc|counter\(22) ) + ( GND ) + ( \Sc|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(22),
	cin => \Sc|Add0~110\,
	sumout => \Sc|Add0~113_sumout\,
	cout => \Sc|Add0~114\);

-- Location: FF_X83_Y10_N8
\Sc|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~113_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(22));

-- Location: LABCELL_X83_Y10_N9
\Sc|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~69_sumout\ = SUM(( \Sc|counter\(23) ) + ( GND ) + ( \Sc|Add0~114\ ))
-- \Sc|Add0~70\ = CARRY(( \Sc|counter\(23) ) + ( GND ) + ( \Sc|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(23),
	cin => \Sc|Add0~114\,
	sumout => \Sc|Add0~69_sumout\,
	cout => \Sc|Add0~70\);

-- Location: FF_X83_Y10_N11
\Sc|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~69_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(23));

-- Location: LABCELL_X83_Y10_N12
\Sc|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~53_sumout\ = SUM(( \Sc|counter\(24) ) + ( GND ) + ( \Sc|Add0~70\ ))
-- \Sc|Add0~54\ = CARRY(( \Sc|counter\(24) ) + ( GND ) + ( \Sc|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(24),
	cin => \Sc|Add0~70\,
	sumout => \Sc|Add0~53_sumout\,
	cout => \Sc|Add0~54\);

-- Location: FF_X83_Y10_N14
\Sc|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~53_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(24));

-- Location: LABCELL_X83_Y10_N15
\Sc|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~57_sumout\ = SUM(( \Sc|counter\(25) ) + ( GND ) + ( \Sc|Add0~54\ ))
-- \Sc|Add0~58\ = CARRY(( \Sc|counter\(25) ) + ( GND ) + ( \Sc|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(25),
	cin => \Sc|Add0~54\,
	sumout => \Sc|Add0~57_sumout\,
	cout => \Sc|Add0~58\);

-- Location: FF_X83_Y10_N17
\Sc|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~57_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(25));

-- Location: LABCELL_X83_Y10_N18
\Sc|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~121_sumout\ = SUM(( \Sc|counter\(26) ) + ( GND ) + ( \Sc|Add0~58\ ))
-- \Sc|Add0~122\ = CARRY(( \Sc|counter\(26) ) + ( GND ) + ( \Sc|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(26),
	cin => \Sc|Add0~58\,
	sumout => \Sc|Add0~121_sumout\,
	cout => \Sc|Add0~122\);

-- Location: FF_X83_Y10_N20
\Sc|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~121_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(26));

-- Location: LABCELL_X83_Y10_N21
\Sc|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~61_sumout\ = SUM(( \Sc|counter\(27) ) + ( GND ) + ( \Sc|Add0~122\ ))
-- \Sc|Add0~62\ = CARRY(( \Sc|counter\(27) ) + ( GND ) + ( \Sc|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(27),
	cin => \Sc|Add0~122\,
	sumout => \Sc|Add0~61_sumout\,
	cout => \Sc|Add0~62\);

-- Location: FF_X83_Y10_N23
\Sc|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~61_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(27));

-- Location: LABCELL_X83_Y10_N24
\Sc|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~117_sumout\ = SUM(( \Sc|counter\(28) ) + ( GND ) + ( \Sc|Add0~62\ ))
-- \Sc|Add0~118\ = CARRY(( \Sc|counter\(28) ) + ( GND ) + ( \Sc|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(28),
	cin => \Sc|Add0~62\,
	sumout => \Sc|Add0~117_sumout\,
	cout => \Sc|Add0~118\);

-- Location: FF_X83_Y10_N25
\Sc|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~117_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(28));

-- Location: LABCELL_X83_Y10_N27
\Sc|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~29_sumout\ = SUM(( \Sc|counter\(29) ) + ( GND ) + ( \Sc|Add0~118\ ))
-- \Sc|Add0~30\ = CARRY(( \Sc|counter\(29) ) + ( GND ) + ( \Sc|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(29),
	cin => \Sc|Add0~118\,
	sumout => \Sc|Add0~29_sumout\,
	cout => \Sc|Add0~30\);

-- Location: FF_X83_Y10_N28
\Sc|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~29_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(29));

-- Location: LABCELL_X83_Y10_N30
\Sc|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Add0~1_sumout\ = SUM(( \Sc|counter\(30) ) + ( GND ) + ( \Sc|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Sc|ALT_INV_counter\(30),
	cin => \Sc|Add0~30\,
	sumout => \Sc|Add0~1_sumout\);

-- Location: FF_X83_Y10_N32
\Sc|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Add0~1_sumout\,
	sclr => \Sc|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|counter\(30));

-- Location: LABCELL_X83_Y10_N48
\Sc|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Equal0~4_combout\ = ( \Sc|counter\(20) & ( \Sc|counter\(19) & ( (!\Sc|counter\(26) & (\Sc|counter\(22) & (\Sc|counter\(21) & !\Sc|counter\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Sc|ALT_INV_counter\(26),
	datab => \Sc|ALT_INV_counter\(22),
	datac => \Sc|ALT_INV_counter\(21),
	datad => \Sc|ALT_INV_counter\(28),
	datae => \Sc|ALT_INV_counter\(20),
	dataf => \Sc|ALT_INV_counter\(19),
	combout => \Sc|Equal0~4_combout\);

-- Location: MLABCELL_X82_Y11_N12
\Sc|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Equal0~1_combout\ = ( !\Sc|counter\(9) & ( !\Sc|counter\(8) & ( (!\Sc|counter\(10) & (\Sc|counter\(12) & (\Sc|counter\(13) & !\Sc|counter\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Sc|ALT_INV_counter\(10),
	datab => \Sc|ALT_INV_counter\(12),
	datac => \Sc|ALT_INV_counter\(13),
	datad => \Sc|ALT_INV_counter\(29),
	datae => \Sc|ALT_INV_counter\(9),
	dataf => \Sc|ALT_INV_counter\(8),
	combout => \Sc|Equal0~1_combout\);

-- Location: LABCELL_X83_Y10_N54
\Sc|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Equal0~2_combout\ = ( !\Sc|counter\(27) & ( \Sc|counter\(25) & ( (!\Sc|counter\(11) & (!\Sc|counter\(24) & (\Sc|counter\(4) & \Sc|counter\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Sc|ALT_INV_counter\(11),
	datab => \Sc|ALT_INV_counter\(24),
	datac => \Sc|ALT_INV_counter\(4),
	datad => \Sc|ALT_INV_counter\(23),
	datae => \Sc|ALT_INV_counter\(27),
	dataf => \Sc|ALT_INV_counter\(25),
	combout => \Sc|Equal0~2_combout\);

-- Location: MLABCELL_X84_Y11_N3
\Sc|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Equal0~0_combout\ = ( !\Sc|counter\(7) & ( \Sc|counter\(1) & ( (\Sc|counter\(2) & (\Sc|counter\(5) & (\Sc|counter\(3) & \Sc|counter\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Sc|ALT_INV_counter\(2),
	datab => \Sc|ALT_INV_counter\(5),
	datac => \Sc|ALT_INV_counter\(3),
	datad => \Sc|ALT_INV_counter\(6),
	datae => \Sc|ALT_INV_counter\(7),
	dataf => \Sc|ALT_INV_counter\(1),
	combout => \Sc|Equal0~0_combout\);

-- Location: LABCELL_X83_Y10_N36
\Sc|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Sc|Equal0~5_combout\ = ( \Sc|Equal0~2_combout\ & ( \Sc|Equal0~0_combout\ & ( (\Sc|Equal0~3_combout\ & (!\Sc|counter\(30) & (\Sc|Equal0~4_combout\ & \Sc|Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Sc|ALT_INV_Equal0~3_combout\,
	datab => \Sc|ALT_INV_counter\(30),
	datac => \Sc|ALT_INV_Equal0~4_combout\,
	datad => \Sc|ALT_INV_Equal0~1_combout\,
	datae => \Sc|ALT_INV_Equal0~2_combout\,
	dataf => \Sc|ALT_INV_Equal0~0_combout\,
	combout => \Sc|Equal0~5_combout\);

-- Location: FF_X83_Y10_N38
\Sc|pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Sc|Equal0~5_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Sc|pulse~q\);

-- Location: LABCELL_X88_Y9_N12
\Mc|counter[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mc|counter[4]~1_combout\ = ( \FSMClk|update~combout\ ) # ( !\FSMClk|update~combout\ & ( (!\KEY[0]~input_o\) # (\Sc|pulse~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Sc|ALT_INV_pulse~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \FSMClk|ALT_INV_update~combout\,
	combout => \Mc|counter[4]~1_combout\);

-- Location: FF_X88_Y8_N32
\Mc|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \Mc|counter~0_combout\,
	sload => VCC,
	ena => \Mc|counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mc|counter\(0));

-- Location: LABCELL_X88_Y9_N27
\Mc|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mc|Add0~0_combout\ = ( \Mc|counter\(1) & ( !\Mc|counter\(3) $ (((!\Mc|counter\(2)) # (!\Mc|counter\(0)))) ) ) # ( !\Mc|counter\(1) & ( \Mc|counter\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111010110100000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mc|ALT_INV_counter\(2),
	datac => \Mc|ALT_INV_counter\(3),
	datad => \Mc|ALT_INV_counter\(0),
	dataf => \Mc|ALT_INV_counter\(1),
	combout => \Mc|Add0~0_combout\);

-- Location: LABCELL_X88_Y9_N0
\setT|outSeconds~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outSeconds~2_combout\ = ( \Mc|counter\(1) & ( (!\setT|outSeconds\(1) $ (!\setT|outSeconds\(0))) # (\KEY[1]~input_o\) ) ) # ( !\Mc|counter\(1) & ( (!\KEY[1]~input_o\ & (!\setT|outSeconds\(1) $ (!\setT|outSeconds\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000000001100001100000000111111110011110011111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \setT|ALT_INV_outSeconds\(1),
	datac => \ALT_INV_KEY[1]~input_o\,
	datad => \setT|ALT_INV_outSeconds\(0),
	dataf => \Mc|ALT_INV_counter\(1),
	combout => \setT|outSeconds~2_combout\);

-- Location: FF_X88_Y8_N56
\setT|outSeconds[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outSeconds~2_combout\,
	sload => VCC,
	ena => \setT|outSeconds[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outSeconds\(1));

-- Location: LABCELL_X88_Y8_N0
\setT|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|Add0~0_combout\ = (\setT|outSeconds\(1) & \setT|outSeconds\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \setT|ALT_INV_outSeconds\(1),
	datad => \setT|ALT_INV_outSeconds\(0),
	combout => \setT|Add0~0_combout\);

-- Location: LABCELL_X88_Y8_N42
\setT|outSeconds~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outSeconds~8_combout\ = ( \Mc|counter\(5) & ( (!\KEY[1]~input_o\ & (\setT|outSeconds\(4) & \setT|outSeconds\(3))) ) ) # ( !\Mc|counter\(5) & ( ((\setT|outSeconds\(4) & \setT|outSeconds\(3))) # (\KEY[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011100000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => \setT|ALT_INV_outSeconds\(4),
	datac => \setT|ALT_INV_outSeconds\(3),
	dataf => \Mc|ALT_INV_counter\(5),
	combout => \setT|outSeconds~8_combout\);

-- Location: LABCELL_X88_Y8_N6
\setT|outSeconds~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outSeconds~6_combout\ = ( \setT|outSeconds\(1) & ( \setT|outSeconds~8_combout\ & ( (!\KEY[1]~input_o\ & ((!\setT|outSeconds\(5) & (\setT|outSeconds\(2) & \setT|outSeconds\(0))) # (\setT|outSeconds\(5) & ((!\setT|outSeconds\(0)))))) ) ) ) # ( 
-- !\setT|outSeconds\(1) & ( \setT|outSeconds~8_combout\ & ( (!\KEY[1]~input_o\ & \setT|outSeconds\(5)) ) ) ) # ( \setT|outSeconds\(1) & ( !\setT|outSeconds~8_combout\ & ( (\setT|outSeconds\(5)) # (\KEY[1]~input_o\) ) ) ) # ( !\setT|outSeconds\(1) & ( 
-- !\setT|outSeconds~8_combout\ & ( (\setT|outSeconds\(5)) # (\KEY[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001010000010100000101000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => \setT|ALT_INV_outSeconds\(2),
	datac => \setT|ALT_INV_outSeconds\(5),
	datad => \setT|ALT_INV_outSeconds\(0),
	datae => \setT|ALT_INV_outSeconds\(1),
	dataf => \setT|ALT_INV_outSeconds~8_combout\,
	combout => \setT|outSeconds~6_combout\);

-- Location: FF_X88_Y8_N5
\setT|outSeconds[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outSeconds~6_combout\,
	sload => VCC,
	ena => \setT|outSeconds[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outSeconds\(5));

-- Location: LABCELL_X88_Y8_N3
\Mc|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mc|Add0~2_combout\ = ( \Mc|counter\(1) & ( !\Mc|counter\(4) $ (((!\Mc|counter\(3)) # ((!\Mc|counter\(0)) # (!\Mc|counter\(2))))) ) ) # ( !\Mc|counter\(1) & ( \Mc|counter\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101100101010101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mc|ALT_INV_counter\(4),
	datab => \Mc|ALT_INV_counter\(3),
	datac => \Mc|ALT_INV_counter\(0),
	datad => \Mc|ALT_INV_counter\(2),
	dataf => \Mc|ALT_INV_counter\(1),
	combout => \Mc|Add0~2_combout\);

-- Location: LABCELL_X88_Y9_N45
\Mc|counter~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mc|counter~5_combout\ = ( \setT|outSeconds\(4) & ( ((!\Mc|pulse~0_combout\ & (\KEY[0]~input_o\ & \Mc|Add0~2_combout\))) # (\FSMClk|update~combout\) ) ) # ( !\setT|outSeconds\(4) & ( (!\Mc|pulse~0_combout\ & (\KEY[0]~input_o\ & (\Mc|Add0~2_combout\ & 
-- !\FSMClk|update~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mc|ALT_INV_pulse~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \Mc|ALT_INV_Add0~2_combout\,
	datad => \FSMClk|ALT_INV_update~combout\,
	dataf => \setT|ALT_INV_outSeconds\(4),
	combout => \Mc|counter~5_combout\);

-- Location: FF_X88_Y9_N47
\Mc|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Mc|counter~5_combout\,
	ena => \Mc|counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mc|counter\(4));

-- Location: LABCELL_X88_Y8_N48
\setT|outSeconds~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outSeconds~9_combout\ = ( \Mc|counter\(4) & ( ((!\setT|outSeconds\(4) & ((\setT|outSeconds\(2)))) # (\setT|outSeconds\(4) & (!\setT|outSeconds\(5) & !\setT|outSeconds\(2)))) # (\KEY[1]~input_o\) ) ) # ( !\Mc|counter\(4) & ( (!\KEY[1]~input_o\ & 
-- ((!\setT|outSeconds\(4) & ((\setT|outSeconds\(2)))) # (\setT|outSeconds\(4) & (!\setT|outSeconds\(5) & !\setT|outSeconds\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010001000001000001000100001110101110111010111010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => \setT|ALT_INV_outSeconds\(4),
	datac => \setT|ALT_INV_outSeconds\(5),
	datad => \setT|ALT_INV_outSeconds\(2),
	dataf => \Mc|ALT_INV_counter\(4),
	combout => \setT|outSeconds~9_combout\);

-- Location: LABCELL_X88_Y8_N27
\setT|outSeconds~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outSeconds~7_combout\ = ( \setT|outSeconds\(3) & ( \setT|outSeconds~9_combout\ & ( (((\setT|outSeconds\(1) & \setT|outSeconds\(0))) # (\KEY[1]~input_o\)) # (\setT|outSeconds\(4)) ) ) ) # ( !\setT|outSeconds\(3) & ( \setT|outSeconds~9_combout\ & ( 
-- (\KEY[1]~input_o\) # (\setT|outSeconds\(4)) ) ) ) # ( \setT|outSeconds\(3) & ( !\setT|outSeconds~9_combout\ & ( (\setT|outSeconds\(4) & (!\KEY[1]~input_o\ & ((!\setT|outSeconds\(1)) # (!\setT|outSeconds\(0))))) ) ) ) # ( !\setT|outSeconds\(3) & ( 
-- !\setT|outSeconds~9_combout\ & ( (\setT|outSeconds\(4) & !\KEY[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011100000000000001111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \setT|ALT_INV_outSeconds\(1),
	datab => \setT|ALT_INV_outSeconds\(0),
	datac => \setT|ALT_INV_outSeconds\(4),
	datad => \ALT_INV_KEY[1]~input_o\,
	datae => \setT|ALT_INV_outSeconds\(3),
	dataf => \setT|ALT_INV_outSeconds~9_combout\,
	combout => \setT|outSeconds~7_combout\);

-- Location: FF_X88_Y8_N41
\setT|outSeconds[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outSeconds~7_combout\,
	sload => VCC,
	ena => \setT|outSeconds[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outSeconds\(4));

-- Location: LABCELL_X88_Y8_N15
\setT|outSeconds[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outSeconds[2]~3_combout\ = ( \setT|outSeconds\(3) & ( (!\KEY[1]~input_o\ & (!\setT|outSeconds\(2) & (\setT|outSeconds\(4) & \setT|outSeconds\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => \setT|ALT_INV_outSeconds\(2),
	datac => \setT|ALT_INV_outSeconds\(4),
	datad => \setT|ALT_INV_outSeconds\(5),
	dataf => \setT|ALT_INV_outSeconds\(3),
	combout => \setT|outSeconds[2]~3_combout\);

-- Location: LABCELL_X88_Y8_N12
\setT|outSeconds~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outSeconds~4_combout\ = ( \Mc|counter\(2) & ( (!\setT|Add0~0_combout\ & (((\setT|outSeconds\(2))) # (\KEY[1]~input_o\))) # (\setT|Add0~0_combout\ & (!\setT|outSeconds[2]~3_combout\ & ((!\setT|outSeconds\(2)) # (\KEY[1]~input_o\)))) ) ) # ( 
-- !\Mc|counter\(2) & ( (!\KEY[1]~input_o\ & ((!\setT|outSeconds\(2) & (\setT|Add0~0_combout\ & !\setT|outSeconds[2]~3_combout\)) # (\setT|outSeconds\(2) & (!\setT|Add0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000100000001010000010000001111101011100000111110101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => \setT|ALT_INV_outSeconds\(2),
	datac => \setT|ALT_INV_Add0~0_combout\,
	datad => \setT|ALT_INV_outSeconds[2]~3_combout\,
	dataf => \Mc|ALT_INV_counter\(2),
	combout => \setT|outSeconds~4_combout\);

-- Location: FF_X88_Y8_N14
\setT|outSeconds[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	d => \setT|outSeconds~4_combout\,
	ena => \setT|outSeconds[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outSeconds\(2));

-- Location: LABCELL_X88_Y8_N36
\setT|outSeconds~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outSeconds~5_combout\ = ( \setT|Add0~0_combout\ & ( \Mc|counter\(3) & ( (!\setT|outSeconds[2]~3_combout\ & ((!\setT|outSeconds\(2) $ (!\setT|outSeconds\(3))) # (\KEY[1]~input_o\))) ) ) ) # ( !\setT|Add0~0_combout\ & ( \Mc|counter\(3) & ( 
-- (\setT|outSeconds\(3)) # (\KEY[1]~input_o\) ) ) ) # ( \setT|Add0~0_combout\ & ( !\Mc|counter\(3) & ( (!\KEY[1]~input_o\ & (!\setT|outSeconds[2]~3_combout\ & (!\setT|outSeconds\(2) $ (!\setT|outSeconds\(3))))) ) ) ) # ( !\setT|Add0~0_combout\ & ( 
-- !\Mc|counter\(3) & ( (!\KEY[1]~input_o\ & \setT|outSeconds\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001010000000000001011111010111110111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => \setT|ALT_INV_outSeconds\(2),
	datac => \setT|ALT_INV_outSeconds\(3),
	datad => \setT|ALT_INV_outSeconds[2]~3_combout\,
	datae => \setT|ALT_INV_Add0~0_combout\,
	dataf => \Mc|ALT_INV_counter\(3),
	combout => \setT|outSeconds~5_combout\);

-- Location: FF_X88_Y8_N26
\setT|outSeconds[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outSeconds~5_combout\,
	sload => VCC,
	ena => \setT|outSeconds[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outSeconds\(3));

-- Location: LABCELL_X88_Y9_N42
\Mc|counter~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mc|counter~3_combout\ = ( \setT|outSeconds\(3) & ( ((!\Mc|pulse~0_combout\ & (\KEY[0]~input_o\ & \Mc|Add0~0_combout\))) # (\FSMClk|update~combout\) ) ) # ( !\setT|outSeconds\(3) & ( (!\Mc|pulse~0_combout\ & (\KEY[0]~input_o\ & (!\FSMClk|update~combout\ & 
-- \Mc|Add0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000001111001011110000111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mc|ALT_INV_pulse~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \FSMClk|ALT_INV_update~combout\,
	datad => \Mc|ALT_INV_Add0~0_combout\,
	dataf => \setT|ALT_INV_outSeconds\(3),
	combout => \Mc|counter~3_combout\);

-- Location: FF_X88_Y9_N44
\Mc|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Mc|counter~3_combout\,
	ena => \Mc|counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mc|counter\(3));

-- Location: LABCELL_X88_Y9_N48
\Mc|pulse~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mc|pulse~0_combout\ = ( \Mc|counter\(4) & ( !\Mc|counter\(2) & ( (\Mc|counter\(0) & (\Mc|counter\(1) & (\Mc|counter\(5) & \Mc|counter\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mc|ALT_INV_counter\(0),
	datab => \Mc|ALT_INV_counter\(1),
	datac => \Mc|ALT_INV_counter\(5),
	datad => \Mc|ALT_INV_counter\(3),
	datae => \Mc|ALT_INV_counter\(4),
	dataf => \Mc|ALT_INV_counter\(2),
	combout => \Mc|pulse~0_combout\);

-- Location: LABCELL_X88_Y9_N6
\Mc|counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mc|counter~2_combout\ = ( \Mc|counter\(1) & ( \setT|outSeconds\(1) & ( ((\KEY[0]~input_o\ & (!\Mc|counter\(0) & !\Mc|pulse~0_combout\))) # (\FSMClk|update~combout\) ) ) ) # ( !\Mc|counter\(1) & ( \setT|outSeconds\(1) & ( ((\KEY[0]~input_o\ & 
-- (\Mc|counter\(0) & !\Mc|pulse~0_combout\))) # (\FSMClk|update~combout\) ) ) ) # ( \Mc|counter\(1) & ( !\setT|outSeconds\(1) & ( (!\FSMClk|update~combout\ & (\KEY[0]~input_o\ & (!\Mc|counter\(0) & !\Mc|pulse~0_combout\))) ) ) ) # ( !\Mc|counter\(1) & ( 
-- !\setT|outSeconds\(1) & ( (!\FSMClk|update~combout\ & (\KEY[0]~input_o\ & (\Mc|counter\(0) & !\Mc|pulse~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000001000000000000001010111010101010111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_update~combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \Mc|ALT_INV_counter\(0),
	datad => \Mc|ALT_INV_pulse~0_combout\,
	datae => \Mc|ALT_INV_counter\(1),
	dataf => \setT|ALT_INV_outSeconds\(1),
	combout => \Mc|counter~2_combout\);

-- Location: FF_X88_Y9_N8
\Mc|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Mc|counter~2_combout\,
	ena => \Mc|counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mc|counter\(1));

-- Location: LABCELL_X88_Y9_N18
\Mc|counter~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mc|counter~7_combout\ = ( !\FSMClk|update~combout\ & ( (\KEY[0]~input_o\ & (!\Mc|pulse~0_combout\ & (!\Mc|counter\(2) $ (((!\Mc|counter\(1)) # (!\Mc|counter\(0))))))) ) ) # ( \FSMClk|update~combout\ & ( (((\setT|outSeconds\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000110000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mc|ALT_INV_counter\(2),
	datab => \Mc|ALT_INV_counter\(1),
	datac => \setT|ALT_INV_outSeconds\(2),
	datad => \Mc|ALT_INV_counter\(0),
	datae => \FSMClk|ALT_INV_update~combout\,
	dataf => \Mc|ALT_INV_pulse~0_combout\,
	datag => \ALT_INV_KEY[0]~input_o\,
	combout => \Mc|counter~7_combout\);

-- Location: FF_X88_Y9_N20
\Mc|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Mc|counter~7_combout\,
	ena => \Mc|counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mc|counter\(2));

-- Location: LABCELL_X88_Y9_N57
\Mc|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mc|Add0~1_combout\ = ( \Mc|counter\(1) & ( (\Mc|counter\(2) & (\Mc|counter\(3) & (\Mc|counter\(4) & \Mc|counter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mc|ALT_INV_counter\(2),
	datab => \Mc|ALT_INV_counter\(3),
	datac => \Mc|ALT_INV_counter\(4),
	datad => \Mc|ALT_INV_counter\(0),
	dataf => \Mc|ALT_INV_counter\(1),
	combout => \Mc|Add0~1_combout\);

-- Location: LABCELL_X88_Y8_N18
\Mc|counter~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mc|counter~4_combout\ = ( \Mc|counter\(5) & ( \setT|outSeconds\(5) & ( ((!\Mc|Add0~1_combout\ & (\KEY[0]~input_o\ & !\Mc|pulse~0_combout\))) # (\FSMClk|update~combout\) ) ) ) # ( !\Mc|counter\(5) & ( \setT|outSeconds\(5) & ( ((\Mc|Add0~1_combout\ & 
-- (\KEY[0]~input_o\ & !\Mc|pulse~0_combout\))) # (\FSMClk|update~combout\) ) ) ) # ( \Mc|counter\(5) & ( !\setT|outSeconds\(5) & ( (!\FSMClk|update~combout\ & (!\Mc|Add0~1_combout\ & (\KEY[0]~input_o\ & !\Mc|pulse~0_combout\))) ) ) ) # ( !\Mc|counter\(5) & 
-- ( !\setT|outSeconds\(5) & ( (!\FSMClk|update~combout\ & (\Mc|Add0~1_combout\ & (\KEY[0]~input_o\ & !\Mc|pulse~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000010000000000001010111010101010101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_update~combout\,
	datab => \Mc|ALT_INV_Add0~1_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \Mc|ALT_INV_pulse~0_combout\,
	datae => \Mc|ALT_INV_counter\(5),
	dataf => \setT|ALT_INV_outSeconds\(5),
	combout => \Mc|counter~4_combout\);

-- Location: FF_X88_Y8_N20
\Mc|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Mc|counter~4_combout\,
	ena => \Mc|counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mc|counter\(5));

-- Location: LABCELL_X88_Y9_N54
\dT|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dT|always0~0_combout\ = ( !\Mc|counter\(4) & ( (!\Mc|counter\(2) & (!\Mc|counter\(3) & (!\Mc|counter\(0) & !\Mc|counter\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mc|ALT_INV_counter\(2),
	datab => \Mc|ALT_INV_counter\(3),
	datac => \Mc|ALT_INV_counter\(0),
	datad => \Mc|ALT_INV_counter\(1),
	dataf => \Mc|ALT_INV_counter\(4),
	combout => \dT|always0~0_combout\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: MLABCELL_X87_Y8_N39
\setT|outMinutes~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outMinutes~0_combout\ = ( \Hc|counter\(0) & ( (!\setT|outMinutes\(0)) # (\KEY[2]~input_o\) ) ) # ( !\Hc|counter\(0) & ( (!\KEY[2]~input_o\ & !\setT|outMinutes\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[2]~input_o\,
	datac => \setT|ALT_INV_outMinutes\(0),
	dataf => \Hc|ALT_INV_counter\(0),
	combout => \setT|outMinutes~0_combout\);

-- Location: MLABCELL_X87_Y8_N54
\setT|outMinutes[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outMinutes[2]~1_combout\ = ( \FSMClk|setInitVal~combout\ ) # ( !\FSMClk|setInitVal~combout\ & ( !\KEY[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[2]~input_o\,
	dataf => \FSMClk|ALT_INV_setInitVal~combout\,
	combout => \setT|outMinutes[2]~1_combout\);

-- Location: FF_X87_Y8_N44
\setT|outMinutes[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outMinutes~0_combout\,
	sload => VCC,
	ena => \setT|outMinutes[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outMinutes\(0));

-- Location: LABCELL_X85_Y8_N3
\Hc|counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hc|counter~0_combout\ = ( \setT|outMinutes\(0) & ( ((\KEY[0]~input_o\ & !\Hc|counter\(0))) # (\FSMClk|update~combout\) ) ) # ( !\setT|outMinutes\(0) & ( (\KEY[0]~input_o\ & (!\FSMClk|update~combout\ & !\Hc|counter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000111111000011110011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \FSMClk|ALT_INV_update~combout\,
	datad => \Hc|ALT_INV_counter\(0),
	dataf => \setT|ALT_INV_outMinutes\(0),
	combout => \Hc|counter~0_combout\);

-- Location: LABCELL_X88_Y9_N15
\Mc|pulse~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mc|pulse~1_combout\ = ( \Mc|pulse~0_combout\ & ( \Sc|pulse~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Sc|ALT_INV_pulse~q\,
	dataf => \Mc|ALT_INV_pulse~0_combout\,
	combout => \Mc|pulse~1_combout\);

-- Location: LABCELL_X88_Y10_N24
\Mc|counter[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mc|counter[4]~6_combout\ = ( !\FSMClk|update~combout\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \FSMClk|ALT_INV_update~combout\,
	combout => \Mc|counter[4]~6_combout\);

-- Location: FF_X88_Y9_N17
\Mc|pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Mc|pulse~1_combout\,
	ena => \Mc|counter[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mc|pulse~q\);

-- Location: LABCELL_X88_Y8_N51
\Hc|counter[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hc|counter[2]~1_combout\ = ( \FSMClk|update~combout\ ) # ( !\FSMClk|update~combout\ & ( (!\KEY[0]~input_o\) # (\Mc|pulse~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Mc|ALT_INV_pulse~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \FSMClk|ALT_INV_update~combout\,
	combout => \Hc|counter[2]~1_combout\);

-- Location: FF_X87_Y8_N26
\Hc|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \Hc|counter~0_combout\,
	sload => VCC,
	ena => \Hc|counter[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hc|counter\(0));

-- Location: LABCELL_X85_Y8_N0
\setT|outMinutes~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outMinutes~2_combout\ = ( \Hc|counter\(1) & ( (!\setT|outMinutes\(1) $ (!\setT|outMinutes\(0))) # (\KEY[2]~input_o\) ) ) # ( !\Hc|counter\(1) & ( (!\KEY[2]~input_o\ & (!\setT|outMinutes\(1) $ (!\setT|outMinutes\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000000010101010000001011111111101010101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[2]~input_o\,
	datac => \setT|ALT_INV_outMinutes\(1),
	datad => \setT|ALT_INV_outMinutes\(0),
	dataf => \Hc|ALT_INV_counter\(1),
	combout => \setT|outMinutes~2_combout\);

-- Location: FF_X87_Y8_N17
\setT|outMinutes[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outMinutes~2_combout\,
	sload => VCC,
	ena => \setT|outMinutes[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outMinutes\(1));

-- Location: LABCELL_X85_Y8_N42
\Hc|counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hc|counter~2_combout\ = ( \Hc|counter\(1) & ( \setT|outMinutes\(1) & ( ((!\Hc|counter\(0) & (\KEY[0]~input_o\ & !\Hc|pulse~0_combout\))) # (\FSMClk|update~combout\) ) ) ) # ( !\Hc|counter\(1) & ( \setT|outMinutes\(1) & ( ((\Hc|counter\(0) & 
-- (\KEY[0]~input_o\ & !\Hc|pulse~0_combout\))) # (\FSMClk|update~combout\) ) ) ) # ( \Hc|counter\(1) & ( !\setT|outMinutes\(1) & ( (!\Hc|counter\(0) & (\KEY[0]~input_o\ & (!\FSMClk|update~combout\ & !\Hc|pulse~0_combout\))) ) ) ) # ( !\Hc|counter\(1) & ( 
-- !\setT|outMinutes\(1) & ( (\Hc|counter\(0) & (\KEY[0]~input_o\ & (!\FSMClk|update~combout\ & !\Hc|pulse~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000001000000000000000011111000011110010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Hc|ALT_INV_counter\(0),
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \FSMClk|ALT_INV_update~combout\,
	datad => \Hc|ALT_INV_pulse~0_combout\,
	datae => \Hc|ALT_INV_counter\(1),
	dataf => \setT|ALT_INV_outMinutes\(1),
	combout => \Hc|counter~2_combout\);

-- Location: FF_X85_Y8_N44
\Hc|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Hc|counter~2_combout\,
	ena => \Hc|counter[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hc|counter\(1));

-- Location: MLABCELL_X87_Y8_N51
\setT|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|Add1~0_combout\ = ( \setT|outMinutes\(0) & ( \setT|outMinutes\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \setT|ALT_INV_outMinutes\(1),
	dataf => \setT|ALT_INV_outMinutes\(0),
	combout => \setT|Add1~0_combout\);

-- Location: MLABCELL_X87_Y8_N45
\setT|outMinutes~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outMinutes~5_combout\ = ( \Hc|counter\(3) & ( \setT|outMinutes[2]~3_combout\ & ( (!\setT|Add1~0_combout\ & ((\KEY[2]~input_o\) # (\setT|outMinutes\(3)))) ) ) ) # ( !\Hc|counter\(3) & ( \setT|outMinutes[2]~3_combout\ & ( (\setT|outMinutes\(3) & 
-- (!\KEY[2]~input_o\ & !\setT|Add1~0_combout\)) ) ) ) # ( \Hc|counter\(3) & ( !\setT|outMinutes[2]~3_combout\ & ( (!\setT|outMinutes\(3) $ (((!\setT|outMinutes\(2)) # (!\setT|Add1~0_combout\)))) # (\KEY[2]~input_o\) ) ) ) # ( !\Hc|counter\(3) & ( 
-- !\setT|outMinutes[2]~3_combout\ & ( (!\KEY[2]~input_o\ & (!\setT|outMinutes\(3) $ (((!\setT|outMinutes\(2)) # (!\setT|Add1~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001001000011101110111101101000100000000000111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \setT|ALT_INV_outMinutes\(3),
	datab => \ALT_INV_KEY[2]~input_o\,
	datac => \setT|ALT_INV_outMinutes\(2),
	datad => \setT|ALT_INV_Add1~0_combout\,
	datae => \Hc|ALT_INV_counter\(3),
	dataf => \setT|ALT_INV_outMinutes[2]~3_combout\,
	combout => \setT|outMinutes~5_combout\);

-- Location: FF_X87_Y8_N20
\setT|outMinutes[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outMinutes~5_combout\,
	sload => VCC,
	ena => \setT|outMinutes[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outMinutes\(3));

-- Location: MLABCELL_X87_Y8_N36
\setT|outMinutes~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outMinutes~8_combout\ = ( \Hc|counter\(5) & ( (!\KEY[2]~input_o\ & (\setT|outMinutes\(3) & \setT|outMinutes\(4))) ) ) # ( !\Hc|counter\(5) & ( ((\setT|outMinutes\(3) & \setT|outMinutes\(4))) # (\KEY[2]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[2]~input_o\,
	datac => \setT|ALT_INV_outMinutes\(3),
	datad => \setT|ALT_INV_outMinutes\(4),
	dataf => \Hc|ALT_INV_counter\(5),
	combout => \setT|outMinutes~8_combout\);

-- Location: MLABCELL_X87_Y8_N12
\setT|outMinutes~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outMinutes~6_combout\ = ( \setT|outMinutes~8_combout\ & ( \setT|outMinutes\(5) & ( (!\KEY[2]~input_o\ & ((!\setT|outMinutes\(1)) # (!\setT|outMinutes\(0)))) ) ) ) # ( !\setT|outMinutes~8_combout\ & ( \setT|outMinutes\(5) ) ) # ( 
-- \setT|outMinutes~8_combout\ & ( !\setT|outMinutes\(5) & ( (!\KEY[2]~input_o\ & (\setT|outMinutes\(1) & (\setT|outMinutes\(2) & \setT|outMinutes\(0)))) ) ) ) # ( !\setT|outMinutes~8_combout\ & ( !\setT|outMinutes\(5) & ( \KEY[2]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000001011111111111111111010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[2]~input_o\,
	datab => \setT|ALT_INV_outMinutes\(1),
	datac => \setT|ALT_INV_outMinutes\(2),
	datad => \setT|ALT_INV_outMinutes\(0),
	datae => \setT|ALT_INV_outMinutes~8_combout\,
	dataf => \setT|ALT_INV_outMinutes\(5),
	combout => \setT|outMinutes~6_combout\);

-- Location: FF_X87_Y8_N53
\setT|outMinutes[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outMinutes~6_combout\,
	sload => VCC,
	ena => \setT|outMinutes[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outMinutes\(5));

-- Location: MLABCELL_X87_Y8_N9
\setT|outMinutes~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outMinutes~9_combout\ = ( \Hc|counter\(4) & ( ((!\setT|outMinutes\(2) & (!\setT|outMinutes\(5) & \setT|outMinutes\(4))) # (\setT|outMinutes\(2) & ((!\setT|outMinutes\(4))))) # (\KEY[2]~input_o\) ) ) # ( !\Hc|counter\(4) & ( (!\KEY[2]~input_o\ & 
-- ((!\setT|outMinutes\(2) & (!\setT|outMinutes\(5) & \setT|outMinutes\(4))) # (\setT|outMinutes\(2) & ((!\setT|outMinutes\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010000000001000101000000001110111110101010111011111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[2]~input_o\,
	datab => \setT|ALT_INV_outMinutes\(2),
	datac => \setT|ALT_INV_outMinutes\(5),
	datad => \setT|ALT_INV_outMinutes\(4),
	dataf => \Hc|ALT_INV_counter\(4),
	combout => \setT|outMinutes~9_combout\);

-- Location: MLABCELL_X87_Y8_N27
\setT|outMinutes~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outMinutes~7_combout\ = ( \KEY[2]~input_o\ & ( \setT|outMinutes~9_combout\ ) ) # ( !\KEY[2]~input_o\ & ( \setT|outMinutes~9_combout\ & ( ((\setT|outMinutes\(3) & (\setT|outMinutes\(0) & \setT|outMinutes\(1)))) # (\setT|outMinutes\(4)) ) ) ) # ( 
-- !\KEY[2]~input_o\ & ( !\setT|outMinutes~9_combout\ & ( (\setT|outMinutes\(4) & ((!\setT|outMinutes\(3)) # ((!\setT|outMinutes\(0)) # (!\setT|outMinutes\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000000000000000000001111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \setT|ALT_INV_outMinutes\(3),
	datab => \setT|ALT_INV_outMinutes\(0),
	datac => \setT|ALT_INV_outMinutes\(1),
	datad => \setT|ALT_INV_outMinutes\(4),
	datae => \ALT_INV_KEY[2]~input_o\,
	dataf => \setT|ALT_INV_outMinutes~9_combout\,
	combout => \setT|outMinutes~7_combout\);

-- Location: FF_X87_Y8_N38
\setT|outMinutes[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outMinutes~7_combout\,
	sload => VCC,
	ena => \setT|outMinutes[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outMinutes\(4));

-- Location: MLABCELL_X87_Y8_N48
\setT|outMinutes[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outMinutes[2]~3_combout\ = ( \setT|outMinutes\(5) & ( (!\KEY[2]~input_o\ & (!\setT|outMinutes\(2) & (\setT|outMinutes\(3) & \setT|outMinutes\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[2]~input_o\,
	datab => \setT|ALT_INV_outMinutes\(2),
	datac => \setT|ALT_INV_outMinutes\(3),
	datad => \setT|ALT_INV_outMinutes\(4),
	dataf => \setT|ALT_INV_outMinutes\(5),
	combout => \setT|outMinutes[2]~3_combout\);

-- Location: MLABCELL_X87_Y8_N6
\setT|outMinutes~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outMinutes~4_combout\ = ( \setT|outMinutes[2]~3_combout\ & ( (!\setT|Add1~0_combout\ & ((!\KEY[2]~input_o\ & (\setT|outMinutes\(2))) # (\KEY[2]~input_o\ & ((\Hc|counter\(2)))))) ) ) # ( !\setT|outMinutes[2]~3_combout\ & ( (!\KEY[2]~input_o\ & 
-- (!\setT|outMinutes\(2) $ ((!\setT|Add1~0_combout\)))) # (\KEY[2]~input_o\ & (((\Hc|counter\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100001111101001010000111110100100000011100000010000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[2]~input_o\,
	datab => \setT|ALT_INV_outMinutes\(2),
	datac => \setT|ALT_INV_Add1~0_combout\,
	datad => \Hc|ALT_INV_counter\(2),
	dataf => \setT|ALT_INV_outMinutes[2]~3_combout\,
	combout => \setT|outMinutes~4_combout\);

-- Location: FF_X87_Y8_N8
\setT|outMinutes[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	d => \setT|outMinutes~4_combout\,
	ena => \setT|outMinutes[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outMinutes\(2));

-- Location: MLABCELL_X87_Y8_N0
\Hc|counter~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hc|counter~6_combout\ = ( !\FSMClk|update~combout\ & ( (!\Hc|pulse~0_combout\ & (\KEY[0]~input_o\ & (!\Hc|counter\(2) $ (((!\Hc|counter\(1)) # (!\Hc|counter\(0))))))) ) ) # ( \FSMClk|update~combout\ & ( (((\setT|outMinutes\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000011110000111100000100000010000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Hc|ALT_INV_counter\(2),
	datab => \Hc|ALT_INV_pulse~0_combout\,
	datac => \setT|ALT_INV_outMinutes\(2),
	datad => \Hc|ALT_INV_counter\(1),
	datae => \FSMClk|ALT_INV_update~combout\,
	dataf => \Hc|ALT_INV_counter\(0),
	datag => \ALT_INV_KEY[0]~input_o\,
	combout => \Hc|counter~6_combout\);

-- Location: FF_X87_Y8_N2
\Hc|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Hc|counter~6_combout\,
	ena => \Hc|counter[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hc|counter\(2));

-- Location: LABCELL_X85_Y8_N21
\Hc|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hc|Add0~0_combout\ = ( \Hc|counter\(3) & ( (!\Hc|counter\(1)) # ((!\Hc|counter\(0)) # (!\Hc|counter\(2))) ) ) # ( !\Hc|counter\(3) & ( (\Hc|counter\(1) & (\Hc|counter\(0) & \Hc|counter\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111111111110101111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Hc|ALT_INV_counter\(1),
	datac => \Hc|ALT_INV_counter\(0),
	datad => \Hc|ALT_INV_counter\(2),
	dataf => \Hc|ALT_INV_counter\(3),
	combout => \Hc|Add0~0_combout\);

-- Location: MLABCELL_X87_Y8_N57
\Hc|counter~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hc|counter~3_combout\ = ( \setT|outMinutes\(3) & ( ((!\Hc|pulse~0_combout\ & (\Hc|Add0~0_combout\ & \KEY[0]~input_o\))) # (\FSMClk|update~combout\) ) ) # ( !\setT|outMinutes\(3) & ( (!\Hc|pulse~0_combout\ & (\Hc|Add0~0_combout\ & (\KEY[0]~input_o\ & 
-- !\FSMClk|update~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010111111110000001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Hc|ALT_INV_pulse~0_combout\,
	datab => \Hc|ALT_INV_Add0~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \FSMClk|ALT_INV_update~combout\,
	dataf => \setT|ALT_INV_outMinutes\(3),
	combout => \Hc|counter~3_combout\);

-- Location: FF_X87_Y8_N59
\Hc|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Hc|counter~3_combout\,
	ena => \Hc|counter[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hc|counter\(3));

-- Location: LABCELL_X85_Y8_N6
\Hc|pulse~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hc|pulse~0_combout\ = ( \Hc|counter\(5) & ( \Hc|counter\(1) & ( (\Hc|counter\(4) & (\Hc|counter\(0) & (\Hc|counter\(3) & !\Hc|counter\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Hc|ALT_INV_counter\(4),
	datab => \Hc|ALT_INV_counter\(0),
	datac => \Hc|ALT_INV_counter\(3),
	datad => \Hc|ALT_INV_counter\(2),
	datae => \Hc|ALT_INV_counter\(5),
	dataf => \Hc|ALT_INV_counter\(1),
	combout => \Hc|pulse~0_combout\);

-- Location: LABCELL_X85_Y8_N18
\Hc|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hc|Add0~2_combout\ = ( \Hc|counter\(4) & ( (!\Hc|counter\(1)) # ((!\Hc|counter\(0)) # ((!\Hc|counter\(3)) # (!\Hc|counter\(2)))) ) ) # ( !\Hc|counter\(4) & ( (\Hc|counter\(1) & (\Hc|counter\(0) & (\Hc|counter\(3) & \Hc|counter\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000111111111111111101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Hc|ALT_INV_counter\(1),
	datab => \Hc|ALT_INV_counter\(0),
	datac => \Hc|ALT_INV_counter\(3),
	datad => \Hc|ALT_INV_counter\(2),
	dataf => \Hc|ALT_INV_counter\(4),
	combout => \Hc|Add0~2_combout\);

-- Location: LABCELL_X88_Y8_N54
\Hc|counter~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hc|counter~5_combout\ = ( \setT|outMinutes\(4) & ( ((!\Hc|pulse~0_combout\ & (\Hc|Add0~2_combout\ & \KEY[0]~input_o\))) # (\FSMClk|update~combout\) ) ) # ( !\setT|outMinutes\(4) & ( (!\Hc|pulse~0_combout\ & (\Hc|Add0~2_combout\ & 
-- (!\FSMClk|update~combout\ & \KEY[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000001111001011110000111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Hc|ALT_INV_pulse~0_combout\,
	datab => \Hc|ALT_INV_Add0~2_combout\,
	datac => \FSMClk|ALT_INV_update~combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \setT|ALT_INV_outMinutes\(4),
	combout => \Hc|counter~5_combout\);

-- Location: FF_X87_Y8_N35
\Hc|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \Hc|counter~5_combout\,
	sload => VCC,
	ena => \Hc|counter[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hc|counter\(4));

-- Location: LABCELL_X85_Y8_N39
\Hc|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hc|Add0~1_combout\ = ( \Hc|counter\(3) & ( (\Hc|counter\(4) & (\Hc|counter\(0) & (\Hc|counter\(1) & \Hc|counter\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Hc|ALT_INV_counter\(4),
	datab => \Hc|ALT_INV_counter\(0),
	datac => \Hc|ALT_INV_counter\(1),
	datad => \Hc|ALT_INV_counter\(2),
	dataf => \Hc|ALT_INV_counter\(3),
	combout => \Hc|Add0~1_combout\);

-- Location: MLABCELL_X87_Y8_N30
\Hc|counter~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hc|counter~4_combout\ = ( \Hc|counter\(5) & ( \setT|outMinutes\(5) & ( ((!\Hc|Add0~1_combout\ & (!\Hc|pulse~0_combout\ & \KEY[0]~input_o\))) # (\FSMClk|update~combout\) ) ) ) # ( !\Hc|counter\(5) & ( \setT|outMinutes\(5) & ( ((\Hc|Add0~1_combout\ & 
-- (!\Hc|pulse~0_combout\ & \KEY[0]~input_o\))) # (\FSMClk|update~combout\) ) ) ) # ( \Hc|counter\(5) & ( !\setT|outMinutes\(5) & ( (!\Hc|Add0~1_combout\ & (!\FSMClk|update~combout\ & (!\Hc|pulse~0_combout\ & \KEY[0]~input_o\))) ) ) ) # ( !\Hc|counter\(5) & 
-- ( !\setT|outMinutes\(5) & ( (\Hc|Add0~1_combout\ & (!\FSMClk|update~combout\ & (!\Hc|pulse~0_combout\ & \KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000001000000000110011011100110011001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Hc|ALT_INV_Add0~1_combout\,
	datab => \FSMClk|ALT_INV_update~combout\,
	datac => \Hc|ALT_INV_pulse~0_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \Hc|ALT_INV_counter\(5),
	dataf => \setT|ALT_INV_outMinutes\(5),
	combout => \Hc|counter~4_combout\);

-- Location: FF_X87_Y8_N32
\Hc|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Hc|counter~4_combout\,
	ena => \Hc|counter[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hc|counter\(5));

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LABCELL_X88_Y10_N57
\setT|outHours~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outHours~0_combout\ = ( \H|hours\(0) & ( (!\setT|outHours\(0)) # (\KEY[3]~input_o\) ) ) # ( !\H|hours\(0) & ( (!\KEY[3]~input_o\ & !\setT|outHours\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datad => \setT|ALT_INV_outHours\(0),
	dataf => \H|ALT_INV_hours\(0),
	combout => \setT|outHours~0_combout\);

-- Location: LABCELL_X88_Y10_N21
\setT|outHours[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outHours[3]~1_combout\ = ( \FSMClk|setInitVal~combout\ ) # ( !\FSMClk|setInitVal~combout\ & ( !\KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[3]~input_o\,
	dataf => \FSMClk|ALT_INV_setInitVal~combout\,
	combout => \setT|outHours[3]~1_combout\);

-- Location: FF_X88_Y10_N26
\setT|outHours[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outHours~0_combout\,
	sload => VCC,
	ena => \setT|outHours[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outHours\(0));

-- Location: LABCELL_X88_Y10_N30
\H|hours~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \H|hours~0_combout\ = ( \setT|outHours\(0) & ( ((!\H|hours\(0) & \KEY[0]~input_o\)) # (\FSMClk|update~combout\) ) ) # ( !\setT|outHours\(0) & ( (!\H|hours\(0) & (!\FSMClk|update~combout\ & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001111110011110000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \H|ALT_INV_hours\(0),
	datac => \FSMClk|ALT_INV_update~combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \setT|ALT_INV_outHours\(0),
	combout => \H|hours~0_combout\);

-- Location: LABCELL_X88_Y9_N24
\Hc|pulse~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hc|pulse~1_combout\ = ( \Hc|pulse~0_combout\ & ( \Mc|pulse~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mc|ALT_INV_pulse~q\,
	dataf => \Hc|ALT_INV_pulse~0_combout\,
	combout => \Hc|pulse~1_combout\);

-- Location: FF_X88_Y9_N26
\Hc|pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Hc|pulse~1_combout\,
	ena => \Mc|counter[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hc|pulse~q\);

-- Location: MLABCELL_X87_Y9_N57
\H|hours[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \H|hours[0]~1_combout\ = ( \FSMClk|update~combout\ ) # ( !\FSMClk|update~combout\ & ( (!\KEY[0]~input_o\) # (\Hc|pulse~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \Hc|ALT_INV_pulse~q\,
	dataf => \FSMClk|ALT_INV_update~combout\,
	combout => \H|hours[0]~1_combout\);

-- Location: FF_X88_Y10_N32
\H|hours[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \H|hours~0_combout\,
	ena => \H|hours[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \H|hours\(0));

-- Location: LABCELL_X88_Y10_N18
\setT|outHours~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outHours~2_combout\ = ( \H|hours\(1) & ( (!\setT|outHours\(0) $ (!\setT|outHours\(1))) # (\KEY[3]~input_o\) ) ) # ( !\H|hours\(1) & ( (!\KEY[3]~input_o\ & (!\setT|outHours\(0) $ (!\setT|outHours\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011000000000011001100000000111111111100110011111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[3]~input_o\,
	datac => \setT|ALT_INV_outHours\(0),
	datad => \setT|ALT_INV_outHours\(1),
	dataf => \H|ALT_INV_hours\(1),
	combout => \setT|outHours~2_combout\);

-- Location: FF_X88_Y10_N29
\setT|outHours[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outHours~2_combout\,
	sload => VCC,
	ena => \setT|outHours[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outHours\(1));

-- Location: LABCELL_X88_Y10_N27
\setT|outHours~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outHours~3_combout\ = ( \H|hours\(2) & ( (!\setT|outHours\(2) $ (((!\setT|outHours\(0)) # (!\setT|outHours\(1))))) # (\KEY[3]~input_o\) ) ) # ( !\H|hours\(2) & ( (!\KEY[3]~input_o\ & (!\setT|outHours\(2) $ (((!\setT|outHours\(0)) # 
-- (!\setT|outHours\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001100000001100000110000000111111011011110011111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \setT|ALT_INV_outHours\(0),
	datab => \setT|ALT_INV_outHours\(2),
	datac => \ALT_INV_KEY[3]~input_o\,
	datad => \setT|ALT_INV_outHours\(1),
	dataf => \H|ALT_INV_hours\(2),
	combout => \setT|outHours~3_combout\);

-- Location: FF_X88_Y10_N11
\setT|outHours[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outHours~3_combout\,
	sload => VCC,
	ena => \setT|outHours[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outHours\(2));

-- Location: LABCELL_X88_Y10_N48
\H|hours~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \H|hours~6_combout\ = ( !\FSMClk|update~combout\ & ( (\KEY[0]~input_o\ & (!\H|hours[0]~2_combout\ & (!\H|hours\(2) $ (((!\H|hours\(1)) # (!\H|hours\(0))))))) ) ) # ( \FSMClk|update~combout\ & ( (((\setT|outHours\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000110000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \H|ALT_INV_hours\(2),
	datab => \H|ALT_INV_hours\(1),
	datac => \setT|ALT_INV_outHours\(2),
	datad => \H|ALT_INV_hours\(0),
	datae => \FSMClk|ALT_INV_update~combout\,
	dataf => \H|ALT_INV_hours[0]~2_combout\,
	datag => \ALT_INV_KEY[0]~input_o\,
	combout => \H|hours~6_combout\);

-- Location: FF_X88_Y10_N50
\H|hours[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \H|hours~6_combout\,
	ena => \H|hours[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \H|hours\(2));

-- Location: LABCELL_X88_Y10_N9
\H|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \H|Add0~0_combout\ = ( \H|hours\(0) & ( !\H|hours\(3) $ (((!\H|hours\(2)) # (!\H|hours\(1)))) ) ) # ( !\H|hours\(0) & ( \H|hours\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \H|ALT_INV_hours\(3),
	datab => \H|ALT_INV_hours\(2),
	datac => \H|ALT_INV_hours\(1),
	dataf => \H|ALT_INV_hours\(0),
	combout => \H|Add0~0_combout\);

-- Location: LABCELL_X88_Y10_N0
\setT|outHours[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outHours[3]~4_combout\ = ( \setT|outHours\(0) & ( (\setT|outHours\(2) & \setT|outHours\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \setT|ALT_INV_outHours\(2),
	datad => \setT|ALT_INV_outHours\(1),
	dataf => \setT|ALT_INV_outHours\(0),
	combout => \setT|outHours[3]~4_combout\);

-- Location: LABCELL_X88_Y10_N6
\H|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \H|Add0~1_combout\ = ( \H|hours\(1) & ( !\H|hours\(4) $ (((!\H|hours\(3)) # ((!\H|hours\(2)) # (!\H|hours\(0))))) ) ) # ( !\H|hours\(1) & ( \H|hours\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000111100000111100011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \H|ALT_INV_hours\(3),
	datab => \H|ALT_INV_hours\(2),
	datac => \H|ALT_INV_hours\(4),
	datad => \H|ALT_INV_hours\(0),
	dataf => \H|ALT_INV_hours\(1),
	combout => \H|Add0~1_combout\);

-- Location: LABCELL_X88_Y10_N12
\H|hours~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \H|hours~5_combout\ = ( \setT|outHours\(4) & ( ((\KEY[0]~input_o\ & (!\H|hours[0]~2_combout\ & \H|Add0~1_combout\))) # (\FSMClk|update~combout\) ) ) # ( !\setT|outHours\(4) & ( (!\FSMClk|update~combout\ & (\KEY[0]~input_o\ & (!\H|hours[0]~2_combout\ & 
-- \H|Add0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000001010101011101010101010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_update~combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \H|ALT_INV_hours[0]~2_combout\,
	datad => \H|ALT_INV_Add0~1_combout\,
	dataf => \setT|ALT_INV_outHours\(4),
	combout => \H|hours~5_combout\);

-- Location: FF_X88_Y10_N14
\H|hours[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \H|hours~5_combout\,
	ena => \H|hours[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \H|hours\(4));

-- Location: LABCELL_X88_Y10_N54
\setT|outHours~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outHours~6_combout\ = ( \H|hours\(4) & ( ((!\setT|outHours\(4) & (\setT|outHours\(3) & \setT|outHours[3]~4_combout\)) # (\setT|outHours\(4) & ((!\setT|outHours[3]~4_combout\)))) # (\KEY[3]~input_o\) ) ) # ( !\H|hours\(4) & ( (!\KEY[3]~input_o\ & 
-- ((!\setT|outHours\(4) & (\setT|outHours\(3) & \setT|outHours[3]~4_combout\)) # (\setT|outHours\(4) & ((!\setT|outHours[3]~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001000001000100000100001110111010111010111011101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datab => \setT|ALT_INV_outHours\(4),
	datac => \setT|ALT_INV_outHours\(3),
	datad => \setT|ALT_INV_outHours[3]~4_combout\,
	dataf => \H|ALT_INV_hours\(4),
	combout => \setT|outHours~6_combout\);

-- Location: FF_X88_Y10_N41
\setT|outHours[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outHours~6_combout\,
	sload => VCC,
	ena => \setT|outHours[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outHours\(4));

-- Location: LABCELL_X88_Y10_N3
\setT|outHours~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \setT|outHours~5_combout\ = ( \H|hours\(3) & ( ((!\setT|outHours\(3) & (!\setT|outHours\(4) & \setT|outHours[3]~4_combout\)) # (\setT|outHours\(3) & ((!\setT|outHours[3]~4_combout\)))) # (\KEY[3]~input_o\) ) ) # ( !\H|hours\(3) & ( (!\KEY[3]~input_o\ & 
-- ((!\setT|outHours\(3) & (!\setT|outHours\(4) & \setT|outHours[3]~4_combout\)) # (\setT|outHours\(3) & ((!\setT|outHours[3]~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010010000000010001001000000001110111101100110111011110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \setT|ALT_INV_outHours\(3),
	datab => \ALT_INV_KEY[3]~input_o\,
	datac => \setT|ALT_INV_outHours\(4),
	datad => \setT|ALT_INV_outHours[3]~4_combout\,
	dataf => \H|ALT_INV_hours\(3),
	combout => \setT|outHours~5_combout\);

-- Location: FF_X88_Y10_N23
\setT|outHours[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \setT|bpt|pulse~q\,
	asdata => \setT|outHours~5_combout\,
	sload => VCC,
	ena => \setT|outHours[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setT|outHours\(3));

-- Location: LABCELL_X88_Y10_N15
\H|hours~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \H|hours~4_combout\ = ( \setT|outHours\(3) & ( ((\KEY[0]~input_o\ & (\H|Add0~0_combout\ & !\H|hours[0]~2_combout\))) # (\FSMClk|update~combout\) ) ) # ( !\setT|outHours\(3) & ( (!\FSMClk|update~combout\ & (\KEY[0]~input_o\ & (\H|Add0~0_combout\ & 
-- !\H|hours[0]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000001010111010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_update~combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \H|ALT_INV_Add0~0_combout\,
	datad => \H|ALT_INV_hours[0]~2_combout\,
	dataf => \setT|ALT_INV_outHours\(3),
	combout => \H|hours~4_combout\);

-- Location: FF_X88_Y10_N17
\H|hours[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \H|hours~4_combout\,
	ena => \H|hours[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \H|hours\(3));

-- Location: LABCELL_X88_Y10_N33
\H|hours[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \H|hours[0]~2_combout\ = ( \H|hours\(1) & ( (\H|hours\(2) & (\H|hours\(0) & (!\H|hours\(3) & \H|hours\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \H|ALT_INV_hours\(2),
	datab => \H|ALT_INV_hours\(0),
	datac => \H|ALT_INV_hours\(3),
	datad => \H|ALT_INV_hours\(4),
	dataf => \H|ALT_INV_hours\(1),
	combout => \H|hours[0]~2_combout\);

-- Location: LABCELL_X88_Y10_N42
\H|hours~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \H|hours~3_combout\ = ( \H|hours\(1) & ( \setT|outHours\(1) & ( ((!\H|hours\(0) & (!\H|hours[0]~2_combout\ & \KEY[0]~input_o\))) # (\FSMClk|update~combout\) ) ) ) # ( !\H|hours\(1) & ( \setT|outHours\(1) & ( ((\H|hours\(0) & (!\H|hours[0]~2_combout\ & 
-- \KEY[0]~input_o\))) # (\FSMClk|update~combout\) ) ) ) # ( \H|hours\(1) & ( !\setT|outHours\(1) & ( (!\H|hours\(0) & (!\FSMClk|update~combout\ & (!\H|hours[0]~2_combout\ & \KEY[0]~input_o\))) ) ) ) # ( !\H|hours\(1) & ( !\setT|outHours\(1) & ( 
-- (\H|hours\(0) & (!\FSMClk|update~combout\ & (!\H|hours[0]~2_combout\ & \KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000001000000000110011011100110011001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \H|ALT_INV_hours\(0),
	datab => \FSMClk|ALT_INV_update~combout\,
	datac => \H|ALT_INV_hours[0]~2_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \H|ALT_INV_hours\(1),
	dataf => \setT|ALT_INV_outHours\(1),
	combout => \H|hours~3_combout\);

-- Location: FF_X88_Y10_N44
\H|hours[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \H|hours~3_combout\,
	ena => \H|hours[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \H|hours\(1));

-- Location: LABCELL_X88_Y10_N39
\dT|always0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dT|always0~2_combout\ = ( \H|hours\(3) & ( !\H|hours\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \H|ALT_INV_hours\(4),
	dataf => \H|ALT_INV_hours\(3),
	combout => \dT|always0~2_combout\);

-- Location: LABCELL_X85_Y8_N36
\dT|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dT|always0~1_combout\ = ( !\Hc|counter\(3) & ( (!\Hc|counter\(4) & (!\Hc|counter\(0) & (!\Hc|counter\(1) & !\Hc|counter\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Hc|ALT_INV_counter\(4),
	datab => \Hc|ALT_INV_counter\(0),
	datac => \Hc|ALT_INV_counter\(1),
	datad => \Hc|ALT_INV_counter\(2),
	dataf => \Hc|ALT_INV_counter\(3),
	combout => \dT|always0~1_combout\);

-- Location: MLABCELL_X87_Y9_N21
\dT|always0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dT|always0~3_combout\ = ( \dT|always0~2_combout\ & ( \dT|always0~1_combout\ & ( (!\Mc|counter\(5) & (\dT|always0~0_combout\ & (!\Hc|counter\(5) & !\H|hours\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mc|ALT_INV_counter\(5),
	datab => \dT|ALT_INV_always0~0_combout\,
	datac => \Hc|ALT_INV_counter\(5),
	datad => \H|ALT_INV_hours\(1),
	datae => \dT|ALT_INV_always0~2_combout\,
	dataf => \dT|ALT_INV_always0~1_combout\,
	combout => \dT|always0~3_combout\);

-- Location: MLABCELL_X87_Y9_N54
\dT|always0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dT|always0~4_combout\ = (\H|hours\(2) & (!\H|hours\(0) & (!\H|hours\(3) & \H|hours\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \H|ALT_INV_hours\(2),
	datab => \H|ALT_INV_hours\(0),
	datac => \H|ALT_INV_hours\(3),
	datad => \H|ALT_INV_hours\(4),
	combout => \dT|always0~4_combout\);

-- Location: MLABCELL_X87_Y9_N18
\dT|always0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dT|always0~5_combout\ = ( \dT|always0~4_combout\ & ( \dT|always0~1_combout\ & ( (!\Mc|counter\(5) & (\dT|always0~0_combout\ & (!\H|hours\(1) & !\Hc|counter\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mc|ALT_INV_counter\(5),
	datab => \dT|ALT_INV_always0~0_combout\,
	datac => \H|ALT_INV_hours\(1),
	datad => \Hc|ALT_INV_counter\(5),
	datae => \dT|ALT_INV_always0~4_combout\,
	dataf => \dT|ALT_INV_always0~1_combout\,
	combout => \dT|always0~5_combout\);

-- Location: MLABCELL_X87_Y9_N36
\dT|dispenseEvening~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dT|dispenseEvening~0_combout\ = ( \dT|dispenseEvening~q\ & ( \dT|always0~5_combout\ & ( \Sc|pulse~q\ ) ) ) # ( !\dT|dispenseEvening~q\ & ( \dT|always0~5_combout\ & ( (\Sc|pulse~q\ & ((!\dT|always0~3_combout\) # (!\H|hours\(2) $ (!\H|hours\(0))))) ) ) ) # 
-- ( \dT|dispenseEvening~q\ & ( !\dT|always0~5_combout\ & ( (\dT|always0~3_combout\ & (\Sc|pulse~q\ & (!\H|hours\(2) $ (\H|hours\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000100100011001100100011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dT|ALT_INV_always0~3_combout\,
	datab => \Sc|ALT_INV_pulse~q\,
	datac => \H|ALT_INV_hours\(2),
	datad => \H|ALT_INV_hours\(0),
	datae => \dT|ALT_INV_dispenseEvening~q\,
	dataf => \dT|ALT_INV_always0~5_combout\,
	combout => \dT|dispenseEvening~0_combout\);

-- Location: FF_X87_Y9_N37
\dT|dispenseEvening\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dT|dispenseEvening~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dT|dispenseEvening~q\);

-- Location: MLABCELL_X87_Y9_N42
\dT|dispenseAfternoon~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dT|dispenseAfternoon~0_combout\ = ( \dT|dispenseAfternoon~q\ & ( \dT|always0~5_combout\ & ( \Sc|pulse~q\ ) ) ) # ( !\dT|dispenseAfternoon~q\ & ( \dT|always0~5_combout\ & ( (\dT|always0~3_combout\ & (\Sc|pulse~q\ & (\H|hours\(2) & \H|hours\(0)))) ) ) ) # 
-- ( \dT|dispenseAfternoon~q\ & ( !\dT|always0~5_combout\ & ( (\dT|always0~3_combout\ & (\Sc|pulse~q\ & (!\H|hours\(2) $ (\H|hours\(0))))) ) ) ) # ( !\dT|dispenseAfternoon~q\ & ( !\dT|always0~5_combout\ & ( (\dT|always0~3_combout\ & (\Sc|pulse~q\ & 
-- (\H|hours\(2) & \H|hours\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000100000000000100000000000000010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dT|ALT_INV_always0~3_combout\,
	datab => \Sc|ALT_INV_pulse~q\,
	datac => \H|ALT_INV_hours\(2),
	datad => \H|ALT_INV_hours\(0),
	datae => \dT|ALT_INV_dispenseAfternoon~q\,
	dataf => \dT|ALT_INV_always0~5_combout\,
	combout => \dT|dispenseAfternoon~0_combout\);

-- Location: FF_X87_Y9_N43
\dT|dispenseAfternoon\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dT|dispenseAfternoon~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dT|dispenseAfternoon~q\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LABCELL_X40_Y4_N21
\setter|m1[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \setter|m1[2]~0_combout\ = ( \SW[0]~input_o\ & ( !\SW[1]~input_o\ & ( (!\SW[2]~input_o\ & \SW[8]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datad => \ALT_INV_SW[8]~input_o\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \setter|m1[2]~0_combout\);

-- Location: FF_X39_Y4_N46
\setter|m1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[4]~input_o\,
	sload => VCC,
	ena => \setter|m1[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setter|m1\(1));

-- Location: MLABCELL_X87_Y9_N30
\dT|dispenseMorning~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dT|dispenseMorning~0_combout\ = ( \dT|dispenseMorning~q\ & ( \dT|always0~5_combout\ & ( \Sc|pulse~q\ ) ) ) # ( !\dT|dispenseMorning~q\ & ( \dT|always0~5_combout\ & ( (\dT|always0~3_combout\ & (\Sc|pulse~q\ & (!\H|hours\(2) & !\H|hours\(0)))) ) ) ) # ( 
-- \dT|dispenseMorning~q\ & ( !\dT|always0~5_combout\ & ( (\dT|always0~3_combout\ & (\Sc|pulse~q\ & (!\H|hours\(2) $ (\H|hours\(0))))) ) ) ) # ( !\dT|dispenseMorning~q\ & ( !\dT|always0~5_combout\ & ( (\dT|always0~3_combout\ & (\Sc|pulse~q\ & (!\H|hours\(2) 
-- & !\H|hours\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000100010000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dT|ALT_INV_always0~3_combout\,
	datab => \Sc|ALT_INV_pulse~q\,
	datac => \H|ALT_INV_hours\(2),
	datad => \H|ALT_INV_hours\(0),
	datae => \dT|ALT_INV_dispenseMorning~q\,
	dataf => \dT|ALT_INV_always0~5_combout\,
	combout => \dT|dispenseMorning~0_combout\);

-- Location: FF_X87_Y9_N32
\dT|dispenseMorning\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dT|dispenseMorning~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dT|dispenseMorning~q\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: FF_X40_Y4_N56
\setter|m1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[3]~input_o\,
	sload => VCC,
	ena => \setter|m1[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setter|m1\(0));

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LABCELL_X40_Y4_N48
\mo1|ov1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mo1|ov1~0_combout\ = ( \mo1|ov1~q\ & ( \KEY[3]~input_o\ & ( \SW[7]~input_o\ ) ) ) # ( \mo1|ov1~q\ & ( !\KEY[3]~input_o\ & ( (!\SW[2]~input_o\ & (\SW[7]~input_o\ & (!\SW[0]~input_o\ $ (!\SW[1]~input_o\)))) ) ) ) # ( !\mo1|ov1~q\ & ( !\KEY[3]~input_o\ & ( 
-- (!\SW[2]~input_o\ & (\SW[7]~input_o\ & (\SW[0]~input_o\ & !\SW[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100010000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \mo1|ALT_INV_ov1~q\,
	dataf => \ALT_INV_KEY[3]~input_o\,
	combout => \mo1|ov1~0_combout\);

-- Location: FF_X40_Y4_N50
\mo1|ov1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \mo1|ov1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mo1|ov1~q\);

-- Location: LABCELL_X40_Y4_N54
\dm1t|dispense~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|dispense~0_combout\ = ( !\mo1|ov1~q\ & ( (!\dT|dispenseMorning~q\) # (!\setter|m1\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dT|ALT_INV_dispenseMorning~q\,
	datad => \setter|ALT_INV_m1\(0),
	dataf => \mo1|ALT_INV_ov1~q\,
	combout => \dm1t|dispense~0_combout\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: FF_X39_Y4_N58
\setter|m1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[5]~input_o\,
	sload => VCC,
	ena => \setter|m1[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setter|m1\(2));

-- Location: LABCELL_X40_Y4_N27
\dm1t|dispense~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|dispense~1_combout\ = ( \dm1t|dispense~0_combout\ & ( \setter|m1\(2) & ( ((\dT|dispenseAfternoon~q\ & \setter|m1\(1))) # (\dT|dispenseEvening~q\) ) ) ) # ( !\dm1t|dispense~0_combout\ & ( \setter|m1\(2) ) ) # ( \dm1t|dispense~0_combout\ & ( 
-- !\setter|m1\(2) & ( (\dT|dispenseAfternoon~q\ & \setter|m1\(1)) ) ) ) # ( !\dm1t|dispense~0_combout\ & ( !\setter|m1\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000111111111111111111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dT|ALT_INV_dispenseEvening~q\,
	datac => \dT|ALT_INV_dispenseAfternoon~q\,
	datad => \setter|ALT_INV_m1\(1),
	datae => \dm1t|ALT_INV_dispense~0_combout\,
	dataf => \setter|ALT_INV_m1\(2),
	combout => \dm1t|dispense~1_combout\);

-- Location: FF_X40_Y4_N28
\dm1t|dispense\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|dispense~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|dispense~q\);

-- Location: LABCELL_X40_Y4_N57
\dm1t|d|counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|counter[1]~0_combout\ = ( \dm1t|dispense~q\ ) # ( !\dm1t|dispense~q\ & ( \dm1t|d|Equal0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm1t|d|ALT_INV_Equal0~5_combout\,
	dataf => \dm1t|ALT_INV_dispense~q\,
	combout => \dm1t|d|counter[1]~0_combout\);

-- Location: FF_X39_Y5_N1
\dm1t|d|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~113_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(0));

-- Location: MLABCELL_X39_Y5_N3
\dm1t|d|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~77_sumout\ = SUM(( \dm1t|d|counter\(1) ) + ( GND ) + ( \dm1t|d|Add0~114\ ))
-- \dm1t|d|Add0~78\ = CARRY(( \dm1t|d|counter\(1) ) + ( GND ) + ( \dm1t|d|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(1),
	cin => \dm1t|d|Add0~114\,
	sumout => \dm1t|d|Add0~77_sumout\,
	cout => \dm1t|d|Add0~78\);

-- Location: FF_X39_Y5_N5
\dm1t|d|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~77_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(1));

-- Location: MLABCELL_X39_Y5_N6
\dm1t|d|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~81_sumout\ = SUM(( \dm1t|d|counter\(2) ) + ( GND ) + ( \dm1t|d|Add0~78\ ))
-- \dm1t|d|Add0~82\ = CARRY(( \dm1t|d|counter\(2) ) + ( GND ) + ( \dm1t|d|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(2),
	cin => \dm1t|d|Add0~78\,
	sumout => \dm1t|d|Add0~81_sumout\,
	cout => \dm1t|d|Add0~82\);

-- Location: FF_X39_Y5_N7
\dm1t|d|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~81_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(2));

-- Location: MLABCELL_X39_Y5_N9
\dm1t|d|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~105_sumout\ = SUM(( \dm1t|d|counter\(3) ) + ( GND ) + ( \dm1t|d|Add0~82\ ))
-- \dm1t|d|Add0~106\ = CARRY(( \dm1t|d|counter\(3) ) + ( GND ) + ( \dm1t|d|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(3),
	cin => \dm1t|d|Add0~82\,
	sumout => \dm1t|d|Add0~105_sumout\,
	cout => \dm1t|d|Add0~106\);

-- Location: FF_X39_Y5_N11
\dm1t|d|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~105_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(3));

-- Location: MLABCELL_X39_Y5_N12
\dm1t|d|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~101_sumout\ = SUM(( \dm1t|d|counter\(4) ) + ( GND ) + ( \dm1t|d|Add0~106\ ))
-- \dm1t|d|Add0~102\ = CARRY(( \dm1t|d|counter\(4) ) + ( GND ) + ( \dm1t|d|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(4),
	cin => \dm1t|d|Add0~106\,
	sumout => \dm1t|d|Add0~101_sumout\,
	cout => \dm1t|d|Add0~102\);

-- Location: FF_X39_Y5_N14
\dm1t|d|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~101_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(4));

-- Location: MLABCELL_X39_Y5_N15
\dm1t|d|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~97_sumout\ = SUM(( \dm1t|d|counter\(5) ) + ( GND ) + ( \dm1t|d|Add0~102\ ))
-- \dm1t|d|Add0~98\ = CARRY(( \dm1t|d|counter\(5) ) + ( GND ) + ( \dm1t|d|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(5),
	cin => \dm1t|d|Add0~102\,
	sumout => \dm1t|d|Add0~97_sumout\,
	cout => \dm1t|d|Add0~98\);

-- Location: FF_X39_Y5_N16
\dm1t|d|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~97_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(5));

-- Location: MLABCELL_X39_Y5_N18
\dm1t|d|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~93_sumout\ = SUM(( \dm1t|d|counter\(6) ) + ( GND ) + ( \dm1t|d|Add0~98\ ))
-- \dm1t|d|Add0~94\ = CARRY(( \dm1t|d|counter\(6) ) + ( GND ) + ( \dm1t|d|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(6),
	cin => \dm1t|d|Add0~98\,
	sumout => \dm1t|d|Add0~93_sumout\,
	cout => \dm1t|d|Add0~94\);

-- Location: FF_X39_Y5_N19
\dm1t|d|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~93_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(6));

-- Location: MLABCELL_X39_Y5_N21
\dm1t|d|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~89_sumout\ = SUM(( \dm1t|d|counter\(7) ) + ( GND ) + ( \dm1t|d|Add0~94\ ))
-- \dm1t|d|Add0~90\ = CARRY(( \dm1t|d|counter\(7) ) + ( GND ) + ( \dm1t|d|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(7),
	cin => \dm1t|d|Add0~94\,
	sumout => \dm1t|d|Add0~89_sumout\,
	cout => \dm1t|d|Add0~90\);

-- Location: FF_X39_Y5_N22
\dm1t|d|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~89_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(7));

-- Location: MLABCELL_X39_Y5_N24
\dm1t|d|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~85_sumout\ = SUM(( \dm1t|d|counter\(8) ) + ( GND ) + ( \dm1t|d|Add0~90\ ))
-- \dm1t|d|Add0~86\ = CARRY(( \dm1t|d|counter\(8) ) + ( GND ) + ( \dm1t|d|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(8),
	cin => \dm1t|d|Add0~90\,
	sumout => \dm1t|d|Add0~85_sumout\,
	cout => \dm1t|d|Add0~86\);

-- Location: FF_X39_Y5_N26
\dm1t|d|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~85_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(8));

-- Location: MLABCELL_X39_Y5_N27
\dm1t|d|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~1_sumout\ = SUM(( \dm1t|d|counter\(9) ) + ( GND ) + ( \dm1t|d|Add0~86\ ))
-- \dm1t|d|Add0~2\ = CARRY(( \dm1t|d|counter\(9) ) + ( GND ) + ( \dm1t|d|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(9),
	cin => \dm1t|d|Add0~86\,
	sumout => \dm1t|d|Add0~1_sumout\,
	cout => \dm1t|d|Add0~2\);

-- Location: FF_X39_Y5_N28
\dm1t|d|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~1_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(9));

-- Location: MLABCELL_X39_Y5_N30
\dm1t|d|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~25_sumout\ = SUM(( \dm1t|d|counter\(10) ) + ( GND ) + ( \dm1t|d|Add0~2\ ))
-- \dm1t|d|Add0~26\ = CARRY(( \dm1t|d|counter\(10) ) + ( GND ) + ( \dm1t|d|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(10),
	cin => \dm1t|d|Add0~2\,
	sumout => \dm1t|d|Add0~25_sumout\,
	cout => \dm1t|d|Add0~26\);

-- Location: FF_X39_Y5_N31
\dm1t|d|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~25_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(10));

-- Location: MLABCELL_X39_Y5_N33
\dm1t|d|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~21_sumout\ = SUM(( \dm1t|d|counter\(11) ) + ( GND ) + ( \dm1t|d|Add0~26\ ))
-- \dm1t|d|Add0~22\ = CARRY(( \dm1t|d|counter\(11) ) + ( GND ) + ( \dm1t|d|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(11),
	cin => \dm1t|d|Add0~26\,
	sumout => \dm1t|d|Add0~21_sumout\,
	cout => \dm1t|d|Add0~22\);

-- Location: FF_X39_Y5_N34
\dm1t|d|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~21_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(11));

-- Location: MLABCELL_X39_Y5_N36
\dm1t|d|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~17_sumout\ = SUM(( \dm1t|d|counter\(12) ) + ( GND ) + ( \dm1t|d|Add0~22\ ))
-- \dm1t|d|Add0~18\ = CARRY(( \dm1t|d|counter\(12) ) + ( GND ) + ( \dm1t|d|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(12),
	cin => \dm1t|d|Add0~22\,
	sumout => \dm1t|d|Add0~17_sumout\,
	cout => \dm1t|d|Add0~18\);

-- Location: FF_X39_Y5_N37
\dm1t|d|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~17_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(12));

-- Location: MLABCELL_X39_Y5_N39
\dm1t|d|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~13_sumout\ = SUM(( \dm1t|d|counter\(13) ) + ( GND ) + ( \dm1t|d|Add0~18\ ))
-- \dm1t|d|Add0~14\ = CARRY(( \dm1t|d|counter\(13) ) + ( GND ) + ( \dm1t|d|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(13),
	cin => \dm1t|d|Add0~18\,
	sumout => \dm1t|d|Add0~13_sumout\,
	cout => \dm1t|d|Add0~14\);

-- Location: FF_X39_Y5_N40
\dm1t|d|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~13_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(13));

-- Location: MLABCELL_X39_Y5_N42
\dm1t|d|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~9_sumout\ = SUM(( \dm1t|d|counter\(14) ) + ( GND ) + ( \dm1t|d|Add0~14\ ))
-- \dm1t|d|Add0~10\ = CARRY(( \dm1t|d|counter\(14) ) + ( GND ) + ( \dm1t|d|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(14),
	cin => \dm1t|d|Add0~14\,
	sumout => \dm1t|d|Add0~9_sumout\,
	cout => \dm1t|d|Add0~10\);

-- Location: FF_X39_Y5_N43
\dm1t|d|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~9_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(14));

-- Location: MLABCELL_X39_Y5_N45
\dm1t|d|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~5_sumout\ = SUM(( \dm1t|d|counter\(15) ) + ( GND ) + ( \dm1t|d|Add0~10\ ))
-- \dm1t|d|Add0~6\ = CARRY(( \dm1t|d|counter\(15) ) + ( GND ) + ( \dm1t|d|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(15),
	cin => \dm1t|d|Add0~10\,
	sumout => \dm1t|d|Add0~5_sumout\,
	cout => \dm1t|d|Add0~6\);

-- Location: FF_X39_Y5_N46
\dm1t|d|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~5_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(15));

-- Location: MLABCELL_X39_Y5_N48
\dm1t|d|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~49_sumout\ = SUM(( \dm1t|d|counter\(16) ) + ( GND ) + ( \dm1t|d|Add0~6\ ))
-- \dm1t|d|Add0~50\ = CARRY(( \dm1t|d|counter\(16) ) + ( GND ) + ( \dm1t|d|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(16),
	cin => \dm1t|d|Add0~6\,
	sumout => \dm1t|d|Add0~49_sumout\,
	cout => \dm1t|d|Add0~50\);

-- Location: FF_X39_Y5_N49
\dm1t|d|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~49_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(16));

-- Location: MLABCELL_X39_Y5_N51
\dm1t|d|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~45_sumout\ = SUM(( \dm1t|d|counter\(17) ) + ( GND ) + ( \dm1t|d|Add0~50\ ))
-- \dm1t|d|Add0~46\ = CARRY(( \dm1t|d|counter\(17) ) + ( GND ) + ( \dm1t|d|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(17),
	cin => \dm1t|d|Add0~50\,
	sumout => \dm1t|d|Add0~45_sumout\,
	cout => \dm1t|d|Add0~46\);

-- Location: FF_X39_Y5_N52
\dm1t|d|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~45_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(17));

-- Location: MLABCELL_X39_Y5_N54
\dm1t|d|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~41_sumout\ = SUM(( \dm1t|d|counter\(18) ) + ( GND ) + ( \dm1t|d|Add0~46\ ))
-- \dm1t|d|Add0~42\ = CARRY(( \dm1t|d|counter\(18) ) + ( GND ) + ( \dm1t|d|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(18),
	cin => \dm1t|d|Add0~46\,
	sumout => \dm1t|d|Add0~41_sumout\,
	cout => \dm1t|d|Add0~42\);

-- Location: FF_X39_Y5_N56
\dm1t|d|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~41_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(18));

-- Location: MLABCELL_X39_Y5_N57
\dm1t|d|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~37_sumout\ = SUM(( \dm1t|d|counter\(19) ) + ( GND ) + ( \dm1t|d|Add0~42\ ))
-- \dm1t|d|Add0~38\ = CARRY(( \dm1t|d|counter\(19) ) + ( GND ) + ( \dm1t|d|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(19),
	cin => \dm1t|d|Add0~42\,
	sumout => \dm1t|d|Add0~37_sumout\,
	cout => \dm1t|d|Add0~38\);

-- Location: FF_X39_Y5_N58
\dm1t|d|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~37_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(19));

-- Location: MLABCELL_X39_Y4_N0
\dm1t|d|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~33_sumout\ = SUM(( \dm1t|d|counter\(20) ) + ( GND ) + ( \dm1t|d|Add0~38\ ))
-- \dm1t|d|Add0~34\ = CARRY(( \dm1t|d|counter\(20) ) + ( GND ) + ( \dm1t|d|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(20),
	cin => \dm1t|d|Add0~38\,
	sumout => \dm1t|d|Add0~33_sumout\,
	cout => \dm1t|d|Add0~34\);

-- Location: FF_X39_Y4_N2
\dm1t|d|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~33_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(20));

-- Location: MLABCELL_X39_Y4_N3
\dm1t|d|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~69_sumout\ = SUM(( \dm1t|d|counter\(21) ) + ( GND ) + ( \dm1t|d|Add0~34\ ))
-- \dm1t|d|Add0~70\ = CARRY(( \dm1t|d|counter\(21) ) + ( GND ) + ( \dm1t|d|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(21),
	cin => \dm1t|d|Add0~34\,
	sumout => \dm1t|d|Add0~69_sumout\,
	cout => \dm1t|d|Add0~70\);

-- Location: FF_X39_Y4_N5
\dm1t|d|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~69_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(21));

-- Location: MLABCELL_X39_Y4_N6
\dm1t|d|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~117_sumout\ = SUM(( \dm1t|d|counter\(22) ) + ( GND ) + ( \dm1t|d|Add0~70\ ))
-- \dm1t|d|Add0~118\ = CARRY(( \dm1t|d|counter\(22) ) + ( GND ) + ( \dm1t|d|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(22),
	cin => \dm1t|d|Add0~70\,
	sumout => \dm1t|d|Add0~117_sumout\,
	cout => \dm1t|d|Add0~118\);

-- Location: FF_X39_Y4_N7
\dm1t|d|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~117_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(22));

-- Location: MLABCELL_X39_Y4_N9
\dm1t|d|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~121_sumout\ = SUM(( \dm1t|d|counter\(23) ) + ( GND ) + ( \dm1t|d|Add0~118\ ))
-- \dm1t|d|Add0~122\ = CARRY(( \dm1t|d|counter\(23) ) + ( GND ) + ( \dm1t|d|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(23),
	cin => \dm1t|d|Add0~118\,
	sumout => \dm1t|d|Add0~121_sumout\,
	cout => \dm1t|d|Add0~122\);

-- Location: FF_X39_Y4_N11
\dm1t|d|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~121_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(23));

-- Location: MLABCELL_X39_Y4_N12
\dm1t|d|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~109_sumout\ = SUM(( \dm1t|d|counter\(24) ) + ( GND ) + ( \dm1t|d|Add0~122\ ))
-- \dm1t|d|Add0~110\ = CARRY(( \dm1t|d|counter\(24) ) + ( GND ) + ( \dm1t|d|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(24),
	cin => \dm1t|d|Add0~122\,
	sumout => \dm1t|d|Add0~109_sumout\,
	cout => \dm1t|d|Add0~110\);

-- Location: FF_X39_Y4_N14
\dm1t|d|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~109_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(24));

-- Location: MLABCELL_X39_Y4_N48
\dm1t|d|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Equal0~4_combout\ = ( !\dm1t|d|counter\(4) & ( \dm1t|d|counter\(3) & ( (!\dm1t|d|counter\(22) & (!\dm1t|d|counter\(23) & (!\dm1t|d|counter\(0) & !\dm1t|d|counter\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm1t|d|ALT_INV_counter\(22),
	datab => \dm1t|d|ALT_INV_counter\(23),
	datac => \dm1t|d|ALT_INV_counter\(0),
	datad => \dm1t|d|ALT_INV_counter\(24),
	datae => \dm1t|d|ALT_INV_counter\(4),
	dataf => \dm1t|d|ALT_INV_counter\(3),
	combout => \dm1t|d|Equal0~4_combout\);

-- Location: MLABCELL_X39_Y4_N15
\dm1t|d|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~29_sumout\ = SUM(( \dm1t|d|counter\(25) ) + ( GND ) + ( \dm1t|d|Add0~110\ ))
-- \dm1t|d|Add0~30\ = CARRY(( \dm1t|d|counter\(25) ) + ( GND ) + ( \dm1t|d|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(25),
	cin => \dm1t|d|Add0~110\,
	sumout => \dm1t|d|Add0~29_sumout\,
	cout => \dm1t|d|Add0~30\);

-- Location: FF_X39_Y4_N17
\dm1t|d|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~29_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(25));

-- Location: MLABCELL_X39_Y4_N18
\dm1t|d|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~73_sumout\ = SUM(( \dm1t|d|counter\(26) ) + ( GND ) + ( \dm1t|d|Add0~30\ ))
-- \dm1t|d|Add0~74\ = CARRY(( \dm1t|d|counter\(26) ) + ( GND ) + ( \dm1t|d|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(26),
	cin => \dm1t|d|Add0~30\,
	sumout => \dm1t|d|Add0~73_sumout\,
	cout => \dm1t|d|Add0~74\);

-- Location: FF_X39_Y4_N20
\dm1t|d|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~73_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(26));

-- Location: MLABCELL_X39_Y4_N21
\dm1t|d|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~65_sumout\ = SUM(( \dm1t|d|counter\(27) ) + ( GND ) + ( \dm1t|d|Add0~74\ ))
-- \dm1t|d|Add0~66\ = CARRY(( \dm1t|d|counter\(27) ) + ( GND ) + ( \dm1t|d|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(27),
	cin => \dm1t|d|Add0~74\,
	sumout => \dm1t|d|Add0~65_sumout\,
	cout => \dm1t|d|Add0~66\);

-- Location: FF_X39_Y4_N22
\dm1t|d|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~65_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(27));

-- Location: MLABCELL_X39_Y4_N24
\dm1t|d|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~61_sumout\ = SUM(( \dm1t|d|counter\(28) ) + ( GND ) + ( \dm1t|d|Add0~66\ ))
-- \dm1t|d|Add0~62\ = CARRY(( \dm1t|d|counter\(28) ) + ( GND ) + ( \dm1t|d|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(28),
	cin => \dm1t|d|Add0~66\,
	sumout => \dm1t|d|Add0~61_sumout\,
	cout => \dm1t|d|Add0~62\);

-- Location: FF_X39_Y4_N25
\dm1t|d|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~61_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(28));

-- Location: MLABCELL_X39_Y4_N27
\dm1t|d|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~57_sumout\ = SUM(( \dm1t|d|counter\(29) ) + ( GND ) + ( \dm1t|d|Add0~62\ ))
-- \dm1t|d|Add0~58\ = CARRY(( \dm1t|d|counter\(29) ) + ( GND ) + ( \dm1t|d|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(29),
	cin => \dm1t|d|Add0~62\,
	sumout => \dm1t|d|Add0~57_sumout\,
	cout => \dm1t|d|Add0~58\);

-- Location: FF_X39_Y4_N29
\dm1t|d|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~57_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(29));

-- Location: MLABCELL_X39_Y4_N30
\dm1t|d|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Add0~53_sumout\ = SUM(( \dm1t|d|counter\(30) ) + ( GND ) + ( \dm1t|d|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm1t|d|ALT_INV_counter\(30),
	cin => \dm1t|d|Add0~58\,
	sumout => \dm1t|d|Add0~53_sumout\);

-- Location: FF_X39_Y4_N32
\dm1t|d|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|Add0~53_sumout\,
	sclr => \dm1t|d|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|counter\(30));

-- Location: MLABCELL_X39_Y4_N42
\dm1t|d|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Equal0~2_combout\ = ( !\dm1t|d|counter\(21) & ( !\dm1t|d|counter\(27) & ( (!\dm1t|d|counter\(29) & (!\dm1t|d|counter\(30) & (!\dm1t|d|counter\(26) & !\dm1t|d|counter\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm1t|d|ALT_INV_counter\(29),
	datab => \dm1t|d|ALT_INV_counter\(30),
	datac => \dm1t|d|ALT_INV_counter\(26),
	datad => \dm1t|d|ALT_INV_counter\(28),
	datae => \dm1t|d|ALT_INV_counter\(21),
	dataf => \dm1t|d|ALT_INV_counter\(27),
	combout => \dm1t|d|Equal0~2_combout\);

-- Location: MLABCELL_X39_Y4_N36
\dm1t|d|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Equal0~1_combout\ = ( !\dm1t|d|counter\(20) & ( !\dm1t|d|counter\(16) & ( (!\dm1t|d|counter\(18) & (!\dm1t|d|counter\(17) & (!\dm1t|d|counter\(19) & !\dm1t|d|counter\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm1t|d|ALT_INV_counter\(18),
	datab => \dm1t|d|ALT_INV_counter\(17),
	datac => \dm1t|d|ALT_INV_counter\(19),
	datad => \dm1t|d|ALT_INV_counter\(25),
	datae => \dm1t|d|ALT_INV_counter\(20),
	dataf => \dm1t|d|ALT_INV_counter\(16),
	combout => \dm1t|d|Equal0~1_combout\);

-- Location: LABCELL_X40_Y5_N0
\dm1t|d|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Equal0~0_combout\ = ( !\dm1t|d|counter\(11) & ( !\dm1t|d|counter\(10) & ( (!\dm1t|d|counter\(12) & (!\dm1t|d|counter\(14) & (!\dm1t|d|counter\(13) & !\dm1t|d|counter\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm1t|d|ALT_INV_counter\(12),
	datab => \dm1t|d|ALT_INV_counter\(14),
	datac => \dm1t|d|ALT_INV_counter\(13),
	datad => \dm1t|d|ALT_INV_counter\(15),
	datae => \dm1t|d|ALT_INV_counter\(11),
	dataf => \dm1t|d|ALT_INV_counter\(10),
	combout => \dm1t|d|Equal0~0_combout\);

-- Location: MLABCELL_X39_Y3_N3
\dm1t|d|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Equal0~3_combout\ = ( \dm1t|d|counter\(1) & ( !\dm1t|d|counter\(6) & ( (!\dm1t|d|counter\(7) & (!\dm1t|d|counter\(2) & (!\dm1t|d|counter\(8) & !\dm1t|d|counter\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm1t|d|ALT_INV_counter\(7),
	datab => \dm1t|d|ALT_INV_counter\(2),
	datac => \dm1t|d|ALT_INV_counter\(8),
	datad => \dm1t|d|ALT_INV_counter\(5),
	datae => \dm1t|d|ALT_INV_counter\(1),
	dataf => \dm1t|d|ALT_INV_counter\(6),
	combout => \dm1t|d|Equal0~3_combout\);

-- Location: MLABCELL_X39_Y4_N54
\dm1t|d|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|Equal0~5_combout\ = ( !\dm1t|d|counter\(9) & ( \dm1t|d|Equal0~3_combout\ & ( (\dm1t|d|Equal0~4_combout\ & (\dm1t|d|Equal0~2_combout\ & (\dm1t|d|Equal0~1_combout\ & \dm1t|d|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm1t|d|ALT_INV_Equal0~4_combout\,
	datab => \dm1t|d|ALT_INV_Equal0~2_combout\,
	datac => \dm1t|d|ALT_INV_Equal0~1_combout\,
	datad => \dm1t|d|ALT_INV_Equal0~0_combout\,
	datae => \dm1t|d|ALT_INV_counter\(9),
	dataf => \dm1t|d|ALT_INV_Equal0~3_combout\,
	combout => \dm1t|d|Equal0~5_combout\);

-- Location: LABCELL_X40_Y4_N12
\dm1t|d|pwmSignal~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|pwmSignal~0_combout\ = ( \dm1t|dispense~q\ ) # ( !\dm1t|dispense~q\ & ( (!\dm1t|d|Equal0~5_combout\ & \dm1t|d|pwmSignal~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm1t|d|ALT_INV_Equal0~5_combout\,
	datad => \dm1t|d|ALT_INV_pwmSignal~q\,
	dataf => \dm1t|ALT_INV_dispense~q\,
	combout => \dm1t|d|pwmSignal~0_combout\);

-- Location: FF_X40_Y4_N14
\dm1t|d|pwmSignal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|pwmSignal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|pwmSignal~q\);

-- Location: LABCELL_X40_Y4_N15
\dm1t|d|pwm1|port~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm1t|d|pwm1|port~0_combout\ = (\dm1t|d|pwmSignal~q\ & !\dm1t|d|pwm1|port~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dm1t|d|ALT_INV_pwmSignal~q\,
	datad => \dm1t|d|pwm1|ALT_INV_port~q\,
	combout => \dm1t|d|pwm1|port~0_combout\);

-- Location: FF_X40_Y4_N16
\dm1t|d|pwm1|port\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm1t|d|pwm1|port~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm1t|d|pwm1|port~q\);

-- Location: LABCELL_X37_Y4_N0
\dm2|d|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~53_sumout\ = SUM(( \dm2|d|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \dm2|d|Add0~54\ = CARRY(( \dm2|d|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(0),
	cin => GND,
	sumout => \dm2|d|Add0~53_sumout\,
	cout => \dm2|d|Add0~54\);

-- Location: LABCELL_X40_Y4_N3
\setter|m2[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \setter|m2[2]~0_combout\ = ( \SW[1]~input_o\ & ( (!\SW[0]~input_o\ & (\SW[8]~input_o\ & !\SW[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \setter|m2[2]~0_combout\);

-- Location: FF_X39_Y4_N40
\setter|m2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[5]~input_o\,
	sload => VCC,
	ena => \setter|m2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setter|m2\(2));

-- Location: FF_X40_Y4_N2
\setter|m2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[3]~input_o\,
	sload => VCC,
	ena => \setter|m2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setter|m2\(0));

-- Location: LABCELL_X40_Y4_N6
\mo1|ov2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mo1|ov2~0_combout\ = ( \mo1|ov2~q\ & ( \KEY[3]~input_o\ & ( \SW[7]~input_o\ ) ) ) # ( \mo1|ov2~q\ & ( !\KEY[3]~input_o\ & ( (!\SW[2]~input_o\ & (\SW[7]~input_o\ & (!\SW[0]~input_o\ $ (!\SW[1]~input_o\)))) ) ) ) # ( !\mo1|ov2~q\ & ( !\KEY[3]~input_o\ & ( 
-- (!\SW[2]~input_o\ & (\SW[7]~input_o\ & (!\SW[0]~input_o\ & \SW[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000100010000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \mo1|ALT_INV_ov2~q\,
	dataf => \ALT_INV_KEY[3]~input_o\,
	combout => \mo1|ov2~0_combout\);

-- Location: FF_X40_Y4_N8
\mo1|ov2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \mo1|ov2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mo1|ov2~q\);

-- Location: LABCELL_X40_Y4_N0
\dm2|dispense~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|dispense~0_combout\ = ( !\mo1|ov2~q\ & ( (!\dT|dispenseMorning~q\) # (!\setter|m2\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dT|ALT_INV_dispenseMorning~q\,
	datad => \setter|ALT_INV_m2\(0),
	dataf => \mo1|ALT_INV_ov2~q\,
	combout => \dm2|dispense~0_combout\);

-- Location: FF_X39_Y4_N52
\setter|m2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[4]~input_o\,
	sload => VCC,
	ena => \setter|m2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setter|m2\(1));

-- Location: LABCELL_X40_Y4_N33
\dm2|dispense~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|dispense~1_combout\ = ( \setter|m2\(1) & ( ((!\dm2|dispense~0_combout\) # ((\dT|dispenseEvening~q\ & \setter|m2\(2)))) # (\dT|dispenseAfternoon~q\) ) ) # ( !\setter|m2\(1) & ( (!\dm2|dispense~0_combout\) # ((\dT|dispenseEvening~q\ & \setter|m2\(2))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100010001111111110001000111111111000111111111111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dT|ALT_INV_dispenseEvening~q\,
	datab => \setter|ALT_INV_m2\(2),
	datac => \dT|ALT_INV_dispenseAfternoon~q\,
	datad => \dm2|ALT_INV_dispense~0_combout\,
	dataf => \setter|ALT_INV_m2\(1),
	combout => \dm2|dispense~1_combout\);

-- Location: FF_X40_Y4_N34
\dm2|dispense\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|dispense~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|dispense~q\);

-- Location: LABCELL_X40_Y4_N36
\dm2|d|counter[30]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|counter[30]~0_combout\ = (\dm2|d|Equal0~5_combout\) # (\dm2|dispense~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm2|ALT_INV_dispense~q\,
	datab => \dm2|d|ALT_INV_Equal0~5_combout\,
	combout => \dm2|d|counter[30]~0_combout\);

-- Location: FF_X37_Y4_N1
\dm2|d|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~53_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(0));

-- Location: LABCELL_X37_Y4_N3
\dm2|d|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~121_sumout\ = SUM(( \dm2|d|counter\(1) ) + ( GND ) + ( \dm2|d|Add0~54\ ))
-- \dm2|d|Add0~122\ = CARRY(( \dm2|d|counter\(1) ) + ( GND ) + ( \dm2|d|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(1),
	cin => \dm2|d|Add0~54\,
	sumout => \dm2|d|Add0~121_sumout\,
	cout => \dm2|d|Add0~122\);

-- Location: FF_X37_Y4_N4
\dm2|d|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~121_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(1));

-- Location: LABCELL_X37_Y4_N6
\dm2|d|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~113_sumout\ = SUM(( \dm2|d|counter\(2) ) + ( GND ) + ( \dm2|d|Add0~122\ ))
-- \dm2|d|Add0~114\ = CARRY(( \dm2|d|counter\(2) ) + ( GND ) + ( \dm2|d|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(2),
	cin => \dm2|d|Add0~122\,
	sumout => \dm2|d|Add0~113_sumout\,
	cout => \dm2|d|Add0~114\);

-- Location: FF_X37_Y4_N7
\dm2|d|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~113_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(2));

-- Location: LABCELL_X37_Y4_N9
\dm2|d|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~109_sumout\ = SUM(( \dm2|d|counter\(3) ) + ( GND ) + ( \dm2|d|Add0~114\ ))
-- \dm2|d|Add0~110\ = CARRY(( \dm2|d|counter\(3) ) + ( GND ) + ( \dm2|d|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(3),
	cin => \dm2|d|Add0~114\,
	sumout => \dm2|d|Add0~109_sumout\,
	cout => \dm2|d|Add0~110\);

-- Location: FF_X37_Y4_N10
\dm2|d|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~109_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(3));

-- Location: LABCELL_X37_Y4_N12
\dm2|d|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~1_sumout\ = SUM(( \dm2|d|counter\(4) ) + ( GND ) + ( \dm2|d|Add0~110\ ))
-- \dm2|d|Add0~2\ = CARRY(( \dm2|d|counter\(4) ) + ( GND ) + ( \dm2|d|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(4),
	cin => \dm2|d|Add0~110\,
	sumout => \dm2|d|Add0~1_sumout\,
	cout => \dm2|d|Add0~2\);

-- Location: FF_X37_Y4_N14
\dm2|d|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~1_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(4));

-- Location: LABCELL_X37_Y4_N15
\dm2|d|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~25_sumout\ = SUM(( \dm2|d|counter\(5) ) + ( GND ) + ( \dm2|d|Add0~2\ ))
-- \dm2|d|Add0~26\ = CARRY(( \dm2|d|counter\(5) ) + ( GND ) + ( \dm2|d|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(5),
	cin => \dm2|d|Add0~2\,
	sumout => \dm2|d|Add0~25_sumout\,
	cout => \dm2|d|Add0~26\);

-- Location: FF_X37_Y4_N17
\dm2|d|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~25_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(5));

-- Location: LABCELL_X37_Y4_N18
\dm2|d|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~21_sumout\ = SUM(( \dm2|d|counter\(6) ) + ( GND ) + ( \dm2|d|Add0~26\ ))
-- \dm2|d|Add0~22\ = CARRY(( \dm2|d|counter\(6) ) + ( GND ) + ( \dm2|d|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(6),
	cin => \dm2|d|Add0~26\,
	sumout => \dm2|d|Add0~21_sumout\,
	cout => \dm2|d|Add0~22\);

-- Location: FF_X37_Y4_N20
\dm2|d|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~21_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(6));

-- Location: LABCELL_X37_Y4_N21
\dm2|d|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~17_sumout\ = SUM(( \dm2|d|counter\(7) ) + ( GND ) + ( \dm2|d|Add0~22\ ))
-- \dm2|d|Add0~18\ = CARRY(( \dm2|d|counter\(7) ) + ( GND ) + ( \dm2|d|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(7),
	cin => \dm2|d|Add0~22\,
	sumout => \dm2|d|Add0~17_sumout\,
	cout => \dm2|d|Add0~18\);

-- Location: FF_X37_Y4_N23
\dm2|d|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~17_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(7));

-- Location: LABCELL_X37_Y4_N24
\dm2|d|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~13_sumout\ = SUM(( \dm2|d|counter\(8) ) + ( GND ) + ( \dm2|d|Add0~18\ ))
-- \dm2|d|Add0~14\ = CARRY(( \dm2|d|counter\(8) ) + ( GND ) + ( \dm2|d|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(8),
	cin => \dm2|d|Add0~18\,
	sumout => \dm2|d|Add0~13_sumout\,
	cout => \dm2|d|Add0~14\);

-- Location: FF_X37_Y4_N26
\dm2|d|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~13_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(8));

-- Location: LABCELL_X37_Y4_N27
\dm2|d|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~9_sumout\ = SUM(( \dm2|d|counter\(9) ) + ( GND ) + ( \dm2|d|Add0~14\ ))
-- \dm2|d|Add0~10\ = CARRY(( \dm2|d|counter\(9) ) + ( GND ) + ( \dm2|d|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(9),
	cin => \dm2|d|Add0~14\,
	sumout => \dm2|d|Add0~9_sumout\,
	cout => \dm2|d|Add0~10\);

-- Location: FF_X37_Y4_N28
\dm2|d|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~9_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(9));

-- Location: LABCELL_X37_Y4_N30
\dm2|d|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~117_sumout\ = SUM(( \dm2|d|counter\(10) ) + ( GND ) + ( \dm2|d|Add0~10\ ))
-- \dm2|d|Add0~118\ = CARRY(( \dm2|d|counter\(10) ) + ( GND ) + ( \dm2|d|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(10),
	cin => \dm2|d|Add0~10\,
	sumout => \dm2|d|Add0~117_sumout\,
	cout => \dm2|d|Add0~118\);

-- Location: FF_X37_Y4_N32
\dm2|d|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~117_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(10));

-- Location: LABCELL_X37_Y4_N33
\dm2|d|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~5_sumout\ = SUM(( \dm2|d|counter\(11) ) + ( GND ) + ( \dm2|d|Add0~118\ ))
-- \dm2|d|Add0~6\ = CARRY(( \dm2|d|counter\(11) ) + ( GND ) + ( \dm2|d|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(11),
	cin => \dm2|d|Add0~118\,
	sumout => \dm2|d|Add0~5_sumout\,
	cout => \dm2|d|Add0~6\);

-- Location: FF_X37_Y4_N35
\dm2|d|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~5_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(11));

-- Location: LABCELL_X37_Y4_N36
\dm2|d|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~49_sumout\ = SUM(( \dm2|d|counter\(12) ) + ( GND ) + ( \dm2|d|Add0~6\ ))
-- \dm2|d|Add0~50\ = CARRY(( \dm2|d|counter\(12) ) + ( GND ) + ( \dm2|d|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(12),
	cin => \dm2|d|Add0~6\,
	sumout => \dm2|d|Add0~49_sumout\,
	cout => \dm2|d|Add0~50\);

-- Location: FF_X37_Y4_N38
\dm2|d|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~49_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(12));

-- Location: LABCELL_X37_Y4_N39
\dm2|d|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~45_sumout\ = SUM(( \dm2|d|counter\(13) ) + ( GND ) + ( \dm2|d|Add0~50\ ))
-- \dm2|d|Add0~46\ = CARRY(( \dm2|d|counter\(13) ) + ( GND ) + ( \dm2|d|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(13),
	cin => \dm2|d|Add0~50\,
	sumout => \dm2|d|Add0~45_sumout\,
	cout => \dm2|d|Add0~46\);

-- Location: FF_X37_Y4_N41
\dm2|d|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~45_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(13));

-- Location: LABCELL_X37_Y4_N42
\dm2|d|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~41_sumout\ = SUM(( \dm2|d|counter\(14) ) + ( GND ) + ( \dm2|d|Add0~46\ ))
-- \dm2|d|Add0~42\ = CARRY(( \dm2|d|counter\(14) ) + ( GND ) + ( \dm2|d|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(14),
	cin => \dm2|d|Add0~46\,
	sumout => \dm2|d|Add0~41_sumout\,
	cout => \dm2|d|Add0~42\);

-- Location: FF_X37_Y4_N44
\dm2|d|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~41_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(14));

-- Location: LABCELL_X37_Y4_N45
\dm2|d|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~37_sumout\ = SUM(( \dm2|d|counter\(15) ) + ( GND ) + ( \dm2|d|Add0~42\ ))
-- \dm2|d|Add0~38\ = CARRY(( \dm2|d|counter\(15) ) + ( GND ) + ( \dm2|d|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(15),
	cin => \dm2|d|Add0~42\,
	sumout => \dm2|d|Add0~37_sumout\,
	cout => \dm2|d|Add0~38\);

-- Location: FF_X37_Y4_N47
\dm2|d|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~37_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(15));

-- Location: LABCELL_X37_Y4_N48
\dm2|d|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~33_sumout\ = SUM(( \dm2|d|counter\(16) ) + ( GND ) + ( \dm2|d|Add0~38\ ))
-- \dm2|d|Add0~34\ = CARRY(( \dm2|d|counter\(16) ) + ( GND ) + ( \dm2|d|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(16),
	cin => \dm2|d|Add0~38\,
	sumout => \dm2|d|Add0~33_sumout\,
	cout => \dm2|d|Add0~34\);

-- Location: FF_X37_Y4_N50
\dm2|d|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~33_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(16));

-- Location: LABCELL_X37_Y4_N51
\dm2|d|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~29_sumout\ = SUM(( \dm2|d|counter\(17) ) + ( GND ) + ( \dm2|d|Add0~34\ ))
-- \dm2|d|Add0~30\ = CARRY(( \dm2|d|counter\(17) ) + ( GND ) + ( \dm2|d|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(17),
	cin => \dm2|d|Add0~34\,
	sumout => \dm2|d|Add0~29_sumout\,
	cout => \dm2|d|Add0~30\);

-- Location: FF_X37_Y4_N53
\dm2|d|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~29_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(17));

-- Location: LABCELL_X37_Y4_N54
\dm2|d|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~73_sumout\ = SUM(( \dm2|d|counter\(18) ) + ( GND ) + ( \dm2|d|Add0~30\ ))
-- \dm2|d|Add0~74\ = CARRY(( \dm2|d|counter\(18) ) + ( GND ) + ( \dm2|d|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(18),
	cin => \dm2|d|Add0~30\,
	sumout => \dm2|d|Add0~73_sumout\,
	cout => \dm2|d|Add0~74\);

-- Location: FF_X37_Y4_N55
\dm2|d|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~73_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(18));

-- Location: LABCELL_X37_Y4_N57
\dm2|d|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~85_sumout\ = SUM(( \dm2|d|counter\(19) ) + ( GND ) + ( \dm2|d|Add0~74\ ))
-- \dm2|d|Add0~86\ = CARRY(( \dm2|d|counter\(19) ) + ( GND ) + ( \dm2|d|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(19),
	cin => \dm2|d|Add0~74\,
	sumout => \dm2|d|Add0~85_sumout\,
	cout => \dm2|d|Add0~86\);

-- Location: FF_X37_Y4_N58
\dm2|d|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~85_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(19));

-- Location: LABCELL_X37_Y3_N0
\dm2|d|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~89_sumout\ = SUM(( \dm2|d|counter\(20) ) + ( GND ) + ( \dm2|d|Add0~86\ ))
-- \dm2|d|Add0~90\ = CARRY(( \dm2|d|counter\(20) ) + ( GND ) + ( \dm2|d|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(20),
	cin => \dm2|d|Add0~86\,
	sumout => \dm2|d|Add0~89_sumout\,
	cout => \dm2|d|Add0~90\);

-- Location: FF_X37_Y3_N2
\dm2|d|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~89_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(20));

-- Location: LABCELL_X37_Y3_N3
\dm2|d|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~93_sumout\ = SUM(( \dm2|d|counter\(21) ) + ( GND ) + ( \dm2|d|Add0~90\ ))
-- \dm2|d|Add0~94\ = CARRY(( \dm2|d|counter\(21) ) + ( GND ) + ( \dm2|d|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(21),
	cin => \dm2|d|Add0~90\,
	sumout => \dm2|d|Add0~93_sumout\,
	cout => \dm2|d|Add0~94\);

-- Location: FF_X37_Y3_N5
\dm2|d|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~93_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(21));

-- Location: LABCELL_X37_Y3_N6
\dm2|d|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~97_sumout\ = SUM(( \dm2|d|counter\(22) ) + ( GND ) + ( \dm2|d|Add0~94\ ))
-- \dm2|d|Add0~98\ = CARRY(( \dm2|d|counter\(22) ) + ( GND ) + ( \dm2|d|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(22),
	cin => \dm2|d|Add0~94\,
	sumout => \dm2|d|Add0~97_sumout\,
	cout => \dm2|d|Add0~98\);

-- Location: FF_X37_Y3_N8
\dm2|d|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~97_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(22));

-- Location: LABCELL_X37_Y3_N9
\dm2|d|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~65_sumout\ = SUM(( \dm2|d|counter\(23) ) + ( GND ) + ( \dm2|d|Add0~98\ ))
-- \dm2|d|Add0~66\ = CARRY(( \dm2|d|counter\(23) ) + ( GND ) + ( \dm2|d|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(23),
	cin => \dm2|d|Add0~98\,
	sumout => \dm2|d|Add0~65_sumout\,
	cout => \dm2|d|Add0~66\);

-- Location: FF_X37_Y3_N10
\dm2|d|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~65_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(23));

-- Location: LABCELL_X37_Y3_N12
\dm2|d|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~101_sumout\ = SUM(( \dm2|d|counter\(24) ) + ( GND ) + ( \dm2|d|Add0~66\ ))
-- \dm2|d|Add0~102\ = CARRY(( \dm2|d|counter\(24) ) + ( GND ) + ( \dm2|d|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(24),
	cin => \dm2|d|Add0~66\,
	sumout => \dm2|d|Add0~101_sumout\,
	cout => \dm2|d|Add0~102\);

-- Location: FF_X37_Y3_N14
\dm2|d|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~101_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(24));

-- Location: LABCELL_X37_Y3_N15
\dm2|d|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~57_sumout\ = SUM(( \dm2|d|counter\(25) ) + ( GND ) + ( \dm2|d|Add0~102\ ))
-- \dm2|d|Add0~58\ = CARRY(( \dm2|d|counter\(25) ) + ( GND ) + ( \dm2|d|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(25),
	cin => \dm2|d|Add0~102\,
	sumout => \dm2|d|Add0~57_sumout\,
	cout => \dm2|d|Add0~58\);

-- Location: FF_X37_Y3_N17
\dm2|d|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~57_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(25));

-- Location: LABCELL_X37_Y3_N18
\dm2|d|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~61_sumout\ = SUM(( \dm2|d|counter\(26) ) + ( GND ) + ( \dm2|d|Add0~58\ ))
-- \dm2|d|Add0~62\ = CARRY(( \dm2|d|counter\(26) ) + ( GND ) + ( \dm2|d|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(26),
	cin => \dm2|d|Add0~58\,
	sumout => \dm2|d|Add0~61_sumout\,
	cout => \dm2|d|Add0~62\);

-- Location: FF_X37_Y3_N20
\dm2|d|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~61_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(26));

-- Location: LABCELL_X37_Y3_N21
\dm2|d|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~69_sumout\ = SUM(( \dm2|d|counter\(27) ) + ( GND ) + ( \dm2|d|Add0~62\ ))
-- \dm2|d|Add0~70\ = CARRY(( \dm2|d|counter\(27) ) + ( GND ) + ( \dm2|d|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(27),
	cin => \dm2|d|Add0~62\,
	sumout => \dm2|d|Add0~69_sumout\,
	cout => \dm2|d|Add0~70\);

-- Location: FF_X37_Y3_N23
\dm2|d|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~69_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(27));

-- Location: LABCELL_X37_Y3_N24
\dm2|d|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~81_sumout\ = SUM(( \dm2|d|counter\(28) ) + ( GND ) + ( \dm2|d|Add0~70\ ))
-- \dm2|d|Add0~82\ = CARRY(( \dm2|d|counter\(28) ) + ( GND ) + ( \dm2|d|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(28),
	cin => \dm2|d|Add0~70\,
	sumout => \dm2|d|Add0~81_sumout\,
	cout => \dm2|d|Add0~82\);

-- Location: FF_X37_Y3_N26
\dm2|d|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~81_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(28));

-- Location: LABCELL_X37_Y3_N27
\dm2|d|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~105_sumout\ = SUM(( \dm2|d|counter\(29) ) + ( GND ) + ( \dm2|d|Add0~82\ ))
-- \dm2|d|Add0~106\ = CARRY(( \dm2|d|counter\(29) ) + ( GND ) + ( \dm2|d|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(29),
	cin => \dm2|d|Add0~82\,
	sumout => \dm2|d|Add0~105_sumout\,
	cout => \dm2|d|Add0~106\);

-- Location: FF_X37_Y3_N28
\dm2|d|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~105_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(29));

-- Location: LABCELL_X37_Y3_N36
\dm2|d|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Equal0~4_combout\ = ( !\dm2|d|counter\(10) & ( \dm2|d|counter\(1) & ( (!\dm2|d|counter\(2) & (!\dm2|d|counter\(24) & (\dm2|d|counter\(3) & !\dm2|d|counter\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm2|d|ALT_INV_counter\(2),
	datab => \dm2|d|ALT_INV_counter\(24),
	datac => \dm2|d|ALT_INV_counter\(3),
	datad => \dm2|d|ALT_INV_counter\(29),
	datae => \dm2|d|ALT_INV_counter\(10),
	dataf => \dm2|d|ALT_INV_counter\(1),
	combout => \dm2|d|Equal0~4_combout\);

-- Location: LABCELL_X36_Y4_N6
\dm2|d|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Equal0~1_combout\ = ( !\dm2|d|counter\(12) & ( !\dm2|d|counter\(15) & ( (!\dm2|d|counter\(13) & (!\dm2|d|counter\(14) & (!\dm2|d|counter\(17) & !\dm2|d|counter\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm2|d|ALT_INV_counter\(13),
	datab => \dm2|d|ALT_INV_counter\(14),
	datac => \dm2|d|ALT_INV_counter\(17),
	datad => \dm2|d|ALT_INV_counter\(16),
	datae => \dm2|d|ALT_INV_counter\(12),
	dataf => \dm2|d|ALT_INV_counter\(15),
	combout => \dm2|d|Equal0~1_combout\);

-- Location: LABCELL_X36_Y4_N12
\dm2|d|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Equal0~0_combout\ = ( !\dm2|d|counter\(7) & ( !\dm2|d|counter\(6) & ( (!\dm2|d|counter\(5) & (!\dm2|d|counter\(8) & (!\dm2|d|counter\(11) & !\dm2|d|counter\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm2|d|ALT_INV_counter\(5),
	datab => \dm2|d|ALT_INV_counter\(8),
	datac => \dm2|d|ALT_INV_counter\(11),
	datad => \dm2|d|ALT_INV_counter\(9),
	datae => \dm2|d|ALT_INV_counter\(7),
	dataf => \dm2|d|ALT_INV_counter\(6),
	combout => \dm2|d|Equal0~0_combout\);

-- Location: LABCELL_X37_Y3_N30
\dm2|d|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Add0~77_sumout\ = SUM(( \dm2|d|counter\(30) ) + ( GND ) + ( \dm2|d|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|ALT_INV_counter\(30),
	cin => \dm2|d|Add0~106\,
	sumout => \dm2|d|Add0~77_sumout\);

-- Location: FF_X37_Y3_N32
\dm2|d|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|Add0~77_sumout\,
	sclr => \dm2|d|counter[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|counter\(30));

-- Location: LABCELL_X37_Y3_N54
\dm2|d|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Equal0~3_combout\ = ( !\dm2|d|counter\(20) & ( !\dm2|d|counter\(19) & ( (!\dm2|d|counter\(21) & (!\dm2|d|counter\(30) & (!\dm2|d|counter\(28) & !\dm2|d|counter\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm2|d|ALT_INV_counter\(21),
	datab => \dm2|d|ALT_INV_counter\(30),
	datac => \dm2|d|ALT_INV_counter\(28),
	datad => \dm2|d|ALT_INV_counter\(22),
	datae => \dm2|d|ALT_INV_counter\(20),
	dataf => \dm2|d|ALT_INV_counter\(19),
	combout => \dm2|d|Equal0~3_combout\);

-- Location: LABCELL_X37_Y3_N48
\dm2|d|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Equal0~2_combout\ = ( !\dm2|d|counter\(27) & ( !\dm2|d|counter\(18) & ( (!\dm2|d|counter\(26) & (!\dm2|d|counter\(25) & (!\dm2|d|counter\(23) & !\dm2|d|counter\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm2|d|ALT_INV_counter\(26),
	datab => \dm2|d|ALT_INV_counter\(25),
	datac => \dm2|d|ALT_INV_counter\(23),
	datad => \dm2|d|ALT_INV_counter\(0),
	datae => \dm2|d|ALT_INV_counter\(27),
	dataf => \dm2|d|ALT_INV_counter\(18),
	combout => \dm2|d|Equal0~2_combout\);

-- Location: LABCELL_X36_Y4_N27
\dm2|d|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|Equal0~5_combout\ = ( \dm2|d|Equal0~2_combout\ & ( !\dm2|d|counter\(4) & ( (\dm2|d|Equal0~4_combout\ & (\dm2|d|Equal0~1_combout\ & (\dm2|d|Equal0~0_combout\ & \dm2|d|Equal0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm2|d|ALT_INV_Equal0~4_combout\,
	datab => \dm2|d|ALT_INV_Equal0~1_combout\,
	datac => \dm2|d|ALT_INV_Equal0~0_combout\,
	datad => \dm2|d|ALT_INV_Equal0~3_combout\,
	datae => \dm2|d|ALT_INV_Equal0~2_combout\,
	dataf => \dm2|d|ALT_INV_counter\(4),
	combout => \dm2|d|Equal0~5_combout\);

-- Location: LABCELL_X40_Y4_N39
\dm2|d|pwmSignal~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|pwmSignal~0_combout\ = ( \dm2|dispense~q\ ) # ( !\dm2|dispense~q\ & ( (!\dm2|d|Equal0~5_combout\ & \dm2|d|pwmSignal~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dm2|d|ALT_INV_Equal0~5_combout\,
	datad => \dm2|d|ALT_INV_pwmSignal~q\,
	dataf => \dm2|ALT_INV_dispense~q\,
	combout => \dm2|d|pwmSignal~0_combout\);

-- Location: FF_X40_Y4_N41
\dm2|d|pwmSignal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|pwmSignal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|pwmSignal~q\);

-- Location: LABCELL_X40_Y4_N30
\dm2|d|pwm1|port~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm2|d|pwm1|port~0_combout\ = ( \dm2|d|pwmSignal~q\ & ( !\dm2|d|pwm1|port~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm2|d|pwm1|ALT_INV_port~q\,
	dataf => \dm2|d|ALT_INV_pwmSignal~q\,
	combout => \dm2|d|pwm1|port~0_combout\);

-- Location: FF_X40_Y4_N31
\dm2|d|pwm1|port\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm2|d|pwm1|port~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm2|d|pwm1|port~q\);

-- Location: MLABCELL_X87_Y9_N12
\FSMClk|currentstate~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|currentstate~12_combout\ = ( !\FSMClk|currentstate.preSetMode~q\ & ( (\KEY[0]~input_o\ & (!\SW[9]~input_o\ & \FSMClk|currentstate.setMode~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \FSMClk|ALT_INV_currentstate.setMode~q\,
	dataf => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	combout => \FSMClk|currentstate~12_combout\);

-- Location: FF_X87_Y9_N14
\FSMClk|currentstate.clockMode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \FSMClk|currentstate~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FSMClk|currentstate.clockMode~q\);

-- Location: LABCELL_X88_Y9_N30
\FSMClk|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector4~0_combout\ = ( \setT|outSeconds\(1) & ( \Mc|counter\(1) & ( (!\FSMClk|currentstate.preSetMode~q\ & (!\FSMClk|currentstate.clockMode~q\ & (\FSMClk|currentstate.setMode~q\ & !\FSMClk|currentstate.updateMode~q\))) ) ) ) # ( 
-- !\setT|outSeconds\(1) & ( \Mc|counter\(1) & ( (!\FSMClk|currentstate.preSetMode~q\ & !\FSMClk|currentstate.clockMode~q\) ) ) ) # ( \setT|outSeconds\(1) & ( !\Mc|counter\(1) & ( (\FSMClk|currentstate.setMode~q\ & !\FSMClk|currentstate.updateMode~q\) ) ) ) 
-- # ( !\setT|outSeconds\(1) & ( !\Mc|counter\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000000010001000100010000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datae => \setT|ALT_INV_outSeconds\(1),
	dataf => \Mc|ALT_INV_counter\(1),
	combout => \FSMClk|Selector4~0_combout\);

-- Location: LABCELL_X88_Y8_N30
\FSMClk|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector5~0_combout\ = ( \Mc|counter\(0) & ( \setT|outSeconds\(0) & ( (!\FSMClk|currentstate.clockMode~q\ & (!\FSMClk|currentstate.updateMode~q\ & (\FSMClk|currentstate.setMode~q\ & !\FSMClk|currentstate.preSetMode~q\))) ) ) ) # ( !\Mc|counter\(0) 
-- & ( \setT|outSeconds\(0) & ( (!\FSMClk|currentstate.updateMode~q\ & \FSMClk|currentstate.setMode~q\) ) ) ) # ( \Mc|counter\(0) & ( !\setT|outSeconds\(0) & ( (!\FSMClk|currentstate.clockMode~q\ & !\FSMClk|currentstate.preSetMode~q\) ) ) ) # ( 
-- !\Mc|counter\(0) & ( !\setT|outSeconds\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101010100000000000001100000011000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datae => \Mc|ALT_INV_counter\(0),
	dataf => \setT|ALT_INV_outSeconds\(0),
	combout => \FSMClk|Selector5~0_combout\);

-- Location: LABCELL_X88_Y8_N33
\FSMClk|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector3~0_combout\ = ( \Mc|counter\(2) & ( \setT|outSeconds\(2) & ( (!\FSMClk|currentstate.clockMode~q\ & (!\FSMClk|currentstate.updateMode~q\ & (!\FSMClk|currentstate.preSetMode~q\ & \FSMClk|currentstate.setMode~q\))) ) ) ) # ( !\Mc|counter\(2) 
-- & ( \setT|outSeconds\(2) & ( (!\FSMClk|currentstate.updateMode~q\ & \FSMClk|currentstate.setMode~q\) ) ) ) # ( \Mc|counter\(2) & ( !\setT|outSeconds\(2) & ( (!\FSMClk|currentstate.clockMode~q\ & !\FSMClk|currentstate.preSetMode~q\) ) ) ) # ( 
-- !\Mc|counter\(2) & ( !\setT|outSeconds\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101000001010000000000000110011000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datae => \Mc|ALT_INV_counter\(2),
	dataf => \setT|ALT_INV_outSeconds\(2),
	combout => \FSMClk|Selector3~0_combout\);

-- Location: LABCELL_X88_Y9_N33
\FSMClk|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector2~0_combout\ = ( \setT|outSeconds\(3) & ( \Mc|counter\(3) & ( (!\FSMClk|currentstate.preSetMode~q\ & (!\FSMClk|currentstate.clockMode~q\ & (!\FSMClk|currentstate.updateMode~q\ & \FSMClk|currentstate.setMode~q\))) ) ) ) # ( 
-- !\setT|outSeconds\(3) & ( \Mc|counter\(3) & ( (!\FSMClk|currentstate.preSetMode~q\ & !\FSMClk|currentstate.clockMode~q\) ) ) ) # ( \setT|outSeconds\(3) & ( !\Mc|counter\(3) & ( (!\FSMClk|currentstate.updateMode~q\ & \FSMClk|currentstate.setMode~q\) ) ) ) 
-- # ( !\setT|outSeconds\(3) & ( !\Mc|counter\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000001111000010001000100010000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datae => \setT|ALT_INV_outSeconds\(3),
	dataf => \Mc|ALT_INV_counter\(3),
	combout => \FSMClk|Selector2~0_combout\);

-- Location: LABCELL_X88_Y11_N27
\h0|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|WideOr6~0_combout\ = ( \FSMClk|Selector2~0_combout\ & ( (!\FSMClk|Selector4~0_combout\ & ((\FSMClk|Selector3~0_combout\) # (\FSMClk|Selector5~0_combout\))) # (\FSMClk|Selector4~0_combout\ & ((!\FSMClk|Selector3~0_combout\))) ) ) # ( 
-- !\FSMClk|Selector2~0_combout\ & ( (!\FSMClk|Selector4~0_combout\) # ((!\FSMClk|Selector5~0_combout\) # (\FSMClk|Selector3~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011111111111011101111111101110111101010100111011110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector4~0_combout\,
	datab => \FSMClk|ALT_INV_Selector5~0_combout\,
	datad => \FSMClk|ALT_INV_Selector3~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector2~0_combout\,
	combout => \h0|WideOr6~0_combout\);

-- Location: LABCELL_X88_Y11_N6
\h0|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|WideOr5~0_combout\ = ( \FSMClk|Selector3~0_combout\ & ( (\FSMClk|Selector2~0_combout\ & ((!\FSMClk|Selector4~0_combout\) # (!\FSMClk|Selector5~0_combout\))) ) ) # ( !\FSMClk|Selector3~0_combout\ & ( (!\FSMClk|Selector5~0_combout\ & 
-- (!\FSMClk|Selector4~0_combout\ $ (!\FSMClk|Selector2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001001000010010000100100000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector4~0_combout\,
	datab => \FSMClk|ALT_INV_Selector5~0_combout\,
	datac => \FSMClk|ALT_INV_Selector2~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector3~0_combout\,
	combout => \h0|WideOr5~0_combout\);

-- Location: LABCELL_X88_Y11_N36
\h0|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|WideOr4~0_combout\ = ( \FSMClk|Selector3~0_combout\ & ( (!\FSMClk|Selector5~0_combout\ & ((\FSMClk|Selector2~0_combout\) # (\FSMClk|Selector4~0_combout\))) ) ) # ( !\FSMClk|Selector3~0_combout\ & ( (\FSMClk|Selector2~0_combout\ & 
-- ((!\FSMClk|Selector5~0_combout\) # (\FSMClk|Selector4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000011010000110101001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector4~0_combout\,
	datab => \FSMClk|ALT_INV_Selector5~0_combout\,
	datac => \FSMClk|ALT_INV_Selector2~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector3~0_combout\,
	combout => \h0|WideOr4~0_combout\);

-- Location: LABCELL_X88_Y11_N21
\h0|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|WideOr3~0_combout\ = ( \FSMClk|Selector2~0_combout\ & ( (!\FSMClk|Selector4~0_combout\ & (!\FSMClk|Selector5~0_combout\ & !\FSMClk|Selector3~0_combout\)) # (\FSMClk|Selector4~0_combout\ & (!\FSMClk|Selector5~0_combout\ $ 
-- (!\FSMClk|Selector3~0_combout\))) ) ) # ( !\FSMClk|Selector2~0_combout\ & ( (!\FSMClk|Selector4~0_combout\ & (!\FSMClk|Selector5~0_combout\ $ (\FSMClk|Selector3~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000100010100010000010001010011001010001001001100101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector4~0_combout\,
	datab => \FSMClk|ALT_INV_Selector5~0_combout\,
	datad => \FSMClk|ALT_INV_Selector3~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector2~0_combout\,
	combout => \h0|WideOr3~0_combout\);

-- Location: LABCELL_X88_Y11_N51
\h0|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|WideOr2~0_combout\ = ( \FSMClk|Selector2~0_combout\ & ( (!\FSMClk|Selector4~0_combout\ & (\FSMClk|Selector5~0_combout\ & \FSMClk|Selector3~0_combout\)) ) ) # ( !\FSMClk|Selector2~0_combout\ & ( (!\FSMClk|Selector3~0_combout\ & 
-- ((!\FSMClk|Selector4~0_combout\) # (\FSMClk|Selector5~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000000101011110000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector4~0_combout\,
	datac => \FSMClk|ALT_INV_Selector5~0_combout\,
	datad => \FSMClk|ALT_INV_Selector3~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector2~0_combout\,
	combout => \h0|WideOr2~0_combout\);

-- Location: LABCELL_X88_Y11_N54
\h0|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|WideOr1~0_combout\ = ( \FSMClk|Selector3~0_combout\ & ( (!\FSMClk|Selector2~0_combout\ & (!\FSMClk|Selector5~0_combout\ & !\FSMClk|Selector4~0_combout\)) ) ) # ( !\FSMClk|Selector3~0_combout\ & ( (!\FSMClk|Selector2~0_combout\ & 
-- ((!\FSMClk|Selector4~0_combout\) # (\FSMClk|Selector5~0_combout\))) # (\FSMClk|Selector2~0_combout\ & (!\FSMClk|Selector5~0_combout\ $ (!\FSMClk|Selector4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011011010110110101101101011011010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector2~0_combout\,
	datab => \FSMClk|ALT_INV_Selector5~0_combout\,
	datac => \FSMClk|ALT_INV_Selector4~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector3~0_combout\,
	combout => \h0|WideOr1~0_combout\);

-- Location: LABCELL_X88_Y11_N57
\h0|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|WideOr0~0_combout\ = ( \FSMClk|Selector3~0_combout\ & ( (!\FSMClk|Selector5~0_combout\ & (!\FSMClk|Selector2~0_combout\ $ (\FSMClk|Selector4~0_combout\))) ) ) # ( !\FSMClk|Selector3~0_combout\ & ( (\FSMClk|Selector4~0_combout\ & 
-- (!\FSMClk|Selector2~0_combout\ $ (\FSMClk|Selector5~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100001001000010010000100110000100100001001000010010000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector2~0_combout\,
	datab => \FSMClk|ALT_INV_Selector5~0_combout\,
	datac => \FSMClk|ALT_INV_Selector4~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector3~0_combout\,
	combout => \h0|WideOr0~0_combout\);

-- Location: LABCELL_X88_Y9_N39
\FSMClk|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector0~0_combout\ = ( \setT|outSeconds\(5) & ( \Mc|counter\(5) & ( (!\FSMClk|currentstate.setMode~q\) # (((\FSMClk|currentstate.preSetMode~q\) # (\FSMClk|currentstate.updateMode~q\)) # (\FSMClk|currentstate.clockMode~q\)) ) ) ) # ( 
-- !\setT|outSeconds\(5) & ( \Mc|counter\(5) & ( (\FSMClk|currentstate.preSetMode~q\) # (\FSMClk|currentstate.clockMode~q\) ) ) ) # ( \setT|outSeconds\(5) & ( !\Mc|counter\(5) & ( (!\FSMClk|currentstate.setMode~q\) # (\FSMClk|currentstate.updateMode~q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111100110011111111111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datae => \setT|ALT_INV_outSeconds\(5),
	dataf => \Mc|ALT_INV_counter\(5),
	combout => \FSMClk|Selector0~0_combout\);

-- Location: MLABCELL_X87_Y9_N15
\FSMClk|outhours~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|outhours~4_combout\ = ( !\FSMClk|currentstate.updateMode~q\ & ( \FSMClk|currentstate.setMode~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \FSMClk|ALT_INV_currentstate.setMode~q\,
	dataf => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	combout => \FSMClk|outhours~4_combout\);

-- Location: MLABCELL_X87_Y10_N51
\FSMClk|outhours~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|outhours~5_combout\ = ( !\FSMClk|currentstate.clockMode~q\ & ( !\FSMClk|currentstate.preSetMode~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	dataf => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	combout => \FSMClk|outhours~5_combout\);

-- Location: MLABCELL_X87_Y10_N36
\h1|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|Decoder0~0_combout\ = ( \Mc|counter\(4) & ( \FSMClk|outhours~5_combout\ & ( (!\FSMClk|outhours~4_combout\ & ((\setT|outSeconds\(4)) # (\setT|outSeconds\(5)))) ) ) ) # ( !\Mc|counter\(4) & ( \FSMClk|outhours~5_combout\ & ( (!\FSMClk|outhours~4_combout\ 
-- & ((\setT|outSeconds\(4)) # (\setT|outSeconds\(5)))) ) ) ) # ( \Mc|counter\(4) & ( !\FSMClk|outhours~5_combout\ ) ) # ( !\Mc|counter\(4) & ( !\FSMClk|outhours~5_combout\ & ( ((!\FSMClk|outhours~4_combout\ & ((\setT|outSeconds\(4)) # 
-- (\setT|outSeconds\(5))))) # (\Mc|counter\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110011111111111111111111111101001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \setT|ALT_INV_outSeconds\(5),
	datab => \FSMClk|ALT_INV_outhours~4_combout\,
	datac => \setT|ALT_INV_outSeconds\(4),
	datad => \Mc|ALT_INV_counter\(5),
	datae => \Mc|ALT_INV_counter\(4),
	dataf => \FSMClk|ALT_INV_outhours~5_combout\,
	combout => \h1|Decoder0~0_combout\);

-- Location: LABCELL_X88_Y9_N36
\FSMClk|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector1~0_combout\ = ( \setT|outSeconds\(4) & ( \Mc|counter\(4) & ( (!\FSMClk|currentstate.setMode~q\) # (((\FSMClk|currentstate.updateMode~q\) # (\FSMClk|currentstate.preSetMode~q\)) # (\FSMClk|currentstate.clockMode~q\)) ) ) ) # ( 
-- !\setT|outSeconds\(4) & ( \Mc|counter\(4) & ( (\FSMClk|currentstate.preSetMode~q\) # (\FSMClk|currentstate.clockMode~q\) ) ) ) # ( \setT|outSeconds\(4) & ( !\Mc|counter\(4) & ( (!\FSMClk|currentstate.setMode~q\) # (\FSMClk|currentstate.updateMode~q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101111111100111111001111111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datae => \setT|ALT_INV_outSeconds\(4),
	dataf => \Mc|ALT_INV_counter\(4),
	combout => \FSMClk|Selector1~0_combout\);

-- Location: MLABCELL_X87_Y10_N54
\h1|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|Decoder0~1_combout\ = ( \Mc|counter\(4) & ( \setT|outSeconds\(5) & ( (\FSMClk|outhours~4_combout\ & (!\FSMClk|outhours~5_combout\ & !\Mc|counter\(5))) ) ) ) # ( \Mc|counter\(4) & ( !\setT|outSeconds\(5) & ( (!\FSMClk|outhours~5_combout\ & 
-- (((!\Mc|counter\(5))))) # (\FSMClk|outhours~5_combout\ & (\setT|outSeconds\(4) & (!\FSMClk|outhours~4_combout\))) ) ) ) # ( !\Mc|counter\(4) & ( !\setT|outSeconds\(5) & ( (\setT|outSeconds\(4) & (!\FSMClk|outhours~4_combout\ & ((!\Mc|counter\(5)) # 
-- (\FSMClk|outhours~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000100111101000000010000000000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \setT|ALT_INV_outSeconds\(4),
	datab => \FSMClk|ALT_INV_outhours~4_combout\,
	datac => \FSMClk|ALT_INV_outhours~5_combout\,
	datad => \Mc|ALT_INV_counter\(5),
	datae => \Mc|ALT_INV_counter\(4),
	dataf => \setT|ALT_INV_outSeconds\(5),
	combout => \h1|Decoder0~1_combout\);

-- Location: MLABCELL_X87_Y10_N12
\h1|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|Decoder0~2_combout\ = ( \Mc|counter\(4) & ( \setT|outSeconds\(5) & ( (!\setT|outSeconds\(4) & (!\FSMClk|outhours~4_combout\ & \FSMClk|outhours~5_combout\)) ) ) ) # ( !\Mc|counter\(4) & ( \setT|outSeconds\(5) & ( (!\FSMClk|outhours~4_combout\ & 
-- (!\setT|outSeconds\(4))) # (\FSMClk|outhours~4_combout\ & (((!\FSMClk|outhours~5_combout\ & \Mc|counter\(5))))) ) ) ) # ( !\Mc|counter\(4) & ( !\setT|outSeconds\(5) & ( (!\FSMClk|outhours~5_combout\ & (\Mc|counter\(5) & ((!\setT|outSeconds\(4)) # 
-- (\FSMClk|outhours~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000000000010001000101110000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \setT|ALT_INV_outSeconds\(4),
	datab => \FSMClk|ALT_INV_outhours~4_combout\,
	datac => \FSMClk|ALT_INV_outhours~5_combout\,
	datad => \Mc|ALT_INV_counter\(5),
	datae => \Mc|ALT_INV_counter\(4),
	dataf => \setT|ALT_INV_outSeconds\(5),
	combout => \h1|Decoder0~2_combout\);

-- Location: LABCELL_X85_Y8_N15
\FSMClk|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector11~0_combout\ = ( \setT|outMinutes\(0) & ( \Hc|counter\(0) & ( (!\FSMClk|currentstate.updateMode~q\ & (\FSMClk|currentstate.setMode~q\ & (!\FSMClk|currentstate.preSetMode~q\ & !\FSMClk|currentstate.clockMode~q\))) ) ) ) # ( 
-- !\setT|outMinutes\(0) & ( \Hc|counter\(0) & ( (!\FSMClk|currentstate.preSetMode~q\ & !\FSMClk|currentstate.clockMode~q\) ) ) ) # ( \setT|outMinutes\(0) & ( !\Hc|counter\(0) & ( (!\FSMClk|currentstate.updateMode~q\ & \FSMClk|currentstate.setMode~q\) ) ) ) 
-- # ( !\setT|outMinutes\(0) & ( !\Hc|counter\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001000100010001011110000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datae => \setT|ALT_INV_outMinutes\(0),
	dataf => \Hc|ALT_INV_counter\(0),
	combout => \FSMClk|Selector11~0_combout\);

-- Location: LABCELL_X85_Y8_N12
\FSMClk|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector10~0_combout\ = ( \setT|outMinutes\(1) & ( \Hc|counter\(1) & ( (!\FSMClk|currentstate.updateMode~q\ & (\FSMClk|currentstate.setMode~q\ & (!\FSMClk|currentstate.clockMode~q\ & !\FSMClk|currentstate.preSetMode~q\))) ) ) ) # ( 
-- !\setT|outMinutes\(1) & ( \Hc|counter\(1) & ( (!\FSMClk|currentstate.clockMode~q\ & !\FSMClk|currentstate.preSetMode~q\) ) ) ) # ( \setT|outMinutes\(1) & ( !\Hc|counter\(1) & ( (!\FSMClk|currentstate.updateMode~q\ & \FSMClk|currentstate.setMode~q\) ) ) ) 
-- # ( !\setT|outMinutes\(1) & ( !\Hc|counter\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001000100010001011110000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datae => \setT|ALT_INV_outMinutes\(1),
	dataf => \Hc|ALT_INV_counter\(1),
	combout => \FSMClk|Selector10~0_combout\);

-- Location: MLABCELL_X87_Y8_N18
\FSMClk|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector8~0_combout\ = ( \setT|outMinutes\(3) & ( \Hc|counter\(3) & ( (!\FSMClk|currentstate.updateMode~q\ & (\FSMClk|currentstate.setMode~q\ & (!\FSMClk|currentstate.preSetMode~q\ & !\FSMClk|currentstate.clockMode~q\))) ) ) ) # ( 
-- !\setT|outMinutes\(3) & ( \Hc|counter\(3) & ( (!\FSMClk|currentstate.preSetMode~q\ & !\FSMClk|currentstate.clockMode~q\) ) ) ) # ( \setT|outMinutes\(3) & ( !\Hc|counter\(3) & ( (!\FSMClk|currentstate.updateMode~q\ & \FSMClk|currentstate.setMode~q\) ) ) ) 
-- # ( !\setT|outMinutes\(3) & ( !\Hc|counter\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001000100010001011110000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datae => \setT|ALT_INV_outMinutes\(3),
	dataf => \Hc|ALT_INV_counter\(3),
	combout => \FSMClk|Selector8~0_combout\);

-- Location: MLABCELL_X87_Y8_N21
\FSMClk|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector9~0_combout\ = ( \setT|outMinutes\(2) & ( \Hc|counter\(2) & ( (!\FSMClk|currentstate.updateMode~q\ & (\FSMClk|currentstate.setMode~q\ & (!\FSMClk|currentstate.clockMode~q\ & !\FSMClk|currentstate.preSetMode~q\))) ) ) ) # ( 
-- !\setT|outMinutes\(2) & ( \Hc|counter\(2) & ( (!\FSMClk|currentstate.clockMode~q\ & !\FSMClk|currentstate.preSetMode~q\) ) ) ) # ( \setT|outMinutes\(2) & ( !\Hc|counter\(2) & ( (!\FSMClk|currentstate.updateMode~q\ & \FSMClk|currentstate.setMode~q\) ) ) ) 
-- # ( !\setT|outMinutes\(2) & ( !\Hc|counter\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001000100010001011110000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datae => \setT|ALT_INV_outMinutes\(2),
	dataf => \Hc|ALT_INV_counter\(2),
	combout => \FSMClk|Selector9~0_combout\);

-- Location: LABCELL_X88_Y11_N15
\h2|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h2|WideOr6~0_combout\ = ( \FSMClk|Selector9~0_combout\ & ( (!\FSMClk|Selector10~0_combout\) # (!\FSMClk|Selector8~0_combout\) ) ) # ( !\FSMClk|Selector9~0_combout\ & ( (!\FSMClk|Selector11~0_combout\ & ((!\FSMClk|Selector8~0_combout\) # 
-- (\FSMClk|Selector10~0_combout\))) # (\FSMClk|Selector11~0_combout\ & ((!\FSMClk|Selector10~0_combout\) # (\FSMClk|Selector8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110011111100111111001111110011111111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector11~0_combout\,
	datab => \FSMClk|ALT_INV_Selector10~0_combout\,
	datac => \FSMClk|ALT_INV_Selector8~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector9~0_combout\,
	combout => \h2|WideOr6~0_combout\);

-- Location: LABCELL_X88_Y11_N30
\h2|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h2|WideOr5~0_combout\ = (!\FSMClk|Selector11~0_combout\ & (!\FSMClk|Selector8~0_combout\ $ (((!\FSMClk|Selector10~0_combout\) # (\FSMClk|Selector9~0_combout\))))) # (\FSMClk|Selector11~0_combout\ & (!\FSMClk|Selector10~0_combout\ & 
-- (\FSMClk|Selector9~0_combout\ & \FSMClk|Selector8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010001110001000001000111000100000100011100010000010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector11~0_combout\,
	datab => \FSMClk|ALT_INV_Selector10~0_combout\,
	datac => \FSMClk|ALT_INV_Selector9~0_combout\,
	datad => \FSMClk|ALT_INV_Selector8~0_combout\,
	combout => \h2|WideOr5~0_combout\);

-- Location: LABCELL_X88_Y11_N33
\h2|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h2|WideOr4~0_combout\ = ( \FSMClk|Selector9~0_combout\ & ( (!\FSMClk|Selector11~0_combout\ & ((\FSMClk|Selector8~0_combout\) # (\FSMClk|Selector10~0_combout\))) ) ) # ( !\FSMClk|Selector9~0_combout\ & ( (\FSMClk|Selector8~0_combout\ & 
-- ((!\FSMClk|Selector11~0_combout\) # (\FSMClk|Selector10~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector11~0_combout\,
	datab => \FSMClk|ALT_INV_Selector10~0_combout\,
	datac => \FSMClk|ALT_INV_Selector8~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector9~0_combout\,
	combout => \h2|WideOr4~0_combout\);

-- Location: LABCELL_X88_Y11_N0
\h2|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h2|WideOr3~0_combout\ = ( \FSMClk|Selector9~0_combout\ & ( (!\FSMClk|Selector10~0_combout\ & (\FSMClk|Selector11~0_combout\ & !\FSMClk|Selector8~0_combout\)) # (\FSMClk|Selector10~0_combout\ & (!\FSMClk|Selector11~0_combout\ & 
-- \FSMClk|Selector8~0_combout\)) ) ) # ( !\FSMClk|Selector9~0_combout\ & ( (!\FSMClk|Selector10~0_combout\ & (!\FSMClk|Selector11~0_combout\)) # (\FSMClk|Selector10~0_combout\ & (\FSMClk|Selector11~0_combout\ & \FSMClk|Selector8~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000011110000001100001100001100001100000000110000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \FSMClk|ALT_INV_Selector10~0_combout\,
	datac => \FSMClk|ALT_INV_Selector11~0_combout\,
	datad => \FSMClk|ALT_INV_Selector8~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector9~0_combout\,
	combout => \h2|WideOr3~0_combout\);

-- Location: LABCELL_X88_Y11_N3
\h2|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h2|WideOr2~0_combout\ = ( \FSMClk|Selector9~0_combout\ & ( (\FSMClk|Selector11~0_combout\ & (!\FSMClk|Selector10~0_combout\ & \FSMClk|Selector8~0_combout\)) ) ) # ( !\FSMClk|Selector9~0_combout\ & ( (!\FSMClk|Selector8~0_combout\ & 
-- ((!\FSMClk|Selector10~0_combout\) # (\FSMClk|Selector11~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000110100001101000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector11~0_combout\,
	datab => \FSMClk|ALT_INV_Selector10~0_combout\,
	datac => \FSMClk|ALT_INV_Selector8~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector9~0_combout\,
	combout => \h2|WideOr2~0_combout\);

-- Location: LABCELL_X88_Y11_N42
\h2|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h2|WideOr1~0_combout\ = ( \FSMClk|Selector8~0_combout\ & ( (!\FSMClk|Selector9~0_combout\ & (!\FSMClk|Selector10~0_combout\ $ (!\FSMClk|Selector11~0_combout\))) ) ) # ( !\FSMClk|Selector8~0_combout\ & ( (!\FSMClk|Selector11~0_combout\ & 
-- ((!\FSMClk|Selector10~0_combout\))) # (\FSMClk|Selector11~0_combout\ & (!\FSMClk|Selector9~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101011001010001010000010100011001010110010100010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector9~0_combout\,
	datab => \FSMClk|ALT_INV_Selector10~0_combout\,
	datac => \FSMClk|ALT_INV_Selector11~0_combout\,
	datae => \FSMClk|ALT_INV_Selector8~0_combout\,
	combout => \h2|WideOr1~0_combout\);

-- Location: LABCELL_X88_Y11_N12
\h2|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h2|WideOr0~0_combout\ = ( \FSMClk|Selector9~0_combout\ & ( (!\FSMClk|Selector11~0_combout\ & (!\FSMClk|Selector10~0_combout\ $ (\FSMClk|Selector8~0_combout\))) ) ) # ( !\FSMClk|Selector9~0_combout\ & ( (\FSMClk|Selector10~0_combout\ & 
-- (!\FSMClk|Selector11~0_combout\ $ (\FSMClk|Selector8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000010001001000100001000110001000001000101000100000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector11~0_combout\,
	datab => \FSMClk|ALT_INV_Selector10~0_combout\,
	datad => \FSMClk|ALT_INV_Selector8~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector9~0_combout\,
	combout => \h2|WideOr0~0_combout\);

-- Location: LABCELL_X85_Y8_N33
\FSMClk|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector6~0_combout\ = ( \setT|outMinutes\(5) & ( \Hc|counter\(5) & ( (((!\FSMClk|currentstate.setMode~q\) # (\FSMClk|currentstate.clockMode~q\)) # (\FSMClk|currentstate.preSetMode~q\)) # (\FSMClk|currentstate.updateMode~q\) ) ) ) # ( 
-- !\setT|outMinutes\(5) & ( \Hc|counter\(5) & ( (\FSMClk|currentstate.clockMode~q\) # (\FSMClk|currentstate.preSetMode~q\) ) ) ) # ( \setT|outMinutes\(5) & ( !\Hc|counter\(5) & ( (!\FSMClk|currentstate.setMode~q\) # (\FSMClk|currentstate.updateMode~q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011111010100110011111111111111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datae => \setT|ALT_INV_outMinutes\(5),
	dataf => \Hc|ALT_INV_counter\(5),
	combout => \FSMClk|Selector6~0_combout\);

-- Location: LABCELL_X85_Y8_N24
\h3|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h3|Decoder0~0_combout\ = ( \FSMClk|outhours~5_combout\ & ( \Hc|counter\(5) & ( (!\FSMClk|outhours~4_combout\ & ((\setT|outMinutes\(4)) # (\setT|outMinutes\(5)))) ) ) ) # ( !\FSMClk|outhours~5_combout\ & ( \Hc|counter\(5) ) ) # ( 
-- \FSMClk|outhours~5_combout\ & ( !\Hc|counter\(5) & ( (!\FSMClk|outhours~4_combout\ & ((\setT|outMinutes\(4)) # (\setT|outMinutes\(5)))) ) ) ) # ( !\FSMClk|outhours~5_combout\ & ( !\Hc|counter\(5) & ( ((!\FSMClk|outhours~4_combout\ & 
-- ((\setT|outMinutes\(4)) # (\setT|outMinutes\(5))))) # (\Hc|counter\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111110101111001000101010101011111111111111110010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_outhours~4_combout\,
	datab => \setT|ALT_INV_outMinutes\(5),
	datac => \Hc|ALT_INV_counter\(4),
	datad => \setT|ALT_INV_outMinutes\(4),
	datae => \FSMClk|ALT_INV_outhours~5_combout\,
	dataf => \Hc|ALT_INV_counter\(5),
	combout => \h3|Decoder0~0_combout\);

-- Location: LABCELL_X85_Y8_N30
\FSMClk|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector7~0_combout\ = ( \setT|outMinutes\(4) & ( \Hc|counter\(4) & ( (((!\FSMClk|currentstate.setMode~q\) # (\FSMClk|currentstate.clockMode~q\)) # (\FSMClk|currentstate.preSetMode~q\)) # (\FSMClk|currentstate.updateMode~q\) ) ) ) # ( 
-- !\setT|outMinutes\(4) & ( \Hc|counter\(4) & ( (\FSMClk|currentstate.clockMode~q\) # (\FSMClk|currentstate.preSetMode~q\) ) ) ) # ( \setT|outMinutes\(4) & ( !\Hc|counter\(4) & ( (!\FSMClk|currentstate.setMode~q\) # (\FSMClk|currentstate.updateMode~q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100111111001111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datae => \setT|ALT_INV_outMinutes\(4),
	dataf => \Hc|ALT_INV_counter\(4),
	combout => \FSMClk|Selector7~0_combout\);

-- Location: LABCELL_X85_Y8_N54
\h3|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \h3|Decoder0~1_combout\ = ( \Hc|counter\(5) & ( \Hc|counter\(4) & ( (\FSMClk|outhours~5_combout\ & (\setT|outMinutes\(4) & (!\FSMClk|outhours~4_combout\ & !\setT|outMinutes\(5)))) ) ) ) # ( !\Hc|counter\(5) & ( \Hc|counter\(4) & ( 
-- (!\FSMClk|outhours~4_combout\ & (!\setT|outMinutes\(5) & ((!\FSMClk|outhours~5_combout\) # (\setT|outMinutes\(4))))) # (\FSMClk|outhours~4_combout\ & (!\FSMClk|outhours~5_combout\)) ) ) ) # ( \Hc|counter\(5) & ( !\Hc|counter\(4) & ( 
-- (\FSMClk|outhours~5_combout\ & (\setT|outMinutes\(4) & (!\FSMClk|outhours~4_combout\ & !\setT|outMinutes\(5)))) ) ) ) # ( !\Hc|counter\(5) & ( !\Hc|counter\(4) & ( (\setT|outMinutes\(4) & (!\FSMClk|outhours~4_combout\ & !\setT|outMinutes\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000000100000000000010111010000010100001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_outhours~5_combout\,
	datab => \setT|ALT_INV_outMinutes\(4),
	datac => \FSMClk|ALT_INV_outhours~4_combout\,
	datad => \setT|ALT_INV_outMinutes\(5),
	datae => \Hc|ALT_INV_counter\(5),
	dataf => \Hc|ALT_INV_counter\(4),
	combout => \h3|Decoder0~1_combout\);

-- Location: LABCELL_X85_Y8_N48
\h3|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \h3|Decoder0~2_combout\ = ( \FSMClk|outhours~5_combout\ & ( \Hc|counter\(5) & ( (!\setT|outMinutes\(4) & (!\FSMClk|outhours~4_combout\ & \setT|outMinutes\(5))) ) ) ) # ( !\FSMClk|outhours~5_combout\ & ( \Hc|counter\(5) & ( (!\Hc|counter\(4) & 
-- ((!\setT|outMinutes\(4)) # (\FSMClk|outhours~4_combout\))) ) ) ) # ( \FSMClk|outhours~5_combout\ & ( !\Hc|counter\(5) & ( (!\setT|outMinutes\(4) & (!\FSMClk|outhours~4_combout\ & \setT|outMinutes\(5))) ) ) ) # ( !\FSMClk|outhours~5_combout\ & ( 
-- !\Hc|counter\(5) & ( (!\Hc|counter\(4) & (!\setT|outMinutes\(4) & (!\FSMClk|outhours~4_combout\ & \setT|outMinutes\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001100000010001010100010100000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Hc|ALT_INV_counter\(4),
	datab => \setT|ALT_INV_outMinutes\(4),
	datac => \FSMClk|ALT_INV_outhours~4_combout\,
	datad => \setT|ALT_INV_outMinutes\(5),
	datae => \FSMClk|ALT_INV_outhours~5_combout\,
	dataf => \Hc|ALT_INV_counter\(5),
	combout => \h3|Decoder0~2_combout\);

-- Location: MLABCELL_X87_Y10_N0
\FSMClk|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector16~0_combout\ = ( \setT|outHours\(0) & ( \H|hours\(0) & ( (!\FSMClk|currentstate.clockMode~q\ & (\FSMClk|currentstate.setMode~q\ & (!\FSMClk|currentstate.updateMode~q\ & !\FSMClk|currentstate.preSetMode~q\))) ) ) ) # ( !\setT|outHours\(0) 
-- & ( \H|hours\(0) & ( (!\FSMClk|currentstate.clockMode~q\ & !\FSMClk|currentstate.preSetMode~q\) ) ) ) # ( \setT|outHours\(0) & ( !\H|hours\(0) & ( (\FSMClk|currentstate.setMode~q\ & !\FSMClk|currentstate.updateMode~q\) ) ) ) # ( !\setT|outHours\(0) & ( 
-- !\H|hours\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001100000011000010101010000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datae => \setT|ALT_INV_outHours\(0),
	dataf => \H|ALT_INV_hours\(0),
	combout => \FSMClk|Selector16~0_combout\);

-- Location: MLABCELL_X87_Y10_N6
\FSMClk|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector14~0_combout\ = ( \setT|outHours\(2) & ( \H|hours\(2) & ( (!\FSMClk|currentstate.updateMode~q\ & (\FSMClk|currentstate.setMode~q\ & (!\FSMClk|currentstate.clockMode~q\ & !\FSMClk|currentstate.preSetMode~q\))) ) ) ) # ( !\setT|outHours\(2) 
-- & ( \H|hours\(2) & ( (!\FSMClk|currentstate.clockMode~q\ & !\FSMClk|currentstate.preSetMode~q\) ) ) ) # ( \setT|outHours\(2) & ( !\H|hours\(2) & ( (!\FSMClk|currentstate.updateMode~q\ & \FSMClk|currentstate.setMode~q\) ) ) ) # ( !\setT|outHours\(2) & ( 
-- !\H|hours\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001000100010001011110000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datae => \setT|ALT_INV_outHours\(2),
	dataf => \H|ALT_INV_hours\(2),
	combout => \FSMClk|Selector14~0_combout\);

-- Location: MLABCELL_X87_Y10_N9
\FSMClk|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector13~0_combout\ = ( \setT|outHours\(3) & ( \H|hours\(3) & ( (!\FSMClk|currentstate.updateMode~q\ & (\FSMClk|currentstate.setMode~q\ & (!\FSMClk|currentstate.preSetMode~q\ & !\FSMClk|currentstate.clockMode~q\))) ) ) ) # ( !\setT|outHours\(3) 
-- & ( \H|hours\(3) & ( (!\FSMClk|currentstate.preSetMode~q\ & !\FSMClk|currentstate.clockMode~q\) ) ) ) # ( \setT|outHours\(3) & ( !\H|hours\(3) & ( (!\FSMClk|currentstate.updateMode~q\ & \FSMClk|currentstate.setMode~q\) ) ) ) # ( !\setT|outHours\(3) & ( 
-- !\H|hours\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001000100010001011110000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datae => \setT|ALT_INV_outHours\(3),
	dataf => \H|ALT_INV_hours\(3),
	combout => \FSMClk|Selector13~0_combout\);

-- Location: MLABCELL_X87_Y10_N3
\FSMClk|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector15~0_combout\ = ( \setT|outHours\(1) & ( \H|hours\(1) & ( (!\FSMClk|currentstate.clockMode~q\ & (\FSMClk|currentstate.setMode~q\ & (!\FSMClk|currentstate.preSetMode~q\ & !\FSMClk|currentstate.updateMode~q\))) ) ) ) # ( !\setT|outHours\(1) 
-- & ( \H|hours\(1) & ( (!\FSMClk|currentstate.clockMode~q\ & !\FSMClk|currentstate.preSetMode~q\) ) ) ) # ( \setT|outHours\(1) & ( !\H|hours\(1) & ( (\FSMClk|currentstate.setMode~q\ & !\FSMClk|currentstate.updateMode~q\) ) ) ) # ( !\setT|outHours\(1) & ( 
-- !\H|hours\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001100110000000010100000101000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datae => \setT|ALT_INV_outHours\(1),
	dataf => \H|ALT_INV_hours\(1),
	combout => \FSMClk|Selector15~0_combout\);

-- Location: MLABCELL_X87_Y10_N33
\h4|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|WideOr6~0_combout\ = (!\FSMClk|Selector16~0_combout\ & ((!\FSMClk|Selector13~0_combout\) # (!\FSMClk|Selector14~0_combout\ $ (!\FSMClk|Selector15~0_combout\)))) # (\FSMClk|Selector16~0_combout\ & ((!\FSMClk|Selector15~0_combout\) # 
-- (!\FSMClk|Selector14~0_combout\ $ (!\FSMClk|Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011110111100111101111011110011110111101111001111011110111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector16~0_combout\,
	datab => \FSMClk|ALT_INV_Selector14~0_combout\,
	datac => \FSMClk|ALT_INV_Selector13~0_combout\,
	datad => \FSMClk|ALT_INV_Selector15~0_combout\,
	combout => \h4|WideOr6~0_combout\);

-- Location: MLABCELL_X87_Y10_N30
\h4|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|WideOr5~0_combout\ = ( \FSMClk|Selector13~0_combout\ & ( (!\FSMClk|Selector14~0_combout\ & (!\FSMClk|Selector16~0_combout\ & !\FSMClk|Selector15~0_combout\)) # (\FSMClk|Selector14~0_combout\ & ((!\FSMClk|Selector16~0_combout\) # 
-- (!\FSMClk|Selector15~0_combout\))) ) ) # ( !\FSMClk|Selector13~0_combout\ & ( (!\FSMClk|Selector14~0_combout\ & (!\FSMClk|Selector16~0_combout\ & \FSMClk|Selector15~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000011110011001100001111001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \FSMClk|ALT_INV_Selector14~0_combout\,
	datac => \FSMClk|ALT_INV_Selector16~0_combout\,
	datad => \FSMClk|ALT_INV_Selector15~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector13~0_combout\,
	combout => \h4|WideOr5~0_combout\);

-- Location: MLABCELL_X87_Y10_N24
\h4|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|WideOr4~0_combout\ = ( \FSMClk|Selector13~0_combout\ & ( (!\FSMClk|Selector16~0_combout\) # ((!\FSMClk|Selector14~0_combout\ & \FSMClk|Selector15~0_combout\)) ) ) # ( !\FSMClk|Selector13~0_combout\ & ( (!\FSMClk|Selector16~0_combout\ & 
-- (\FSMClk|Selector14~0_combout\ & \FSMClk|Selector15~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010101110101011101010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector16~0_combout\,
	datab => \FSMClk|ALT_INV_Selector14~0_combout\,
	datac => \FSMClk|ALT_INV_Selector15~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector13~0_combout\,
	combout => \h4|WideOr4~0_combout\);

-- Location: MLABCELL_X87_Y10_N45
\h4|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|WideOr3~0_combout\ = (!\FSMClk|Selector15~0_combout\ & ((!\FSMClk|Selector16~0_combout\ & (!\FSMClk|Selector14~0_combout\)) # (\FSMClk|Selector16~0_combout\ & (\FSMClk|Selector14~0_combout\ & !\FSMClk|Selector13~0_combout\)))) # 
-- (\FSMClk|Selector15~0_combout\ & (\FSMClk|Selector13~0_combout\ & (!\FSMClk|Selector16~0_combout\ $ (!\FSMClk|Selector14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100000000110100110000000011010011000000001101001100000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector16~0_combout\,
	datab => \FSMClk|ALT_INV_Selector14~0_combout\,
	datac => \FSMClk|ALT_INV_Selector13~0_combout\,
	datad => \FSMClk|ALT_INV_Selector15~0_combout\,
	combout => \h4|WideOr3~0_combout\);

-- Location: LABCELL_X77_Y10_N12
\h4|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|WideOr2~0_combout\ = ( \FSMClk|Selector16~0_combout\ & ( (!\FSMClk|Selector13~0_combout\ & ((!\FSMClk|Selector14~0_combout\))) # (\FSMClk|Selector13~0_combout\ & (!\FSMClk|Selector15~0_combout\ & \FSMClk|Selector14~0_combout\)) ) ) # ( 
-- !\FSMClk|Selector16~0_combout\ & ( (!\FSMClk|Selector13~0_combout\ & (!\FSMClk|Selector15~0_combout\ & !\FSMClk|Selector14~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010100100101001001010010010100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector13~0_combout\,
	datab => \FSMClk|ALT_INV_Selector15~0_combout\,
	datac => \FSMClk|ALT_INV_Selector14~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector16~0_combout\,
	combout => \h4|WideOr2~0_combout\);

-- Location: MLABCELL_X87_Y10_N42
\h4|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|WideOr1~0_combout\ = ( \FSMClk|Selector13~0_combout\ & ( (!\FSMClk|Selector14~0_combout\ & (!\FSMClk|Selector16~0_combout\ $ (!\FSMClk|Selector15~0_combout\))) ) ) # ( !\FSMClk|Selector13~0_combout\ & ( (!\FSMClk|Selector16~0_combout\ & 
-- ((!\FSMClk|Selector15~0_combout\))) # (\FSMClk|Selector16~0_combout\ & (!\FSMClk|Selector14~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010001001000010010000100100001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector16~0_combout\,
	datab => \FSMClk|ALT_INV_Selector14~0_combout\,
	datac => \FSMClk|ALT_INV_Selector15~0_combout\,
	dataf => \FSMClk|ALT_INV_Selector13~0_combout\,
	combout => \h4|WideOr1~0_combout\);

-- Location: MLABCELL_X87_Y10_N27
\h4|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|WideOr0~0_combout\ = (!\FSMClk|Selector14~0_combout\ & (\FSMClk|Selector15~0_combout\ & (!\FSMClk|Selector16~0_combout\ $ (\FSMClk|Selector13~0_combout\)))) # (\FSMClk|Selector14~0_combout\ & (!\FSMClk|Selector16~0_combout\ & 
-- (!\FSMClk|Selector13~0_combout\ $ (\FSMClk|Selector15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010000110001000001000011000100000100001100010000010000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_Selector16~0_combout\,
	datab => \FSMClk|ALT_INV_Selector14~0_combout\,
	datac => \FSMClk|ALT_INV_Selector13~0_combout\,
	datad => \FSMClk|ALT_INV_Selector15~0_combout\,
	combout => \h4|WideOr0~0_combout\);

-- Location: MLABCELL_X87_Y10_N18
\FSMClk|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \FSMClk|Selector12~0_combout\ = ( \setT|outHours\(4) & ( \H|hours\(4) & ( (((!\FSMClk|currentstate.setMode~q\) # (\FSMClk|currentstate.clockMode~q\)) # (\FSMClk|currentstate.preSetMode~q\)) # (\FSMClk|currentstate.updateMode~q\) ) ) ) # ( 
-- !\setT|outHours\(4) & ( \H|hours\(4) & ( (\FSMClk|currentstate.clockMode~q\) # (\FSMClk|currentstate.preSetMode~q\) ) ) ) # ( \setT|outHours\(4) & ( !\H|hours\(4) & ( (!\FSMClk|currentstate.setMode~q\) # (\FSMClk|currentstate.updateMode~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100111111001111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \FSMClk|ALT_INV_currentstate.updateMode~q\,
	datab => \FSMClk|ALT_INV_currentstate.preSetMode~q\,
	datac => \FSMClk|ALT_INV_currentstate.clockMode~q\,
	datad => \FSMClk|ALT_INV_currentstate.setMode~q\,
	datae => \setT|ALT_INV_outHours\(4),
	dataf => \H|ALT_INV_hours\(4),
	combout => \FSMClk|Selector12~0_combout\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \vg1|VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \vg1|VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	tclk => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y19_N1
\alm|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 12,
	dprio0_cnt_lo_div => 12,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "12.5 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 1,
  output_counter_index => 5)
-- pragma translate_on
PORT MAP (
	nen0 => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGtmp\,
	tclk0 => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \alm|Audio_Controller|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \alm|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk\);

-- Location: CLKCTRL_G5
\alm|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \alm|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk\,
	outclk => \alm|Audio_Controller|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\);

-- Location: IOIBUF_X24_Y81_N1
\AUD_DACLRCK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DACLRCK,
	o => \AUD_DACLRCK~input_o\);

-- Location: FF_X46_Y50_N2
\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \AUD_DACLRCK~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\);

-- Location: LABCELL_X46_Y53_N27
\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~feeder_combout\ = ( \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~feeder_combout\);

-- Location: FF_X46_Y53_N28
\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y53_N30
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X47_Y52_N18
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & ( (!\KEY[0]~input_o\) # 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & ( (!\KEY[0]~input_o\) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111111111001111110011001111110011111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\);

-- Location: FF_X47_Y53_N32
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: MLABCELL_X47_Y53_N33
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X47_Y53_N35
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: MLABCELL_X47_Y53_N36
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X47_Y53_N38
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: MLABCELL_X47_Y53_N39
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X47_Y53_N41
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: MLABCELL_X47_Y53_N42
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X47_Y53_N44
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: MLABCELL_X47_Y53_N45
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X47_Y53_N47
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: MLABCELL_X47_Y53_N48
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\);

-- Location: FF_X47_Y53_N50
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: MLABCELL_X47_Y53_N0
\alm|Audio_Controller|Audio_Out_Serializer|Add0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Add0~26_cout\ = CARRY(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => GND,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Add0~26_cout\);

-- Location: MLABCELL_X47_Y53_N3
\alm|Audio_Controller|Audio_Out_Serializer|Add0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Add0~22_cout\ = CARRY(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Add0~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Add0~26_cout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Add0~22_cout\);

-- Location: MLABCELL_X47_Y53_N6
\alm|Audio_Controller|Audio_Out_Serializer|Add0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Add0~18_cout\ = CARRY(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Add0~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Add0~22_cout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Add0~18_cout\);

-- Location: MLABCELL_X47_Y53_N9
\alm|Audio_Controller|Audio_Out_Serializer|Add0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Add0~14_cout\ = CARRY(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Add0~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Add0~18_cout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Add0~14_cout\);

-- Location: MLABCELL_X47_Y53_N12
\alm|Audio_Controller|Audio_Out_Serializer|Add0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Add0~10_cout\ = CARRY(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Add0~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Add0~14_cout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Add0~10_cout\);

-- Location: MLABCELL_X47_Y53_N15
\alm|Audio_Controller|Audio_Out_Serializer|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Add0~5_sumout\ = SUM(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Add0~10_cout\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Add0~6\ = CARRY(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Add0~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Add0~10_cout\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Add0~5_sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Add0~6\);

-- Location: FF_X47_Y53_N17
\alm|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Add0~5_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(6));

-- Location: IOIBUF_X8_Y81_N18
\AUD_ADCLRCK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCLRCK,
	o => \AUD_ADCLRCK~input_o\);

-- Location: FF_X47_Y51_N29
\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \AUD_ADCLRCK~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\);

-- Location: FF_X47_Y51_N23
\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y51_N12
\alm|Audio_Controller|done_adc_channel_sync~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|done_adc_channel_sync~0_combout\ = ( \alm|Audio_Controller|done_adc_channel_sync~q\ & ( \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ ) ) # ( !\alm|Audio_Controller|done_adc_channel_sync~q\ & ( 
-- \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ ) ) ) # ( \alm|Audio_Controller|done_adc_channel_sync~q\ & ( 
-- !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datae => \alm|Audio_Controller|ALT_INV_done_adc_channel_sync~q\,
	dataf => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \alm|Audio_Controller|done_adc_channel_sync~0_combout\);

-- Location: FF_X47_Y51_N14
\alm|Audio_Controller|done_adc_channel_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|done_adc_channel_sync~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|done_adc_channel_sync~q\);

-- Location: FF_X47_Y51_N22
\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q\);

-- Location: MLABCELL_X47_Y51_N0
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ = ( !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q\ 
-- & ( (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & \alm|Audio_Controller|done_adc_channel_sync~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \alm|Audio_Controller|ALT_INV_done_adc_channel_sync~q\,
	datae => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\);

-- Location: LABCELL_X46_Y51_N30
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LABCELL_X46_Y51_N54
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\);

-- Location: LABCELL_X46_Y51_N36
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~0_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: LABCELL_X46_Y51_N39
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~0_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X46_Y51_N41
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X46_Y51_N42
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~0_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X46_Y51_N44
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X46_Y51_N45
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~0_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X46_Y51_N47
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X46_Y51_N6
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ = ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & ( 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\);

-- Location: LABCELL_X46_Y51_N12
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ 
-- & ( \alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & ( ((\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\)) # (\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ & 
-- !\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\)) ) ) ) # ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & ( (!\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\) # (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\) ) 
-- ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & \alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100010001000000000001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~0_combout\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~2_combout\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X46_Y51_N14
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: LABCELL_X46_Y51_N18
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ 
-- & ( \alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & ( (\KEY[0]~input_o\ & ((\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\))) ) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & ( (\KEY[0]~input_o\ & (!\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ & 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\)) ) ) ) # ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & 
-- ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\) # 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\))) ) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & ( (\KEY[0]~input_o\ & (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & 
-- \alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100010101000101010000000000010100000000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~0_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~2_combout\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: FF_X46_Y51_N20
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X45_Y51_N54
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\))) ) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (\KEY[0]~input_o\ & (\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ & 
-- !\alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\)) ) ) ) # ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (\KEY[0]~input_o\ & (!\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ $ (!\alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100010101010101010100010000000100000101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~0_combout\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~2_combout\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\);

-- Location: FF_X45_Y51_N56
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: LABCELL_X46_Y51_N3
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & ( (\KEY[0]~input_o\ & 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ((!\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\)))) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & ( (\KEY[0]~input_o\ & 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101000101000000000100010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~0_combout\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~2_combout\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\);

-- Location: FF_X46_Y51_N5
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X45_Y51_N3
\alm|Audio_Controller|Audio_In_Deserializer|comb~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( (\alm|Audio_Controller|audio_in_available~q\ & 
-- \alm|Audio_Controller|audio_out_allowed~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\);

-- Location: LABCELL_X46_Y51_N0
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & ( (!\KEY[0]~input_o\) # 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & ( (!\KEY[0]~input_o\) # (\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101111101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~0_combout\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~2_combout\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\);

-- Location: FF_X46_Y51_N31
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X46_Y51_N33
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~0_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X46_Y51_N34
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: FF_X46_Y51_N38
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X46_Y51_N9
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\);

-- Location: LABCELL_X46_Y51_N24
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ & (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~2_combout\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~2_combout\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\);

-- Location: FF_X46_Y51_N26
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\);

-- Location: MLABCELL_X47_Y51_N6
\alm|Audio_Controller|Audio_In_Deserializer|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ = ( \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q\ & ( (\alm|Audio_Controller|done_adc_channel_sync~q\ & 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|ALT_INV_done_adc_channel_sync~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\);

-- Location: LABCELL_X46_Y51_N48
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~0_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\);

-- Location: FF_X46_Y51_N50
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: FF_X46_Y51_N28
\alm|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\(6));

-- Location: LABCELL_X43_Y52_N30
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LABCELL_X43_Y52_N57
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & ( (!\KEY[0]~input_o\) # 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & ( (!\KEY[0]~input_o\) # (\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111111111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~1_combout\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~3_combout\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\);

-- Location: FF_X43_Y52_N31
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X43_Y52_N33
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~1_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X43_Y52_N35
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LABCELL_X43_Y52_N54
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\);

-- Location: LABCELL_X43_Y52_N36
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~1_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X43_Y52_N38
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X43_Y52_N39
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~1_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X43_Y52_N41
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X43_Y52_N42
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~1_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X43_Y52_N44
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X43_Y52_N45
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~1_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X43_Y52_N47
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X43_Y52_N27
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ = ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\);

-- Location: LABCELL_X43_Y52_N0
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & ( 
-- ((\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\)) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\) ) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & ( (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ & !\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\)) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & ( (!\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & \alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100010001000000000001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~1_combout\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~3_combout\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X43_Y52_N2
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: LABCELL_X43_Y52_N18
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( \alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & ( (\KEY[0]~input_o\ & 
-- ((\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\) # (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\))) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( \alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & (!\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & \KEY[0]~input_o\)) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & ( (\KEY[0]~input_o\ & 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\) # (!\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\))) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & ( 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & (\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & \KEY[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000001111110000000000010100000000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~1_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~3_combout\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: FF_X43_Y52_N20
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X43_Y52_N12
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & ( (\KEY[0]~input_o\ & 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\)) # (\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\))))) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & ( (\KEY[0]~input_o\ & 
-- ((\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\) # (\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011000100010011001100100000001100010010000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~1_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~3_combout\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\);

-- Location: FF_X43_Y52_N14
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: LABCELL_X43_Y52_N9
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & \KEY[0]~input_o\)) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (\KEY[0]~input_o\ & (((!\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- \alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\)) # (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101111000000000010111100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~1_combout\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~3_combout\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\);

-- Location: FF_X43_Y52_N11
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X43_Y52_N15
\alm|Audio_Controller|Audio_In_Deserializer|comb~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( (\alm|Audio_Controller|audio_in_available~q\ & 
-- \alm|Audio_Controller|audio_out_allowed~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datad => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\);

-- Location: LABCELL_X43_Y52_N24
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\);

-- Location: LABCELL_X43_Y52_N6
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ & ( 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & (((\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\)) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\))) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ & ( 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000100110011000000010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~1_combout\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~3_combout\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\);

-- Location: FF_X43_Y52_N8
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\);

-- Location: MLABCELL_X47_Y51_N18
\alm|Audio_Controller|Audio_In_Deserializer|comb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ = ( !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & ( \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & \alm|Audio_Controller|done_adc_channel_sync~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datab => \alm|Audio_Controller|ALT_INV_done_adc_channel_sync~q\,
	datae => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	dataf => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\);

-- Location: LABCELL_X43_Y52_N48
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( !\alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_comb~1_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\);

-- Location: FF_X43_Y52_N50
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: FF_X43_Y51_N29
\alm|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(6));

-- Location: FF_X46_Y51_N22
\alm|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(7));

-- Location: FF_X43_Y51_N58
\alm|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\(7));

-- Location: LABCELL_X43_Y51_N36
\alm|Audio_Controller|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|always0~0_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\(7) & ( (\alm|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(7)) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(6)) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\(7) & ( (\alm|Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\(6) & 
-- ((\alm|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(7)) # (\alm|Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_left_audio_fifo_read_space\(6),
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_right_audio_fifo_read_space\(6),
	datad => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_right_audio_fifo_read_space\(7),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_left_audio_fifo_read_space\(7),
	combout => \alm|Audio_Controller|always0~0_combout\);

-- Location: FF_X43_Y51_N38
\alm|Audio_Controller|audio_in_available\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|always0~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|audio_in_available~q\);

-- Location: FF_X46_Y53_N29
\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q\);

-- Location: LABCELL_X46_Y53_N36
\alm|Audio_Controller|done_dac_channel_sync~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|done_dac_channel_sync~0_combout\ = ( \alm|Audio_Controller|done_dac_channel_sync~q\ & ( \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ ) ) # ( \alm|Audio_Controller|done_dac_channel_sync~q\ & ( 
-- !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ ) ) # ( !\alm|Audio_Controller|done_dac_channel_sync~q\ & ( !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datae => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	dataf => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \alm|Audio_Controller|done_dac_channel_sync~0_combout\);

-- Location: FF_X46_Y53_N38
\alm|Audio_Controller|done_dac_channel_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|done_dac_channel_sync~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|done_dac_channel_sync~q\);

-- Location: LABCELL_X43_Y53_N3
\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & ( (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & 
-- (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & \alm|Audio_Controller|done_dac_channel_sync~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datab => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datac => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\);

-- Location: LABCELL_X45_Y53_N30
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LABCELL_X43_Y53_N12
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & ( 
-- \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & ( \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( !\KEY[0]~input_o\ ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & ( !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\) # 
-- ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # ((!\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\) # (!\KEY[0]~input_o\))) ) ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & ( 
-- !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( (!\KEY[0]~input_o\) # ((\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & (\alm|Audio_Controller|done_dac_channel_sync~q\ & 
-- \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000001111111111111111011111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datab => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	dataf => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\);

-- Location: FF_X45_Y53_N32
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X45_Y53_N33
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X45_Y53_N35
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LABCELL_X45_Y53_N36
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X45_Y53_N38
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X45_Y53_N39
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X45_Y53_N41
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X45_Y53_N42
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X45_Y53_N44
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X45_Y53_N45
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X45_Y53_N47
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X45_Y53_N54
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ = ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\);

-- Location: LABCELL_X45_Y53_N24
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\);

-- Location: LABCELL_X43_Y53_N6
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (((!\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (((\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\)) # (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\))) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ & (!\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\)) ) ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100110000111100111100010000000111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X43_Y53_N7
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: LABCELL_X43_Y51_N48
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\) # ((!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\)))) ) ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\)) # (\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & (!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\)))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & (!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\)) # (\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\))))) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- (\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & (!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\KEY[0]~input_o\ & 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000011010000100100000110000000100000111100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: FF_X43_Y51_N50
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X43_Y51_N18
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & (!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\)) # (\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\) # (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\))))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ $ 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\)) # (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000001111000001100000111100000100000011010000010000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\);

-- Location: FF_X43_Y51_N20
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: LABCELL_X43_Y51_N9
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (\KEY[0]~input_o\ & (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & !\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\)) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (\KEY[0]~input_o\ & (((\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- !\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\)) # (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010001000101010001000100010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\);

-- Location: FF_X43_Y51_N11
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X46_Y53_N30
\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & ( \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & ( 
-- (!\alm|Audio_Controller|done_dac_channel_sync~q\) # (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\) ) ) ) # ( \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & ( 
-- !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & ( !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & ( 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & 
-- (\alm|Audio_Controller|done_dac_channel_sync~q\ & \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111100000000000000001111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datad => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	dataf => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout\);

-- Location: FF_X46_Y53_N32
\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\);

-- Location: LABCELL_X45_Y53_N57
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\);

-- Location: LABCELL_X45_Y53_N27
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ = ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\) # ((!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\) # 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\) # (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\);

-- Location: LABCELL_X43_Y53_N36
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ = ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\) # ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\) # 
-- (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111111111111101111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datab => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datac => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datad => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~2_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\);

-- Location: FF_X43_Y53_N38
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\);

-- Location: LABCELL_X46_Y49_N15
\alm|Audio_Controller|Audio_Out_Serializer|comb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ = (\alm|Audio_Controller|audio_out_allowed~q\ & (\alm|Audio_Controller|audio_in_available~q\ & 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\);

-- Location: LABCELL_X45_Y53_N48
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\);

-- Location: FF_X45_Y53_N50
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X45_Y53_N0
\alm|Audio_Controller|Audio_Out_Serializer|Add1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Add1~26_cout\ = CARRY(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => GND,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Add1~26_cout\);

-- Location: LABCELL_X45_Y53_N3
\alm|Audio_Controller|Audio_Out_Serializer|Add1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Add1~22_cout\ = CARRY(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Add1~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Add1~26_cout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Add1~22_cout\);

-- Location: LABCELL_X45_Y53_N6
\alm|Audio_Controller|Audio_Out_Serializer|Add1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Add1~18_cout\ = CARRY(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Add1~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Add1~22_cout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Add1~18_cout\);

-- Location: LABCELL_X45_Y53_N9
\alm|Audio_Controller|Audio_Out_Serializer|Add1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Add1~14_cout\ = CARRY(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Add1~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Add1~18_cout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Add1~14_cout\);

-- Location: LABCELL_X45_Y53_N12
\alm|Audio_Controller|Audio_Out_Serializer|Add1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Add1~10_cout\ = CARRY(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Add1~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Add1~14_cout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Add1~10_cout\);

-- Location: LABCELL_X45_Y53_N15
\alm|Audio_Controller|Audio_Out_Serializer|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Add1~5_sumout\ = SUM(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Add1~10_cout\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Add1~6\ = CARRY(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Add1~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Add1~10_cout\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Add1~5_sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Add1~6\);

-- Location: FF_X45_Y53_N16
\alm|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Add1~5_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(6));

-- Location: MLABCELL_X47_Y53_N57
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & ( 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\);

-- Location: MLABCELL_X47_Y53_N24
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\);

-- Location: MLABCELL_X47_Y53_N27
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\) # 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\) # 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2))))) ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010001010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\);

-- Location: LABCELL_X46_Y53_N0
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ & ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~q\)))) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ ) ) ) # ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( 
-- !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~2_combout\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\);

-- Location: FF_X46_Y53_N2
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\);

-- Location: MLABCELL_X47_Y53_N18
\alm|Audio_Controller|Audio_Out_Serializer|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Add0~1_sumout\ = SUM(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ ) + ( VCC ) + ( \alm|Audio_Controller|Audio_Out_Serializer|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Add0~6\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Add0~1_sumout\);

-- Location: FF_X47_Y53_N19
\alm|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Add0~1_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(7));

-- Location: LABCELL_X45_Y53_N18
\alm|Audio_Controller|Audio_Out_Serializer|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Add1~1_sumout\ = SUM(( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ ) + ( VCC ) + ( \alm|Audio_Controller|Audio_Out_Serializer|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Add1~6\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Add1~1_sumout\);

-- Location: FF_X45_Y53_N19
\alm|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Add1~1_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(7));

-- Location: LABCELL_X46_Y53_N6
\alm|Audio_Controller|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|always1~0_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(7) & ( \alm|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(7) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(7) & ( \alm|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(7) & ( \alm|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(6) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(7) & ( !\alm|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(7) & ( \alm|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(6) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(7) & ( !\alm|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(7) & ( (\alm|Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(6) & 
-- \alm|Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000001111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(6),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(6),
	datae => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(7),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(7),
	combout => \alm|Audio_Controller|always1~0_combout\);

-- Location: FF_X46_Y53_N8
\alm|Audio_Controller|audio_out_allowed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|always1~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|audio_out_allowed~q\);

-- Location: MLABCELL_X47_Y52_N27
\alm|Audio_Controller|Audio_Out_Serializer|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ = ( \alm|Audio_Controller|audio_in_available~q\ & ( (\alm|Audio_Controller|audio_out_allowed~q\ & 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\);

-- Location: MLABCELL_X47_Y53_N54
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ = ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\);

-- Location: MLABCELL_X47_Y52_N0
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ 
-- & ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & ( (!\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & 
-- (((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\)) # (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\))) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\)))) ) ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & ( (!\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\))) # (\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ 
-- & (((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\)))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\)) # (\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\))) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & ( 
-- (\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000101001011111010100000010010100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X47_Y52_N2
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: MLABCELL_X47_Y52_N6
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ 
-- & ( \alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\))) ) ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & ( (\KEY[0]~input_o\ & (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\)) ) ) ) # ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ 
-- & ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\))) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & ( 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & (\KEY[0]~input_o\ & \alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001001100010011000100110000000000000011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: FF_X47_Y52_N8
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: MLABCELL_X47_Y52_N12
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) # ((!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\)))) ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( (\KEY[0]~input_o\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\)) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000000010001100110010001100010010000000100011001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\);

-- Location: FF_X47_Y52_N14
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: MLABCELL_X47_Y52_N57
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & ( \KEY[0]~input_o\ & ( 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) # 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\))) ) ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & ( \KEY[0]~input_o\ & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\)) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110010011100100011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\);

-- Location: FF_X47_Y52_N59
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X48_Y52_N3
\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & \alm|Audio_Controller|done_dac_channel_sync~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datab => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\);

-- Location: IOIBUF_X8_Y81_N1
\AUD_ADCDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT,
	o => \AUD_ADCDAT~input_o\);

-- Location: IOIBUF_X16_Y81_N18
\AUD_BCLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_BCLK,
	o => \AUD_BCLK~input_o\);

-- Location: FF_X40_Y57_N44
\alm|Audio_Controller|Bit_Clock_Edges|cur_test_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \AUD_BCLK~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q\);

-- Location: FF_X43_Y53_N32
\alm|Audio_Controller|Bit_Clock_Edges|last_test_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Bit_Clock_Edges|last_test_clk~q\);

-- Location: MLABCELL_X47_Y51_N9
\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\ = ( \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ ) ) # ( 
-- !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	dataf => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\);

-- Location: LABCELL_X43_Y53_N0
\alm|Audio_Controller|Bit_Clock_Edges|falling_edge\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\ = ( \alm|Audio_Controller|Bit_Clock_Edges|last_test_clk~q\ & ( !\alm|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_last_test_clk~q\,
	combout => \alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\);

-- Location: LABCELL_X43_Y51_N42
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5_combout\ = ( \KEY[0]~input_o\ & ( (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0) $ 
-- (((!\alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\) # (\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~0_combout\)))) # (\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101111110111110010111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter[1]~0_combout\,
	datab => \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_falling_edge~combout\,
	datac => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_found_edge~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(0),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5_combout\);

-- Location: FF_X43_Y51_N44
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0));

-- Location: LABCELL_X43_Y51_N54
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~6_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0) & ( \KEY[0]~input_o\ ) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0) & ( (\KEY[0]~input_o\ & \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1) & ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0) & ( (\KEY[0]~input_o\ & 
-- ((!\alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\) # ((\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~0_combout\) # (\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\)))) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1) & ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0) & ( (\KEY[0]~input_o\ & 
-- (((\alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\ & !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~0_combout\)) # (\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000101010001010101010100000101000001010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_falling_edge~combout\,
	datac => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_found_edge~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter[1]~0_combout\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(1),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(0),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~6_combout\);

-- Location: FF_X43_Y51_N56
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1));

-- Location: LABCELL_X43_Y51_N45
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|Add0~0_combout\ = ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0) & ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(1),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(0),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|Add0~0_combout\);

-- Location: LABCELL_X43_Y51_N0
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~4_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(2) & ( \KEY[0]~input_o\ & ( 
-- ((!\alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\) # ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|Add0~0_combout\) # (\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\))) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~0_combout\) ) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(2) & ( \KEY[0]~input_o\ & ( 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~0_combout\ & (\alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\ & \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|Add0~0_combout\))) # 
-- (\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001011111111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter[1]~0_combout\,
	datab => \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_falling_edge~combout\,
	datac => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_found_edge~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_Add0~0_combout\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(2),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~4_combout\);

-- Location: FF_X43_Y51_N2
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(2));

-- Location: LABCELL_X43_Y51_N21
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~1_combout\ = ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0) & ( 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1) & !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(1),
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(2),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(0),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~1_combout\);

-- Location: LABCELL_X43_Y51_N12
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~2_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4) & ( \KEY[0]~input_o\ & ( 
-- ((!\alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\) # ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~1_combout\) # (\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3)))) # 
-- (\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\) ) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4) & ( \KEY[0]~input_o\ & ( 
-- \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101011111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_found_edge~combout\,
	datab => \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_falling_edge~combout\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter[1]~1_combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(3),
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(4),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~2_combout\);

-- Location: FF_X43_Y51_N14
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4));

-- Location: LABCELL_X43_Y51_N30
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~3_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4) & ( (\KEY[0]~input_o\ & (((!\alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\) # 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~1_combout\)) # (\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\))) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3) & ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4) & ( (\KEY[0]~input_o\ & (((\alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\ 
-- & \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~1_combout\)) # (\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3) & ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4) & ( (\KEY[0]~input_o\ & 
-- (((!\alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\) # (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~1_combout\)) # (\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\))) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3) & ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4) & ( (\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\ & 
-- \KEY[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000001111110100000000010101110000000011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_found_edge~combout\,
	datab => \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_falling_edge~combout\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter[1]~1_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(3),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(4),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~3_combout\);

-- Location: FF_X43_Y51_N32
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3));

-- Location: LABCELL_X43_Y51_N24
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~0_combout\ = ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(2) & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4) & ( (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0) & 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1) & !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(0),
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(1),
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(3),
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(2),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter\(4),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~0_combout\);

-- Location: LABCELL_X43_Y51_N39
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~0_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~0_combout\ & ( ((!\alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\ & 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~q\)) # (\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~0_combout\ & 
-- ( (\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~q\) # (\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|found_edge~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_found_edge~combout\,
	datac => \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_falling_edge~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_counting~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_bit_counter[1]~0_combout\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~0_combout\);

-- Location: FF_X43_Y51_N40
\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~q\);

-- Location: LABCELL_X43_Y53_N42
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~q\ & ( (!\KEY[0]~input_o\) # ((\alm|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q\ & 
-- !\alm|Audio_Controller|Bit_Clock_Edges|last_test_clk~q\)) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~q\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110100111101001111010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datab => \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_last_test_clk~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|ALT_INV_counting~q\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\);

-- Location: FF_X48_Y51_N47
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \AUD_ADCDAT~input_o\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(1));

-- Location: LABCELL_X50_Y49_N0
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X47_Y51_N24
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ = ( \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q\ & ( !\KEY[0]~input_o\ ) ) ) # ( !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q\ & ( !\KEY[0]~input_o\ 
-- ) ) ) # ( \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q\ & ( (!\KEY[0]~input_o\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & \alm|Audio_Controller|done_adc_channel_sync~q\)) ) ) ) # ( !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q\ & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001111110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \alm|Audio_Controller|ALT_INV_done_adc_channel_sync~q\,
	datae => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\);

-- Location: FF_X50_Y49_N1
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LABCELL_X50_Y49_N3
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X50_Y49_N4
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LABCELL_X50_Y49_N6
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X50_Y49_N7
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LABCELL_X50_Y49_N9
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X50_Y49_N10
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LABCELL_X50_Y49_N12
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X50_Y49_N13
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LABCELL_X50_Y49_N15
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X50_Y49_N16
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LABCELL_X50_Y49_N18
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\);

-- Location: FF_X50_Y49_N19
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LABCELL_X45_Y51_N24
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( 
-- \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: LABCELL_X43_Y51_N6
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\KEY[0]~input_o\) # ((\alm|Audio_Controller|audio_in_available~q\ & \alm|Audio_Controller|audio_out_allowed~q\)) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( 
-- !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101011111010101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datad => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\);

-- Location: FF_X45_Y51_N26
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LABCELL_X45_Y51_N30
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) 
-- & ( \alm|Audio_Controller|audio_in_available~q\ & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # ((!\alm|Audio_Controller|audio_out_allowed~q\) # 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\)))) ) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) 
-- & ( \alm|Audio_Controller|audio_in_available~q\ & ( (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (\alm|Audio_Controller|audio_out_allowed~q\ & 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & \KEY[0]~input_o\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ( !\alm|Audio_Controller|audio_in_available~q\ & ( \KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000100000000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\);

-- Location: FF_X45_Y51_N32
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X45_Y51_N42
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \alm|Audio_Controller|audio_in_available~q\ & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ( (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # 
-- ((!\alm|Audio_Controller|audio_out_allowed~q\) # (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\)) ) ) ) # ( !\alm|Audio_Controller|audio_in_available~q\ & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) ) ) # ( \alm|Audio_Controller|audio_in_available~q\ & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ( (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & 
-- (\alm|Audio_Controller|audio_out_allowed~q\ & !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000011111111111111111111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X46_Y49_N30
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X46_Y49_N54
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ = ( \KEY[0]~input_o\ & ( (\alm|Audio_Controller|audio_out_allowed~q\ & (\alm|Audio_Controller|audio_in_available~q\ & 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\))) ) ) # ( 
-- !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\);

-- Location: FF_X46_Y49_N32
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: LABCELL_X46_Y49_N9
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) 
-- & ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (\alm|Audio_Controller|audio_in_available~q\ & (\alm|Audio_Controller|audio_out_allowed~q\ & \KEY[0]~input_o\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( (\KEY[0]~input_o\ & 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # ((!\alm|Audio_Controller|audio_in_available~q\) # (!\alm|Audio_Controller|audio_out_allowed~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111000000000000000010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\);

-- Location: FF_X46_Y49_N11
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X46_Y49_N48
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( (!\alm|Audio_Controller|audio_out_allowed~q\) # ((!\alm|Audio_Controller|audio_in_available~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( (\alm|Audio_Controller|audio_out_allowed~q\ & (\alm|Audio_Controller|audio_in_available~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000111111111111011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X46_Y49_N33
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X46_Y49_N35
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: LABCELL_X46_Y49_N6
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) 
-- & ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (\alm|Audio_Controller|audio_in_available~q\ & (\KEY[0]~input_o\ & \alm|Audio_Controller|audio_out_allowed~q\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (\KEY[0]~input_o\ & 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # ((!\alm|Audio_Controller|audio_in_available~q\) # (!\alm|Audio_Controller|audio_out_allowed~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111000000000000000010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\);

-- Location: FF_X46_Y49_N8
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X46_Y49_N21
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( ((\alm|Audio_Controller|audio_out_allowed~q\ & (\alm|Audio_Controller|audio_in_available~q\ & 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\))) # (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2)) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ((!\alm|Audio_Controller|audio_out_allowed~q\) # ((!\alm|Audio_Controller|audio_in_available~q\) # 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001110000011110000111000001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LABCELL_X46_Y49_N36
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X46_Y49_N38
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: LABCELL_X46_Y49_N27
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) 
-- & ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( (\KEY[0]~input_o\ & (\alm|Audio_Controller|audio_in_available~q\ & (\alm|Audio_Controller|audio_out_allowed~q\ & 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\))) ) ) ) # ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|audio_in_available~q\) # 
-- ((!\alm|Audio_Controller|audio_out_allowed~q\) # (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\);

-- Location: FF_X46_Y49_N28
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X46_Y49_N12
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( (!\alm|Audio_Controller|audio_out_allowed~q\) # ((!\alm|Audio_Controller|audio_in_available~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( (\alm|Audio_Controller|audio_out_allowed~q\ & (\alm|Audio_Controller|audio_in_available~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000111111111111011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X46_Y49_N39
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X46_Y49_N41
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: LABCELL_X46_Y49_N3
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) 
-- & ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (\alm|Audio_Controller|audio_in_available~q\ & (\alm|Audio_Controller|audio_out_allowed~q\ & \KEY[0]~input_o\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( (\KEY[0]~input_o\ & 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # ((!\alm|Audio_Controller|audio_in_available~q\) # (!\alm|Audio_Controller|audio_out_allowed~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111000000000000000010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\);

-- Location: FF_X46_Y49_N5
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X46_Y49_N18
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( ((\alm|Audio_Controller|audio_out_allowed~q\ & (\alm|Audio_Controller|audio_in_available~q\ & 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\))) # (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4)) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ((!\alm|Audio_Controller|audio_out_allowed~q\) # ((!\alm|Audio_Controller|audio_in_available~q\) # 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X46_Y49_N42
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X46_Y49_N44
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: LABCELL_X46_Y49_N0
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) 
-- & ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (\alm|Audio_Controller|audio_in_available~q\ & (\KEY[0]~input_o\ & \alm|Audio_Controller|audio_out_allowed~q\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (\KEY[0]~input_o\ & 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # ((!\alm|Audio_Controller|audio_in_available~q\) # (!\alm|Audio_Controller|audio_out_allowed~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111000000000000000010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\);

-- Location: FF_X46_Y49_N1
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X46_Y49_N57
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( ((\alm|Audio_Controller|audio_out_allowed~q\ & (\alm|Audio_Controller|audio_in_available~q\ & 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\))) # (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5)) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ((!\alm|Audio_Controller|audio_out_allowed~q\) # ((!\alm|Audio_Controller|audio_in_available~q\) # 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001110000011110000111000001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X46_Y49_N45
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\);

-- Location: FF_X46_Y49_N47
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: LABCELL_X46_Y49_N24
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) 
-- & ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( (\KEY[0]~input_o\ & (\alm|Audio_Controller|audio_in_available~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & \alm|Audio_Controller|audio_out_allowed~q\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|audio_in_available~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # (!\alm|Audio_Controller|audio_out_allowed~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\);

-- Location: FF_X46_Y49_N25
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X46_Y49_N51
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( ((\alm|Audio_Controller|audio_out_allowed~q\ & (\alm|Audio_Controller|audio_in_available~q\ & 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\))) # (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6)) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ((!\alm|Audio_Controller|audio_out_allowed~q\) # ((!\alm|Audio_Controller|audio_in_available~q\) # 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001110000011110000111000001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LABCELL_X48_Y51_N51
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[2]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(1),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[2]~feeder_combout\);

-- Location: FF_X48_Y51_N53
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[2]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(2));

-- Location: LABCELL_X48_Y51_N57
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[3]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(2),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[3]~feeder_combout\);

-- Location: FF_X48_Y51_N59
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[3]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(3));

-- Location: LABCELL_X48_Y51_N54
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[4]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(3),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[4]~feeder_combout\);

-- Location: FF_X48_Y51_N55
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[4]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(4));

-- Location: FF_X47_Y50_N20
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(4),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(5));

-- Location: MLABCELL_X47_Y50_N45
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[6]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(5),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[6]~feeder_combout\);

-- Location: FF_X47_Y50_N47
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[6]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(6));

-- Location: MLABCELL_X47_Y50_N42
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[7]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(6),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[7]~feeder_combout\);

-- Location: FF_X47_Y50_N44
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[7]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(7));

-- Location: MLABCELL_X47_Y50_N15
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[8]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(7),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[8]~feeder_combout\);

-- Location: FF_X47_Y50_N17
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[8]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(8));

-- Location: MLABCELL_X47_Y50_N12
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[9]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(8),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[9]~feeder_combout\);

-- Location: FF_X47_Y50_N14
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[9]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(9));

-- Location: MLABCELL_X47_Y50_N51
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[10]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(9),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[10]~feeder_combout\);

-- Location: FF_X47_Y50_N53
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[10]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(10));

-- Location: MLABCELL_X47_Y50_N48
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[11]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(10),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[11]~feeder_combout\);

-- Location: FF_X47_Y50_N50
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[11]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(11));

-- Location: MLABCELL_X47_Y50_N57
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[12]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(11),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[12]~feeder_combout\);

-- Location: FF_X47_Y50_N59
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[12]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(12));

-- Location: MLABCELL_X47_Y50_N54
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[13]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(12),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[13]~feeder_combout\);

-- Location: FF_X47_Y50_N56
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[13]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(13));

-- Location: MLABCELL_X47_Y50_N3
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[14]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(13),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[14]~feeder_combout\);

-- Location: FF_X47_Y50_N5
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[14]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(14));

-- Location: MLABCELL_X47_Y50_N0
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[15]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(14),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[15]~feeder_combout\);

-- Location: FF_X47_Y50_N2
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[15]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(15));

-- Location: MLABCELL_X47_Y50_N21
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[16]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(15),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[16]~feeder_combout\);

-- Location: FF_X47_Y50_N23
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[16]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(16));

-- Location: MLABCELL_X47_Y50_N18
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[17]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(16),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[17]~feeder_combout\);

-- Location: FF_X47_Y50_N19
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[17]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(17));

-- Location: MLABCELL_X47_Y50_N6
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[18]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(17),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[18]~feeder_combout\);

-- Location: FF_X47_Y50_N7
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[18]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(18));

-- Location: FF_X47_Y50_N52
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(18),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(19));

-- Location: FF_X47_Y50_N35
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(19),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(20));

-- Location: FF_X47_Y50_N41
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(20),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(21));

-- Location: FF_X47_Y50_N32
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(21),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(22));

-- Location: MLABCELL_X47_Y50_N24
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[23]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(22)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(22),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[23]~feeder_combout\);

-- Location: FF_X47_Y50_N25
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[23]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(23));

-- Location: MLABCELL_X47_Y50_N33
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[24]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(23),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[24]~feeder_combout\);

-- Location: FF_X47_Y50_N34
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[24]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(24));

-- Location: MLABCELL_X47_Y50_N30
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~feeder_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(24),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~feeder_combout\);

-- Location: FF_X47_Y50_N31
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(25));

-- Location: FF_X47_Y50_N8
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(25),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(26));

-- Location: FF_X46_Y51_N59
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(26),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(27));

-- Location: MLABCELL_X47_Y50_N39
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[28]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(27),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[28]~feeder_combout\);

-- Location: FF_X47_Y50_N40
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[28]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(28));

-- Location: FF_X47_Y50_N38
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(28),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(29));

-- Location: MLABCELL_X47_Y50_N9
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[30]~feeder_combout\ = \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_In_Deserializer|ALT_INV_data_in_shift_reg\(29),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[30]~feeder_combout\);

-- Location: FF_X47_Y50_N10
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[30]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(30));

-- Location: FF_X47_Y50_N29
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(30),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(31));

-- Location: FF_X48_Y51_N50
\alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(31),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(32));

-- Location: M10K_X49_Y49_N0
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "alarm:alm|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b8a1:auto_generated|a_dpfifo_uv91:dpfifo|altsyncram_tne1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \alm|Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	portadatain => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X50_Y50_N30
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LABCELL_X50_Y50_N24
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ = ( \KEY[0]~input_o\ & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & (\alm|Audio_Controller|audio_out_allowed~q\ & \alm|Audio_Controller|audio_in_available~q\)) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000100000001011111111111111110000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datac => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datae => \ALT_INV_KEY[0]~input_o\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\);

-- Location: FF_X50_Y50_N31
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LABCELL_X50_Y50_N33
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X50_Y50_N34
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LABCELL_X50_Y50_N36
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X50_Y50_N38
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LABCELL_X50_Y50_N39
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X50_Y50_N40
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LABCELL_X50_Y50_N42
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X50_Y50_N43
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LABCELL_X50_Y50_N45
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X50_Y50_N46
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LABCELL_X50_Y50_N48
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\);

-- Location: FF_X50_Y50_N49
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LABCELL_X43_Y53_N51
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[0]~0_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\);

-- Location: FF_X43_Y53_N53
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X43_Y53_N54
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = (\KEY[0]~input_o\ & 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: LABCELL_X43_Y53_N57
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & ( (!\KEY[0]~input_o\) # 
-- ((\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & \alm|Audio_Controller|done_dac_channel_sync~q\))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101110101010101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datac => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datad => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\);

-- Location: FF_X43_Y53_N56
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LABCELL_X43_Y53_N24
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) ) ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( 
-- \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ((!\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\) # ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # 
-- (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\)))) ) ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( 
-- !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( ((\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & (\alm|Audio_Controller|done_dac_channel_sync~q\ & 
-- \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\))) # (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111000011110000111000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datab => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	datad => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X46_Y50_N30
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X43_Y53_N18
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ = ( \alm|Audio_Controller|done_dac_channel_sync~q\ & ( 
-- \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & ( (!\KEY[0]~input_o\) # ((!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & 
-- (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\))) ) ) ) # ( !\alm|Audio_Controller|done_dac_channel_sync~q\ & ( 
-- \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & ( !\KEY[0]~input_o\ ) ) ) # ( \alm|Audio_Controller|done_dac_channel_sync~q\ & ( !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & ( 
-- !\KEY[0]~input_o\ ) ) ) # ( !\alm|Audio_Controller|done_dac_channel_sync~q\ & ( !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datab => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	dataf => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\);

-- Location: FF_X46_Y50_N31
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: LABCELL_X46_Y50_N21
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[1]~1_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\);

-- Location: FF_X46_Y50_N22
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X46_Y50_N48
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\) # 
-- ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\) # ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( (\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & 
-- (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & \alm|Audio_Controller|done_dac_channel_sync~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000011111111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datab => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datac => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datad => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X46_Y50_N33
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X46_Y50_N34
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: LABCELL_X46_Y50_N54
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[2]~2_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\);

-- Location: FF_X46_Y50_N55
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X46_Y50_N27
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\) # 
-- ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\) # ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( (\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & 
-- (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & (\alm|Audio_Controller|done_dac_channel_sync~q\ & !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000011111110111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datab => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datac => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datad => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LABCELL_X46_Y50_N36
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X46_Y50_N37
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: LABCELL_X46_Y50_N15
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[3]~3_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\);

-- Location: FF_X46_Y50_N17
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X46_Y50_N24
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\) # 
-- ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\) # ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( (\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & 
-- (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & \alm|Audio_Controller|done_dac_channel_sync~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000011111111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datab => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datac => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datad => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X46_Y50_N39
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X46_Y50_N40
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: LABCELL_X46_Y50_N18
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[4]~4_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\);

-- Location: FF_X46_Y50_N20
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X46_Y50_N6
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\) # 
-- ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\) # ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ( (\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & 
-- (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & \alm|Audio_Controller|done_dac_channel_sync~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000011111111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datab => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datac => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datad => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X46_Y50_N42
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X46_Y50_N43
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: LABCELL_X46_Y50_N57
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[5]~5_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\);

-- Location: FF_X46_Y50_N58
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X46_Y50_N51
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\) # 
-- ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\) # ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( (\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & 
-- (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & (\alm|Audio_Controller|done_dac_channel_sync~q\ & !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000011111110111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datab => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datac => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datad => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X46_Y50_N45
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\);

-- Location: FF_X46_Y50_N47
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: LABCELL_X46_Y50_N12
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[6]~6_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\);

-- Location: FF_X46_Y50_N13
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X46_Y50_N9
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\) # 
-- ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\) # ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( (\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & 
-- (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & (\alm|Audio_Controller|done_dac_channel_sync~q\ & !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000011111110111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datab => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datac => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datad => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LABCELL_X40_Y4_N42
alarmEnable : cyclonev_lcell_comb
-- Equation(s):
-- \alarmEnable~combout\ = ( \dT|dispenseMorning~q\ & ( \dT|dispenseEvening~q\ ) ) # ( !\dT|dispenseMorning~q\ & ( \dT|dispenseEvening~q\ ) ) # ( \dT|dispenseMorning~q\ & ( !\dT|dispenseEvening~q\ ) ) # ( !\dT|dispenseMorning~q\ & ( !\dT|dispenseEvening~q\ & 
-- ( ((\mo1|ov2~q\) # (\mo1|ov1~q\)) # (\dT|dispenseAfternoon~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dT|ALT_INV_dispenseAfternoon~q\,
	datac => \mo1|ALT_INV_ov1~q\,
	datad => \mo1|ALT_INV_ov2~q\,
	datae => \dT|ALT_INV_dispenseMorning~q\,
	dataf => \dT|ALT_INV_dispenseEvening~q\,
	combout => \alarmEnable~combout\);

-- Location: LABCELL_X48_Y45_N30
\alm|rateCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~21_sumout\ = SUM(( \alm|rateCount|count\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|rateCount|Add0~22\ = CARRY(( \alm|rateCount|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(0),
	cin => GND,
	sumout => \alm|rateCount|Add0~21_sumout\,
	cout => \alm|rateCount|Add0~22\);

-- Location: LABCELL_X48_Y44_N12
\alm|rateCount|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~105_sumout\ = SUM(( \alm|rateCount|count\(14) ) + ( GND ) + ( \alm|rateCount|Add0~38\ ))
-- \alm|rateCount|Add0~106\ = CARRY(( \alm|rateCount|count\(14) ) + ( GND ) + ( \alm|rateCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(14),
	cin => \alm|rateCount|Add0~38\,
	sumout => \alm|rateCount|Add0~105_sumout\,
	cout => \alm|rateCount|Add0~106\);

-- Location: LABCELL_X48_Y44_N15
\alm|rateCount|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~101_sumout\ = SUM(( \alm|rateCount|count\(15) ) + ( GND ) + ( \alm|rateCount|Add0~106\ ))
-- \alm|rateCount|Add0~102\ = CARRY(( \alm|rateCount|count\(15) ) + ( GND ) + ( \alm|rateCount|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(15),
	cin => \alm|rateCount|Add0~106\,
	sumout => \alm|rateCount|Add0~101_sumout\,
	cout => \alm|rateCount|Add0~102\);

-- Location: FF_X48_Y44_N16
\alm|rateCount|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~101_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(15));

-- Location: LABCELL_X48_Y44_N18
\alm|rateCount|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~97_sumout\ = SUM(( \alm|rateCount|count\(16) ) + ( GND ) + ( \alm|rateCount|Add0~102\ ))
-- \alm|rateCount|Add0~98\ = CARRY(( \alm|rateCount|count\(16) ) + ( GND ) + ( \alm|rateCount|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(16),
	cin => \alm|rateCount|Add0~102\,
	sumout => \alm|rateCount|Add0~97_sumout\,
	cout => \alm|rateCount|Add0~98\);

-- Location: FF_X48_Y44_N19
\alm|rateCount|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~97_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(16));

-- Location: LABCELL_X48_Y44_N21
\alm|rateCount|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~93_sumout\ = SUM(( \alm|rateCount|count\(17) ) + ( GND ) + ( \alm|rateCount|Add0~98\ ))
-- \alm|rateCount|Add0~94\ = CARRY(( \alm|rateCount|count\(17) ) + ( GND ) + ( \alm|rateCount|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(17),
	cin => \alm|rateCount|Add0~98\,
	sumout => \alm|rateCount|Add0~93_sumout\,
	cout => \alm|rateCount|Add0~94\);

-- Location: FF_X48_Y44_N22
\alm|rateCount|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~93_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(17));

-- Location: LABCELL_X48_Y44_N24
\alm|rateCount|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~85_sumout\ = SUM(( \alm|rateCount|count\(18) ) + ( GND ) + ( \alm|rateCount|Add0~94\ ))
-- \alm|rateCount|Add0~86\ = CARRY(( \alm|rateCount|count\(18) ) + ( GND ) + ( \alm|rateCount|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(18),
	cin => \alm|rateCount|Add0~94\,
	sumout => \alm|rateCount|Add0~85_sumout\,
	cout => \alm|rateCount|Add0~86\);

-- Location: FF_X48_Y44_N25
\alm|rateCount|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~85_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(18));

-- Location: LABCELL_X48_Y44_N27
\alm|rateCount|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~61_sumout\ = SUM(( \alm|rateCount|count\(19) ) + ( GND ) + ( \alm|rateCount|Add0~86\ ))
-- \alm|rateCount|Add0~62\ = CARRY(( \alm|rateCount|count\(19) ) + ( GND ) + ( \alm|rateCount|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(19),
	cin => \alm|rateCount|Add0~86\,
	sumout => \alm|rateCount|Add0~61_sumout\,
	cout => \alm|rateCount|Add0~62\);

-- Location: FF_X48_Y44_N29
\alm|rateCount|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~61_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(19));

-- Location: LABCELL_X48_Y44_N30
\alm|rateCount|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~81_sumout\ = SUM(( \alm|rateCount|count\(20) ) + ( GND ) + ( \alm|rateCount|Add0~62\ ))
-- \alm|rateCount|Add0~82\ = CARRY(( \alm|rateCount|count\(20) ) + ( GND ) + ( \alm|rateCount|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(20),
	cin => \alm|rateCount|Add0~62\,
	sumout => \alm|rateCount|Add0~81_sumout\,
	cout => \alm|rateCount|Add0~82\);

-- Location: FF_X48_Y44_N32
\alm|rateCount|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~81_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(20));

-- Location: LABCELL_X48_Y44_N33
\alm|rateCount|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~77_sumout\ = SUM(( \alm|rateCount|count\(21) ) + ( GND ) + ( \alm|rateCount|Add0~82\ ))
-- \alm|rateCount|Add0~78\ = CARRY(( \alm|rateCount|count\(21) ) + ( GND ) + ( \alm|rateCount|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(21),
	cin => \alm|rateCount|Add0~82\,
	sumout => \alm|rateCount|Add0~77_sumout\,
	cout => \alm|rateCount|Add0~78\);

-- Location: FF_X48_Y44_N35
\alm|rateCount|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~77_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(21));

-- Location: LABCELL_X48_Y44_N36
\alm|rateCount|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~73_sumout\ = SUM(( \alm|rateCount|count\(22) ) + ( GND ) + ( \alm|rateCount|Add0~78\ ))
-- \alm|rateCount|Add0~74\ = CARRY(( \alm|rateCount|count\(22) ) + ( GND ) + ( \alm|rateCount|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(22),
	cin => \alm|rateCount|Add0~78\,
	sumout => \alm|rateCount|Add0~73_sumout\,
	cout => \alm|rateCount|Add0~74\);

-- Location: FF_X48_Y44_N38
\alm|rateCount|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~73_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(22));

-- Location: LABCELL_X48_Y44_N39
\alm|rateCount|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~69_sumout\ = SUM(( \alm|rateCount|count\(23) ) + ( GND ) + ( \alm|rateCount|Add0~74\ ))
-- \alm|rateCount|Add0~70\ = CARRY(( \alm|rateCount|count\(23) ) + ( GND ) + ( \alm|rateCount|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(23),
	cin => \alm|rateCount|Add0~74\,
	sumout => \alm|rateCount|Add0~69_sumout\,
	cout => \alm|rateCount|Add0~70\);

-- Location: FF_X48_Y44_N41
\alm|rateCount|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~69_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(23));

-- Location: LABCELL_X48_Y44_N42
\alm|rateCount|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~49_sumout\ = SUM(( \alm|rateCount|count\(24) ) + ( GND ) + ( \alm|rateCount|Add0~70\ ))
-- \alm|rateCount|Add0~50\ = CARRY(( \alm|rateCount|count\(24) ) + ( GND ) + ( \alm|rateCount|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(24),
	cin => \alm|rateCount|Add0~70\,
	sumout => \alm|rateCount|Add0~49_sumout\,
	cout => \alm|rateCount|Add0~50\);

-- Location: FF_X48_Y44_N44
\alm|rateCount|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~49_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(24));

-- Location: LABCELL_X48_Y44_N45
\alm|rateCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~41_sumout\ = SUM(( \alm|rateCount|count\(25) ) + ( GND ) + ( \alm|rateCount|Add0~50\ ))
-- \alm|rateCount|Add0~42\ = CARRY(( \alm|rateCount|count\(25) ) + ( GND ) + ( \alm|rateCount|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(25),
	cin => \alm|rateCount|Add0~50\,
	sumout => \alm|rateCount|Add0~41_sumout\,
	cout => \alm|rateCount|Add0~42\);

-- Location: FF_X48_Y44_N46
\alm|rateCount|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~41_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(25));

-- Location: LABCELL_X48_Y45_N18
\alm|rateCount|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Equal0~2_combout\ = ( \alm|rateCount|count\(12) & ( !\alm|rateCount|count\(24) & ( (!\alm|rateCount|count\(13) & (!\alm|rateCount|count\(10) & (!\alm|rateCount|count\(25) & \alm|rateCount|count\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_count\(13),
	datab => \alm|rateCount|ALT_INV_count\(10),
	datac => \alm|rateCount|ALT_INV_count\(25),
	datad => \alm|rateCount|ALT_INV_count\(9),
	datae => \alm|rateCount|ALT_INV_count\(12),
	dataf => \alm|rateCount|ALT_INV_count\(24),
	combout => \alm|rateCount|Equal0~2_combout\);

-- Location: LABCELL_X48_Y45_N24
\alm|rateCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Equal0~1_combout\ = ( !\alm|rateCount|count\(7) & ( !\alm|rateCount|count\(6) & ( (!\alm|rateCount|count\(2) & (!\alm|rateCount|count\(0) & (!\alm|rateCount|count\(1) & !\alm|rateCount|count\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_count\(2),
	datab => \alm|rateCount|ALT_INV_count\(0),
	datac => \alm|rateCount|ALT_INV_count\(1),
	datad => \alm|rateCount|ALT_INV_count\(3),
	datae => \alm|rateCount|ALT_INV_count\(7),
	dataf => \alm|rateCount|ALT_INV_count\(6),
	combout => \alm|rateCount|Equal0~1_combout\);

-- Location: LABCELL_X48_Y44_N48
\alm|rateCount|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~65_sumout\ = SUM(( \alm|rateCount|count\(26) ) + ( GND ) + ( \alm|rateCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(26),
	cin => \alm|rateCount|Add0~42\,
	sumout => \alm|rateCount|Add0~65_sumout\);

-- Location: FF_X48_Y44_N50
\alm|rateCount|count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~65_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(26));

-- Location: LABCELL_X48_Y44_N54
\alm|rateCount|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Equal0~3_combout\ = ( !\alm|rateCount|count\(22) & ( \alm|rateCount|count\(21) & ( (!\alm|rateCount|count\(19) & (\alm|rateCount|count\(23) & (!\alm|rateCount|count\(26) & \alm|rateCount|count\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_count\(19),
	datab => \alm|rateCount|ALT_INV_count\(23),
	datac => \alm|rateCount|ALT_INV_count\(26),
	datad => \alm|rateCount|ALT_INV_count\(20),
	datae => \alm|rateCount|ALT_INV_count\(22),
	dataf => \alm|rateCount|ALT_INV_count\(21),
	combout => \alm|rateCount|Equal0~3_combout\);

-- Location: LABCELL_X48_Y45_N6
\alm|rateCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Equal0~0_combout\ = ( !\alm|rateCount|count\(4) & ( (\alm|rateCount|count\(8) & !\alm|rateCount|count\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|rateCount|ALT_INV_count\(8),
	datad => \alm|rateCount|ALT_INV_count\(5),
	dataf => \alm|rateCount|ALT_INV_count\(4),
	combout => \alm|rateCount|Equal0~0_combout\);

-- Location: LABCELL_X48_Y45_N9
\alm|rateCount|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Equal0~5_combout\ = ( \alm|rateCount|Equal0~0_combout\ & ( (\alm|rateCount|Equal0~2_combout\ & (\alm|rateCount|Equal0~1_combout\ & (\alm|rateCount|Equal0~3_combout\ & \alm|rateCount|Equal0~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_Equal0~2_combout\,
	datab => \alm|rateCount|ALT_INV_Equal0~1_combout\,
	datac => \alm|rateCount|ALT_INV_Equal0~3_combout\,
	datad => \alm|rateCount|ALT_INV_Equal0~4_combout\,
	dataf => \alm|rateCount|ALT_INV_Equal0~0_combout\,
	combout => \alm|rateCount|Equal0~5_combout\);

-- Location: FF_X48_Y45_N32
\alm|rateCount|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~21_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(0));

-- Location: LABCELL_X48_Y45_N33
\alm|rateCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~25_sumout\ = SUM(( \alm|rateCount|count\(1) ) + ( GND ) + ( \alm|rateCount|Add0~22\ ))
-- \alm|rateCount|Add0~26\ = CARRY(( \alm|rateCount|count\(1) ) + ( GND ) + ( \alm|rateCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(1),
	cin => \alm|rateCount|Add0~22\,
	sumout => \alm|rateCount|Add0~25_sumout\,
	cout => \alm|rateCount|Add0~26\);

-- Location: FF_X48_Y45_N35
\alm|rateCount|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~25_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(1));

-- Location: LABCELL_X48_Y45_N36
\alm|rateCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~29_sumout\ = SUM(( \alm|rateCount|count\(2) ) + ( GND ) + ( \alm|rateCount|Add0~26\ ))
-- \alm|rateCount|Add0~30\ = CARRY(( \alm|rateCount|count\(2) ) + ( GND ) + ( \alm|rateCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(2),
	cin => \alm|rateCount|Add0~26\,
	sumout => \alm|rateCount|Add0~29_sumout\,
	cout => \alm|rateCount|Add0~30\);

-- Location: FF_X48_Y45_N38
\alm|rateCount|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~29_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(2));

-- Location: LABCELL_X48_Y45_N39
\alm|rateCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~33_sumout\ = SUM(( \alm|rateCount|count\(3) ) + ( GND ) + ( \alm|rateCount|Add0~30\ ))
-- \alm|rateCount|Add0~34\ = CARRY(( \alm|rateCount|count\(3) ) + ( GND ) + ( \alm|rateCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(3),
	cin => \alm|rateCount|Add0~30\,
	sumout => \alm|rateCount|Add0~33_sumout\,
	cout => \alm|rateCount|Add0~34\);

-- Location: FF_X48_Y45_N41
\alm|rateCount|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~33_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(3));

-- Location: LABCELL_X48_Y45_N42
\alm|rateCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~1_sumout\ = SUM(( \alm|rateCount|count\(4) ) + ( GND ) + ( \alm|rateCount|Add0~34\ ))
-- \alm|rateCount|Add0~2\ = CARRY(( \alm|rateCount|count\(4) ) + ( GND ) + ( \alm|rateCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(4),
	cin => \alm|rateCount|Add0~34\,
	sumout => \alm|rateCount|Add0~1_sumout\,
	cout => \alm|rateCount|Add0~2\);

-- Location: FF_X48_Y45_N44
\alm|rateCount|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~1_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(4));

-- Location: LABCELL_X48_Y45_N45
\alm|rateCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~5_sumout\ = SUM(( \alm|rateCount|count\(5) ) + ( GND ) + ( \alm|rateCount|Add0~2\ ))
-- \alm|rateCount|Add0~6\ = CARRY(( \alm|rateCount|count\(5) ) + ( GND ) + ( \alm|rateCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(5),
	cin => \alm|rateCount|Add0~2\,
	sumout => \alm|rateCount|Add0~5_sumout\,
	cout => \alm|rateCount|Add0~6\);

-- Location: FF_X48_Y45_N47
\alm|rateCount|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~5_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(5));

-- Location: LABCELL_X48_Y45_N48
\alm|rateCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~17_sumout\ = SUM(( \alm|rateCount|count\(6) ) + ( GND ) + ( \alm|rateCount|Add0~6\ ))
-- \alm|rateCount|Add0~18\ = CARRY(( \alm|rateCount|count\(6) ) + ( GND ) + ( \alm|rateCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(6),
	cin => \alm|rateCount|Add0~6\,
	sumout => \alm|rateCount|Add0~17_sumout\,
	cout => \alm|rateCount|Add0~18\);

-- Location: FF_X48_Y45_N50
\alm|rateCount|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~17_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(6));

-- Location: LABCELL_X48_Y45_N51
\alm|rateCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~13_sumout\ = SUM(( \alm|rateCount|count\(7) ) + ( GND ) + ( \alm|rateCount|Add0~18\ ))
-- \alm|rateCount|Add0~14\ = CARRY(( \alm|rateCount|count\(7) ) + ( GND ) + ( \alm|rateCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(7),
	cin => \alm|rateCount|Add0~18\,
	sumout => \alm|rateCount|Add0~13_sumout\,
	cout => \alm|rateCount|Add0~14\);

-- Location: FF_X48_Y45_N52
\alm|rateCount|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~13_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(7));

-- Location: LABCELL_X48_Y45_N54
\alm|rateCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~9_sumout\ = SUM(( \alm|rateCount|count\(8) ) + ( GND ) + ( \alm|rateCount|Add0~14\ ))
-- \alm|rateCount|Add0~10\ = CARRY(( \alm|rateCount|count\(8) ) + ( GND ) + ( \alm|rateCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(8),
	cin => \alm|rateCount|Add0~14\,
	sumout => \alm|rateCount|Add0~9_sumout\,
	cout => \alm|rateCount|Add0~10\);

-- Location: FF_X48_Y45_N56
\alm|rateCount|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~9_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(8));

-- Location: LABCELL_X48_Y45_N57
\alm|rateCount|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~57_sumout\ = SUM(( \alm|rateCount|count\(9) ) + ( GND ) + ( \alm|rateCount|Add0~10\ ))
-- \alm|rateCount|Add0~58\ = CARRY(( \alm|rateCount|count\(9) ) + ( GND ) + ( \alm|rateCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(9),
	cin => \alm|rateCount|Add0~10\,
	sumout => \alm|rateCount|Add0~57_sumout\,
	cout => \alm|rateCount|Add0~58\);

-- Location: FF_X48_Y45_N59
\alm|rateCount|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~57_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(9));

-- Location: LABCELL_X48_Y44_N0
\alm|rateCount|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~53_sumout\ = SUM(( \alm|rateCount|count\(10) ) + ( GND ) + ( \alm|rateCount|Add0~58\ ))
-- \alm|rateCount|Add0~54\ = CARRY(( \alm|rateCount|count\(10) ) + ( GND ) + ( \alm|rateCount|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(10),
	cin => \alm|rateCount|Add0~58\,
	sumout => \alm|rateCount|Add0~53_sumout\,
	cout => \alm|rateCount|Add0~54\);

-- Location: FF_X48_Y44_N1
\alm|rateCount|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~53_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(10));

-- Location: LABCELL_X48_Y44_N3
\alm|rateCount|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~89_sumout\ = SUM(( \alm|rateCount|count\(11) ) + ( GND ) + ( \alm|rateCount|Add0~54\ ))
-- \alm|rateCount|Add0~90\ = CARRY(( \alm|rateCount|count\(11) ) + ( GND ) + ( \alm|rateCount|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(11),
	cin => \alm|rateCount|Add0~54\,
	sumout => \alm|rateCount|Add0~89_sumout\,
	cout => \alm|rateCount|Add0~90\);

-- Location: FF_X48_Y44_N5
\alm|rateCount|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~89_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(11));

-- Location: LABCELL_X48_Y44_N6
\alm|rateCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~45_sumout\ = SUM(( \alm|rateCount|count\(12) ) + ( GND ) + ( \alm|rateCount|Add0~90\ ))
-- \alm|rateCount|Add0~46\ = CARRY(( \alm|rateCount|count\(12) ) + ( GND ) + ( \alm|rateCount|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(12),
	cin => \alm|rateCount|Add0~90\,
	sumout => \alm|rateCount|Add0~45_sumout\,
	cout => \alm|rateCount|Add0~46\);

-- Location: FF_X48_Y44_N7
\alm|rateCount|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~45_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(12));

-- Location: LABCELL_X48_Y44_N9
\alm|rateCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Add0~37_sumout\ = SUM(( \alm|rateCount|count\(13) ) + ( GND ) + ( \alm|rateCount|Add0~46\ ))
-- \alm|rateCount|Add0~38\ = CARRY(( \alm|rateCount|count\(13) ) + ( GND ) + ( \alm|rateCount|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|rateCount|ALT_INV_count\(13),
	cin => \alm|rateCount|Add0~46\,
	sumout => \alm|rateCount|Add0~37_sumout\,
	cout => \alm|rateCount|Add0~38\);

-- Location: FF_X48_Y44_N11
\alm|rateCount|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~37_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(13));

-- Location: FF_X48_Y44_N13
\alm|rateCount|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|Add0~105_sumout\,
	sclr => \alm|rateCount|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|count\(14));

-- Location: LABCELL_X48_Y45_N0
\alm|rateCount|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|Equal0~4_combout\ = ( \alm|rateCount|count\(18) & ( \alm|rateCount|count\(11) & ( (!\alm|rateCount|count\(14) & (\alm|rateCount|count\(16) & (!\alm|rateCount|count\(15) & \alm|rateCount|count\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_count\(14),
	datab => \alm|rateCount|ALT_INV_count\(16),
	datac => \alm|rateCount|ALT_INV_count\(15),
	datad => \alm|rateCount|ALT_INV_count\(17),
	datae => \alm|rateCount|ALT_INV_count\(18),
	dataf => \alm|rateCount|ALT_INV_count\(11),
	combout => \alm|rateCount|Equal0~4_combout\);

-- Location: LABCELL_X48_Y45_N12
\alm|rateCount|beep~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|rateCount|beep~0_combout\ = ( \alm|rateCount|beep~q\ & ( \alm|rateCount|Equal0~2_combout\ & ( (!\alm|rateCount|Equal0~4_combout\) # ((!\alm|rateCount|Equal0~0_combout\) # ((!\alm|rateCount|Equal0~1_combout\) # (!\alm|rateCount|Equal0~3_combout\))) ) 
-- ) ) # ( !\alm|rateCount|beep~q\ & ( \alm|rateCount|Equal0~2_combout\ & ( (\alm|rateCount|Equal0~4_combout\ & (\alm|rateCount|Equal0~0_combout\ & (\alm|rateCount|Equal0~1_combout\ & \alm|rateCount|Equal0~3_combout\))) ) ) ) # ( \alm|rateCount|beep~q\ & ( 
-- !\alm|rateCount|Equal0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_Equal0~4_combout\,
	datab => \alm|rateCount|ALT_INV_Equal0~0_combout\,
	datac => \alm|rateCount|ALT_INV_Equal0~1_combout\,
	datad => \alm|rateCount|ALT_INV_Equal0~3_combout\,
	datae => \alm|rateCount|ALT_INV_beep~q\,
	dataf => \alm|rateCount|ALT_INV_Equal0~2_combout\,
	combout => \alm|rateCount|beep~0_combout\);

-- Location: FF_X48_Y45_N13
\alm|rateCount|beep\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|rateCount|beep~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|rateCount|beep~q\);

-- Location: LABCELL_X48_Y50_N30
\alm|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~97_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) ) + ( (\alarmEnable~combout\ & \alm|rateCount|beep~q\) ) + ( !VCC ))
-- \alm|Add2~98\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) ) + ( (\alarmEnable~combout\ & \alm|rateCount|beep~q\) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_alarmEnable~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	dataf => \alm|rateCount|ALT_INV_beep~q\,
	cin => GND,
	sumout => \alm|Add2~97_sumout\,
	cout => \alm|Add2~98\);

-- Location: LABCELL_X40_Y52_N0
\alm|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~53_sumout\ = SUM(( \alm|delay_cnt\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|Add0~54\ = CARRY(( \alm|delay_cnt\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(0),
	cin => GND,
	sumout => \alm|Add0~53_sumout\,
	cout => \alm|Add0~54\);

-- Location: LABCELL_X40_Y52_N3
\alm|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~5_sumout\ = SUM(( \alm|delay_cnt\(1) ) + ( GND ) + ( \alm|Add0~54\ ))
-- \alm|Add0~6\ = CARRY(( \alm|delay_cnt\(1) ) + ( GND ) + ( \alm|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(1),
	cin => \alm|Add0~54\,
	sumout => \alm|Add0~5_sumout\,
	cout => \alm|Add0~6\);

-- Location: LABCELL_X40_Y52_N6
\alm|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~29_sumout\ = SUM(( \alm|delay_cnt\(2) ) + ( GND ) + ( \alm|Add0~6\ ))
-- \alm|Add0~30\ = CARRY(( \alm|delay_cnt\(2) ) + ( GND ) + ( \alm|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(2),
	cin => \alm|Add0~6\,
	sumout => \alm|Add0~29_sumout\,
	cout => \alm|Add0~30\);

-- Location: FF_X40_Y52_N8
\alm|delay_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~29_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(2));

-- Location: LABCELL_X40_Y52_N9
\alm|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~73_sumout\ = SUM(( \alm|delay_cnt\(3) ) + ( GND ) + ( \alm|Add0~30\ ))
-- \alm|Add0~74\ = CARRY(( \alm|delay_cnt\(3) ) + ( GND ) + ( \alm|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(3),
	cin => \alm|Add0~30\,
	sumout => \alm|Add0~73_sumout\,
	cout => \alm|Add0~74\);

-- Location: FF_X40_Y52_N10
\alm|delay_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~73_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(3));

-- Location: LABCELL_X40_Y52_N12
\alm|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~25_sumout\ = SUM(( \alm|delay_cnt\(4) ) + ( GND ) + ( \alm|Add0~74\ ))
-- \alm|Add0~26\ = CARRY(( \alm|delay_cnt\(4) ) + ( GND ) + ( \alm|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(4),
	cin => \alm|Add0~74\,
	sumout => \alm|Add0~25_sumout\,
	cout => \alm|Add0~26\);

-- Location: FF_X40_Y52_N14
\alm|delay_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~25_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(4));

-- Location: LABCELL_X40_Y52_N15
\alm|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~21_sumout\ = SUM(( \alm|delay_cnt\(5) ) + ( GND ) + ( \alm|Add0~26\ ))
-- \alm|Add0~22\ = CARRY(( \alm|delay_cnt\(5) ) + ( GND ) + ( \alm|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(5),
	cin => \alm|Add0~26\,
	sumout => \alm|Add0~21_sumout\,
	cout => \alm|Add0~22\);

-- Location: FF_X40_Y52_N17
\alm|delay_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~21_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(5));

-- Location: LABCELL_X40_Y52_N18
\alm|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~17_sumout\ = SUM(( \alm|delay_cnt\(6) ) + ( GND ) + ( \alm|Add0~22\ ))
-- \alm|Add0~18\ = CARRY(( \alm|delay_cnt\(6) ) + ( GND ) + ( \alm|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(6),
	cin => \alm|Add0~22\,
	sumout => \alm|Add0~17_sumout\,
	cout => \alm|Add0~18\);

-- Location: FF_X40_Y52_N19
\alm|delay_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~17_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(6));

-- Location: LABCELL_X40_Y52_N21
\alm|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~13_sumout\ = SUM(( \alm|delay_cnt\(7) ) + ( GND ) + ( \alm|Add0~18\ ))
-- \alm|Add0~14\ = CARRY(( \alm|delay_cnt\(7) ) + ( GND ) + ( \alm|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(7),
	cin => \alm|Add0~18\,
	sumout => \alm|Add0~13_sumout\,
	cout => \alm|Add0~14\);

-- Location: FF_X40_Y52_N23
\alm|delay_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~13_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(7));

-- Location: LABCELL_X40_Y52_N24
\alm|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~9_sumout\ = SUM(( \alm|delay_cnt\(8) ) + ( GND ) + ( \alm|Add0~14\ ))
-- \alm|Add0~10\ = CARRY(( \alm|delay_cnt\(8) ) + ( GND ) + ( \alm|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(8),
	cin => \alm|Add0~14\,
	sumout => \alm|Add0~9_sumout\,
	cout => \alm|Add0~10\);

-- Location: FF_X40_Y52_N26
\alm|delay_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~9_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(8));

-- Location: LABCELL_X40_Y52_N27
\alm|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~1_sumout\ = SUM(( \alm|delay_cnt\(9) ) + ( GND ) + ( \alm|Add0~10\ ))
-- \alm|Add0~2\ = CARRY(( \alm|delay_cnt\(9) ) + ( GND ) + ( \alm|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(9),
	cin => \alm|Add0~10\,
	sumout => \alm|Add0~1_sumout\,
	cout => \alm|Add0~2\);

-- Location: FF_X40_Y52_N29
\alm|delay_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~1_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(9));

-- Location: MLABCELL_X39_Y52_N9
\alm|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Equal0~0_combout\ = ( !\alm|delay_cnt\(2) & ( \alm|delay_cnt\(4) & ( (\alm|delay_cnt\(7) & (!\alm|delay_cnt\(6) & (\alm|delay_cnt\(8) & \alm|delay_cnt\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|ALT_INV_delay_cnt\(7),
	datab => \alm|ALT_INV_delay_cnt\(6),
	datac => \alm|ALT_INV_delay_cnt\(8),
	datad => \alm|ALT_INV_delay_cnt\(5),
	datae => \alm|ALT_INV_delay_cnt\(2),
	dataf => \alm|ALT_INV_delay_cnt\(4),
	combout => \alm|Equal0~0_combout\);

-- Location: LABCELL_X40_Y52_N30
\alm|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~33_sumout\ = SUM(( \alm|delay_cnt\(10) ) + ( GND ) + ( \alm|Add0~2\ ))
-- \alm|Add0~34\ = CARRY(( \alm|delay_cnt\(10) ) + ( GND ) + ( \alm|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(10),
	cin => \alm|Add0~2\,
	sumout => \alm|Add0~33_sumout\,
	cout => \alm|Add0~34\);

-- Location: FF_X40_Y52_N32
\alm|delay_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~33_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(10));

-- Location: LABCELL_X40_Y52_N33
\alm|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~37_sumout\ = SUM(( \alm|delay_cnt\(11) ) + ( GND ) + ( \alm|Add0~34\ ))
-- \alm|Add0~38\ = CARRY(( \alm|delay_cnt\(11) ) + ( GND ) + ( \alm|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(11),
	cin => \alm|Add0~34\,
	sumout => \alm|Add0~37_sumout\,
	cout => \alm|Add0~38\);

-- Location: FF_X40_Y52_N35
\alm|delay_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~37_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(11));

-- Location: LABCELL_X40_Y52_N36
\alm|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~41_sumout\ = SUM(( \alm|delay_cnt\(12) ) + ( GND ) + ( \alm|Add0~38\ ))
-- \alm|Add0~42\ = CARRY(( \alm|delay_cnt\(12) ) + ( GND ) + ( \alm|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(12),
	cin => \alm|Add0~38\,
	sumout => \alm|Add0~41_sumout\,
	cout => \alm|Add0~42\);

-- Location: FF_X40_Y52_N38
\alm|delay_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~41_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(12));

-- Location: LABCELL_X40_Y52_N39
\alm|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~45_sumout\ = SUM(( \alm|delay_cnt\(13) ) + ( GND ) + ( \alm|Add0~42\ ))
-- \alm|Add0~46\ = CARRY(( \alm|delay_cnt\(13) ) + ( GND ) + ( \alm|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(13),
	cin => \alm|Add0~42\,
	sumout => \alm|Add0~45_sumout\,
	cout => \alm|Add0~46\);

-- Location: FF_X40_Y52_N41
\alm|delay_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~45_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(13));

-- Location: LABCELL_X40_Y52_N42
\alm|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~49_sumout\ = SUM(( \alm|delay_cnt\(14) ) + ( GND ) + ( \alm|Add0~46\ ))
-- \alm|Add0~50\ = CARRY(( \alm|delay_cnt\(14) ) + ( GND ) + ( \alm|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(14),
	cin => \alm|Add0~46\,
	sumout => \alm|Add0~49_sumout\,
	cout => \alm|Add0~50\);

-- Location: FF_X40_Y52_N44
\alm|delay_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~49_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(14));

-- Location: LABCELL_X40_Y52_N45
\alm|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~57_sumout\ = SUM(( \alm|delay_cnt\(15) ) + ( GND ) + ( \alm|Add0~50\ ))
-- \alm|Add0~58\ = CARRY(( \alm|delay_cnt\(15) ) + ( GND ) + ( \alm|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(15),
	cin => \alm|Add0~50\,
	sumout => \alm|Add0~57_sumout\,
	cout => \alm|Add0~58\);

-- Location: FF_X40_Y52_N46
\alm|delay_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~57_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(15));

-- Location: LABCELL_X40_Y52_N48
\alm|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~61_sumout\ = SUM(( \alm|delay_cnt\(16) ) + ( GND ) + ( \alm|Add0~58\ ))
-- \alm|Add0~62\ = CARRY(( \alm|delay_cnt\(16) ) + ( GND ) + ( \alm|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(16),
	cin => \alm|Add0~58\,
	sumout => \alm|Add0~61_sumout\,
	cout => \alm|Add0~62\);

-- Location: FF_X40_Y52_N49
\alm|delay_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~61_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(16));

-- Location: LABCELL_X40_Y52_N51
\alm|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~65_sumout\ = SUM(( \alm|delay_cnt\(17) ) + ( GND ) + ( \alm|Add0~62\ ))
-- \alm|Add0~66\ = CARRY(( \alm|delay_cnt\(17) ) + ( GND ) + ( \alm|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(17),
	cin => \alm|Add0~62\,
	sumout => \alm|Add0~65_sumout\,
	cout => \alm|Add0~66\);

-- Location: FF_X40_Y52_N52
\alm|delay_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~65_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(17));

-- Location: LABCELL_X40_Y52_N54
\alm|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add0~69_sumout\ = SUM(( \alm|delay_cnt\(18) ) + ( GND ) + ( \alm|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|ALT_INV_delay_cnt\(18),
	cin => \alm|Add0~66\,
	sumout => \alm|Add0~69_sumout\);

-- Location: FF_X40_Y52_N55
\alm|delay_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~69_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(18));

-- Location: LABCELL_X48_Y52_N18
\alm|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Equal0~2_combout\ = ( !\alm|delay_cnt\(16) & ( (!\alm|delay_cnt\(17) & (!\alm|delay_cnt\(18) & (\alm|delay_cnt\(15) & \alm|delay_cnt\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|ALT_INV_delay_cnt\(17),
	datab => \alm|ALT_INV_delay_cnt\(18),
	datac => \alm|ALT_INV_delay_cnt\(15),
	datad => \alm|ALT_INV_delay_cnt\(3),
	dataf => \alm|ALT_INV_delay_cnt\(16),
	combout => \alm|Equal0~2_combout\);

-- Location: MLABCELL_X39_Y52_N15
\alm|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Equal0~1_combout\ = ( !\alm|delay_cnt\(14) & ( \alm|delay_cnt\(11) & ( (!\alm|delay_cnt\(13) & (!\alm|delay_cnt\(0) & (!\alm|delay_cnt\(12) & !\alm|delay_cnt\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|ALT_INV_delay_cnt\(13),
	datab => \alm|ALT_INV_delay_cnt\(0),
	datac => \alm|ALT_INV_delay_cnt\(12),
	datad => \alm|ALT_INV_delay_cnt\(10),
	datae => \alm|ALT_INV_delay_cnt\(14),
	dataf => \alm|ALT_INV_delay_cnt\(11),
	combout => \alm|Equal0~1_combout\);

-- Location: MLABCELL_X39_Y52_N42
\alm|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Equal0~3_combout\ = ( !\alm|delay_cnt\(1) & ( \alm|Equal0~1_combout\ & ( (\alm|delay_cnt\(9) & (\alm|Equal0~0_combout\ & \alm|Equal0~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|ALT_INV_delay_cnt\(9),
	datab => \alm|ALT_INV_Equal0~0_combout\,
	datac => \alm|ALT_INV_Equal0~2_combout\,
	datae => \alm|ALT_INV_delay_cnt\(1),
	dataf => \alm|ALT_INV_Equal0~1_combout\,
	combout => \alm|Equal0~3_combout\);

-- Location: FF_X40_Y52_N1
\alm|delay_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~53_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(0));

-- Location: FF_X40_Y52_N5
\alm|delay_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Add0~5_sumout\,
	sclr => \alm|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|delay_cnt\(1));

-- Location: MLABCELL_X39_Y52_N24
\alm|snd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|snd~0_combout\ = ( \alm|snd~q\ & ( \alm|Equal0~0_combout\ & ( ((!\alm|Equal0~1_combout\) # ((!\alm|delay_cnt\(9)) # (!\alm|Equal0~2_combout\))) # (\alm|delay_cnt\(1)) ) ) ) # ( !\alm|snd~q\ & ( \alm|Equal0~0_combout\ & ( (!\alm|delay_cnt\(1) & 
-- (\alm|Equal0~1_combout\ & (\alm|delay_cnt\(9) & \alm|Equal0~2_combout\))) ) ) ) # ( \alm|snd~q\ & ( !\alm|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000101111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|ALT_INV_delay_cnt\(1),
	datab => \alm|ALT_INV_Equal0~1_combout\,
	datac => \alm|ALT_INV_delay_cnt\(9),
	datad => \alm|ALT_INV_Equal0~2_combout\,
	datae => \alm|ALT_INV_snd~q\,
	dataf => \alm|ALT_INV_Equal0~0_combout\,
	combout => \alm|snd~0_combout\);

-- Location: FF_X39_Y52_N25
\alm|snd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|snd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|snd~q\);

-- Location: LABCELL_X48_Y50_N33
\alm|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~93_sumout\ = SUM(( (!\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) ) + ( \alm|Add2~98\ ))
-- \alm|Add2~94\ = CARRY(( (!\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) ) + ( \alm|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|ALT_INV_snd~q\,
	datac => \alm|rateCount|ALT_INV_beep~q\,
	datad => \ALT_INV_alarmEnable~combout\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	cin => \alm|Add2~98\,
	sumout => \alm|Add2~93_sumout\,
	cout => \alm|Add2~94\);

-- Location: LABCELL_X48_Y50_N36
\alm|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~89_sumout\ = SUM(( (\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) ) + ( \alm|Add2~94\ ))
-- \alm|Add2~90\ = CARRY(( (\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) ) + ( \alm|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|ALT_INV_snd~q\,
	datab => \alm|rateCount|ALT_INV_beep~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	cin => \alm|Add2~94\,
	sumout => \alm|Add2~89_sumout\,
	cout => \alm|Add2~90\);

-- Location: LABCELL_X48_Y50_N39
\alm|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~85_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) ) + ( (\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~90\ ))
-- \alm|Add2~86\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) ) + ( (\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111110111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|ALT_INV_snd~q\,
	datab => \alm|rateCount|ALT_INV_beep~q\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	dataf => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~90\,
	sumout => \alm|Add2~85_sumout\,
	cout => \alm|Add2~86\);

-- Location: LABCELL_X48_Y50_N42
\alm|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~81_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) ) + ( (!\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~86\ ))
-- \alm|Add2~82\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) ) + ( (!\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111011111110100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|ALT_INV_snd~q\,
	datab => \alm|rateCount|ALT_INV_beep~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	cin => \alm|Add2~86\,
	sumout => \alm|Add2~81_sumout\,
	cout => \alm|Add2~82\);

-- Location: LABCELL_X48_Y50_N45
\alm|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~77_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) ) + ( (\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~82\ ))
-- \alm|Add2~78\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) ) + ( (\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111110111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|ALT_INV_snd~q\,
	datab => \alm|rateCount|ALT_INV_beep~q\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	dataf => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~82\,
	sumout => \alm|Add2~77_sumout\,
	cout => \alm|Add2~78\);

-- Location: LABCELL_X48_Y50_N48
\alm|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~73_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) ) + ( (!\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~78\ ))
-- \alm|Add2~74\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) ) + ( (!\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111011111110100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|ALT_INV_snd~q\,
	datab => \alm|rateCount|ALT_INV_beep~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	cin => \alm|Add2~78\,
	sumout => \alm|Add2~73_sumout\,
	cout => \alm|Add2~74\);

-- Location: LABCELL_X48_Y50_N51
\alm|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~69_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) ) + ( (!\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~74\ ))
-- \alm|Add2~70\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) ) + ( (!\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111101110100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|ALT_INV_snd~q\,
	datab => \alm|rateCount|ALT_INV_beep~q\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	dataf => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~74\,
	sumout => \alm|Add2~69_sumout\,
	cout => \alm|Add2~70\);

-- Location: LABCELL_X48_Y50_N54
\alm|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~65_sumout\ = SUM(( (\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) ) + ( \alm|Add2~70\ ))
-- \alm|Add2~66\ = CARRY(( (\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) ) + ( \alm|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|ALT_INV_snd~q\,
	datab => \alm|rateCount|ALT_INV_beep~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~70\,
	sumout => \alm|Add2~65_sumout\,
	cout => \alm|Add2~66\);

-- Location: LABCELL_X48_Y50_N57
\alm|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~61_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) ) + ( (!\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~66\ ))
-- \alm|Add2~62\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) ) + ( (!\alm|snd~q\ & (\alm|rateCount|beep~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111101110100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|ALT_INV_snd~q\,
	datab => \alm|rateCount|ALT_INV_beep~q\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	dataf => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~66\,
	sumout => \alm|Add2~61_sumout\,
	cout => \alm|Add2~62\);

-- Location: LABCELL_X48_Y49_N0
\alm|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~57_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) ) + ( \alm|Add2~62\ ))
-- \alm|Add2~58\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) ) + ( \alm|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~62\,
	sumout => \alm|Add2~57_sumout\,
	cout => \alm|Add2~58\);

-- Location: LABCELL_X48_Y49_N3
\alm|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~53_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) ) + ( \alm|Add2~58\ ))
-- \alm|Add2~54\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) ) + ( \alm|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	cin => \alm|Add2~58\,
	sumout => \alm|Add2~53_sumout\,
	cout => \alm|Add2~54\);

-- Location: LABCELL_X48_Y49_N6
\alm|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~49_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) ) + ( \alm|Add2~54\ ))
-- \alm|Add2~50\ = CARRY(( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) ) + ( \alm|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~54\,
	sumout => \alm|Add2~49_sumout\,
	cout => \alm|Add2~50\);

-- Location: LABCELL_X48_Y49_N9
\alm|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~45_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) ) + ( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~50\ ))
-- \alm|Add2~46\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) ) + ( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101111111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	cin => \alm|Add2~50\,
	sumout => \alm|Add2~45_sumout\,
	cout => \alm|Add2~46\);

-- Location: LABCELL_X48_Y49_N12
\alm|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~41_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) ) + ( \alm|Add2~46\ ))
-- \alm|Add2~42\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) ) + ( \alm|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~46\,
	sumout => \alm|Add2~41_sumout\,
	cout => \alm|Add2~42\);

-- Location: LABCELL_X48_Y49_N15
\alm|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~37_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) ) + ( \alm|Add2~42\ ))
-- \alm|Add2~38\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) ) + ( \alm|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	cin => \alm|Add2~42\,
	sumout => \alm|Add2~37_sumout\,
	cout => \alm|Add2~38\);

-- Location: LABCELL_X48_Y49_N18
\alm|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~33_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) ) + ( \alm|Add2~38\ ))
-- \alm|Add2~34\ = CARRY(( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) ) + ( \alm|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~38\,
	sumout => \alm|Add2~33_sumout\,
	cout => \alm|Add2~34\);

-- Location: LABCELL_X48_Y49_N21
\alm|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~29_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) ) + ( \alm|Add2~34\ ))
-- \alm|Add2~30\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) ) + ( \alm|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~34\,
	sumout => \alm|Add2~29_sumout\,
	cout => \alm|Add2~30\);

-- Location: LABCELL_X48_Y49_N24
\alm|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~25_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) ) + ( \alm|Add2~30\ ))
-- \alm|Add2~26\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) ) + ( \alm|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~30\,
	sumout => \alm|Add2~25_sumout\,
	cout => \alm|Add2~26\);

-- Location: LABCELL_X48_Y49_N27
\alm|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~21_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) ) + ( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~26\ ))
-- \alm|Add2~22\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) ) + ( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110111111101100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	cin => \alm|Add2~26\,
	sumout => \alm|Add2~21_sumout\,
	cout => \alm|Add2~22\);

-- Location: LABCELL_X48_Y49_N30
\alm|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~17_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) ) + ( \alm|Add2~22\ ))
-- \alm|Add2~18\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) ) + ( \alm|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~22\,
	sumout => \alm|Add2~17_sumout\,
	cout => \alm|Add2~18\);

-- Location: LABCELL_X48_Y49_N33
\alm|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~13_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) ) + ( \alm|Add2~18\ ))
-- \alm|Add2~14\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) ) + ( \alm|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	cin => \alm|Add2~18\,
	sumout => \alm|Add2~13_sumout\,
	cout => \alm|Add2~14\);

-- Location: LABCELL_X48_Y49_N36
\alm|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~9_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) ) + ( \alm|Add2~14\ ))
-- \alm|Add2~10\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) ) + ( \alm|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~14\,
	sumout => \alm|Add2~9_sumout\,
	cout => \alm|Add2~10\);

-- Location: LABCELL_X48_Y49_N39
\alm|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~5_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) ) + ( \alm|Add2~10\ ))
-- \alm|Add2~6\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) ) + ( \alm|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~10\,
	sumout => \alm|Add2~5_sumout\,
	cout => \alm|Add2~6\);

-- Location: LABCELL_X48_Y49_N42
\alm|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add2~1_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) ) + ( \alm|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add2~6\,
	sumout => \alm|Add2~1_sumout\);

-- Location: M10K_X49_Y50_N0
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "alarm:alm|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b8a1:auto_generated|a_dpfifo_uv91:dpfifo|altsyncram_tne1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \alm|Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	portadatain => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X47_Y51_N30
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X47_Y51_N54
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ = ( \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q\ & ( !\KEY[0]~input_o\ ) ) ) # ( !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q\ & ( 
-- (!\KEY[0]~input_o\) # ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & \alm|Audio_Controller|done_adc_channel_sync~q\)) ) ) ) # ( 
-- \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q\ & ( !\KEY[0]~input_o\ ) ) ) # ( !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- !\alm|Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~q\ & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100111111001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \alm|Audio_Controller|ALT_INV_done_adc_channel_sync~q\,
	datae => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \alm|Audio_Controller|ADC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\);

-- Location: FF_X47_Y51_N31
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: MLABCELL_X47_Y51_N33
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X47_Y51_N34
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: MLABCELL_X47_Y51_N36
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X47_Y51_N37
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: MLABCELL_X47_Y51_N39
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X47_Y51_N40
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: MLABCELL_X47_Y51_N42
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X47_Y51_N44
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: MLABCELL_X47_Y51_N45
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X47_Y51_N46
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: MLABCELL_X47_Y51_N48
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\);

-- Location: FF_X47_Y51_N49
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LABCELL_X45_Y51_N18
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( 
-- \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: LABCELL_X50_Y51_N51
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ = ( \alm|Audio_Controller|audio_out_allowed~q\ & ( (!\KEY[0]~input_o\) # 
-- ((\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & \alm|Audio_Controller|audio_in_available~q\)) ) ) # ( !\alm|Audio_Controller|audio_out_allowed~q\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100111111000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	dataf => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\);

-- Location: FF_X45_Y51_N20
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LABCELL_X45_Y51_N36
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & 
-- ( \KEY[0]~input_o\ & ( (!\alm|Audio_Controller|audio_in_available~q\) # ((!\alm|Audio_Controller|audio_out_allowed~q\) # ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) ) # ( !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & 
-- ( \KEY[0]~input_o\ & ( (\alm|Audio_Controller|audio_in_available~q\ & (\alm|Audio_Controller|audio_out_allowed~q\ & (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\);

-- Location: FF_X45_Y51_N37
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X45_Y51_N51
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ( (!\alm|Audio_Controller|audio_in_available~q\) # ((!\alm|Audio_Controller|audio_out_allowed~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\) # (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ( (\alm|Audio_Controller|audio_in_available~q\ & (\alm|Audio_Controller|audio_out_allowed~q\ & 
-- (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000111111111111111000000000000100001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datab => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X50_Y51_N0
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X50_Y51_N18
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ = ( \KEY[0]~input_o\ & ( (\alm|Audio_Controller|audio_out_allowed~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & 
-- \alm|Audio_Controller|audio_in_available~q\))) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datad => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\);

-- Location: FF_X50_Y51_N2
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: LABCELL_X50_Y51_N54
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & 
-- ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( (\alm|Audio_Controller|audio_in_available~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (\alm|Audio_Controller|audio_out_allowed~q\ & \KEY[0]~input_o\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|audio_in_available~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # (!\alm|Audio_Controller|audio_out_allowed~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111000000000000000010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\);

-- Location: FF_X50_Y51_N55
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X50_Y51_N39
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( ((\alm|Audio_Controller|audio_out_allowed~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & \alm|Audio_Controller|audio_in_available~q\))) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1)) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ((!\alm|Audio_Controller|audio_out_allowed~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # (!\alm|Audio_Controller|audio_in_available~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001110000011110000111000001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	datad => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X50_Y51_N3
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X50_Y51_N5
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: LABCELL_X50_Y51_N33
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & 
-- ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (\alm|Audio_Controller|audio_out_allowed~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (\KEY[0]~input_o\ & \alm|Audio_Controller|audio_in_available~q\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|audio_out_allowed~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # (!\alm|Audio_Controller|audio_in_available~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111000000000000000010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\);

-- Location: FF_X50_Y51_N35
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X50_Y51_N36
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( ((\alm|Audio_Controller|audio_out_allowed~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & \alm|Audio_Controller|audio_in_available~q\))) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2)) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ((!\alm|Audio_Controller|audio_out_allowed~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # (!\alm|Audio_Controller|audio_in_available~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001110000011110000111000001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	datad => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LABCELL_X50_Y51_N6
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X50_Y51_N8
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: LABCELL_X50_Y51_N27
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & 
-- ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( (\alm|Audio_Controller|audio_in_available~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (\KEY[0]~input_o\ & \alm|Audio_Controller|audio_out_allowed~q\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|audio_in_available~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # (!\alm|Audio_Controller|audio_out_allowed~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111000000000000000010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\);

-- Location: FF_X50_Y51_N29
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X50_Y51_N42
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( ((\alm|Audio_Controller|audio_out_allowed~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & \alm|Audio_Controller|audio_in_available~q\))) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3)) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ((!\alm|Audio_Controller|audio_out_allowed~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # (!\alm|Audio_Controller|audio_in_available~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001110000011110000111000001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	datad => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X50_Y51_N9
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X50_Y51_N11
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: LABCELL_X50_Y51_N30
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & 
-- ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( (\alm|Audio_Controller|audio_out_allowed~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (\alm|Audio_Controller|audio_in_available~q\ & \KEY[0]~input_o\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|audio_out_allowed~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # (!\alm|Audio_Controller|audio_in_available~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111000000000000000010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\);

-- Location: FF_X50_Y51_N32
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X50_Y51_N45
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( ((\alm|Audio_Controller|audio_out_allowed~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & \alm|Audio_Controller|audio_in_available~q\))) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4)) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ((!\alm|Audio_Controller|audio_out_allowed~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # (!\alm|Audio_Controller|audio_in_available~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001110000011110000111000001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	datad => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X50_Y51_N12
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X50_Y51_N14
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: LABCELL_X50_Y51_N57
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & 
-- ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (\alm|Audio_Controller|audio_in_available~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (\KEY[0]~input_o\ & \alm|Audio_Controller|audio_out_allowed~q\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|audio_in_available~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # (!\alm|Audio_Controller|audio_out_allowed~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111000000000000000010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\);

-- Location: FF_X50_Y51_N59
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X50_Y51_N48
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( ((\alm|Audio_Controller|audio_in_available~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & \alm|Audio_Controller|audio_out_allowed~q\))) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5)) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ((!\alm|Audio_Controller|audio_in_available~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # (!\alm|Audio_Controller|audio_out_allowed~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X50_Y51_N15
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\);

-- Location: FF_X50_Y51_N17
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: LABCELL_X50_Y51_N24
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ = ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & 
-- ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( (\alm|Audio_Controller|audio_in_available~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (\alm|Audio_Controller|audio_out_allowed~q\ & \KEY[0]~input_o\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|audio_in_available~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # (!\alm|Audio_Controller|audio_out_allowed~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111000000000000000010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\);

-- Location: FF_X50_Y51_N26
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X50_Y51_N21
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( 
-- \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( (!\alm|Audio_Controller|audio_out_allowed~q\) # 
-- ((!\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) # ((!\alm|Audio_Controller|audio_in_available~q\) # 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( (\alm|Audio_Controller|audio_out_allowed~q\ & 
-- (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & (\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & 
-- \alm|Audio_Controller|audio_in_available~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000111111111111011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: M10K_X49_Y51_N0
\alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "alarm:alm|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b8a1:auto_generated|a_dpfifo_uv91:dpfifo|altsyncram_tne1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \alm|Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	portadatain => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X47_Y52_N30
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X47_Y52_N24
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ = ( \KEY[0]~input_o\ & ( (\alm|Audio_Controller|audio_out_allowed~q\ & 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & \alm|Audio_Controller|audio_in_available~q\)) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|ALT_INV_audio_out_allowed~q\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datac => \alm|Audio_Controller|ALT_INV_audio_in_available~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\);

-- Location: FF_X47_Y52_N31
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: MLABCELL_X47_Y52_N33
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X47_Y52_N34
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: MLABCELL_X47_Y52_N36
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X47_Y52_N37
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: MLABCELL_X47_Y52_N39
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X47_Y52_N40
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: MLABCELL_X47_Y52_N42
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X47_Y52_N43
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: MLABCELL_X47_Y52_N45
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X47_Y52_N46
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: MLABCELL_X47_Y52_N48
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\);

-- Location: FF_X47_Y52_N49
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LABCELL_X46_Y53_N12
\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ = ( \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & ( !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ ) ) # ( 
-- !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & ( \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	combout => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\);

-- Location: LABCELL_X48_Y52_N21
\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ = ( \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & ( 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\);

-- Location: LABCELL_X46_Y53_N48
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( 
-- \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: LABCELL_X46_Y53_N54
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( (!\KEY[0]~input_o\) # ((\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & 
-- (\alm|Audio_Controller|done_dac_channel_sync~q\ & !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\))) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( 
-- !\KEY[0]~input_o\ ) ) ) # ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( !\KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & ( 
-- !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datad => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\);

-- Location: FF_X46_Y53_N50
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LABCELL_X46_Y53_N18
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & 
-- ( \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\) # 
-- ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\)))) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ( \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & (\KEY[0]~input_o\ & (\alm|Audio_Controller|done_dac_channel_sync~q\ & 
-- \alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\))) ) ) ) # ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ( 
-- !\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & ( \KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000100011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\);

-- Location: FF_X46_Y53_N19
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X45_Y52_N3
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \alm|Audio_Controller|done_dac_channel_sync~q\ & ( 
-- (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0))))) # 
-- (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\))))) ) ) # ( !\alm|Audio_Controller|done_dac_channel_sync~q\ & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100011111000011100001111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X45_Y52_N30
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X45_Y52_N24
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ = ( \alm|Audio_Controller|done_dac_channel_sync~q\ & ( (!\KEY[0]~input_o\) # 
-- ((\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\))) ) ) # ( !\alm|Audio_Controller|done_dac_channel_sync~q\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110001111100001111000111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\);

-- Location: FF_X45_Y52_N32
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: LABCELL_X45_Y52_N54
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & 
-- ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & (\KEY[0]~input_o\ & \alm|Audio_Controller|done_dac_channel_sync~q\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\) # 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\) # (!\alm|Audio_Controller|done_dac_channel_sync~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111000000000000000010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\);

-- Location: FF_X45_Y52_N56
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X45_Y52_N15
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( ((\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & \alm|Audio_Controller|done_dac_channel_sync~q\))) # (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1)) ) ) # 
-- ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\) # 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\) # (!\alm|Audio_Controller|done_dac_channel_sync~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X45_Y52_N33
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X45_Y52_N35
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: LABCELL_X45_Y52_N9
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & 
-- ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & 
-- (\alm|Audio_Controller|done_dac_channel_sync~q\ & (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & \KEY[0]~input_o\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\) # 
-- ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111000000000000000010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\);

-- Location: FF_X45_Y52_N11
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X45_Y52_N0
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\) # 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\) # ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2) & ( (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & 
-- \alm|Audio_Controller|done_dac_channel_sync~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000111111111111011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LABCELL_X45_Y52_N36
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X45_Y52_N38
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: LABCELL_X45_Y52_N48
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & 
-- ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & 
-- (\alm|Audio_Controller|done_dac_channel_sync~q\ & (\KEY[0]~input_o\ & \alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\) # 
-- ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111000000000000000010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\);

-- Location: FF_X45_Y52_N49
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X45_Y52_N27
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \alm|Audio_Controller|done_dac_channel_sync~q\ & ( 
-- (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3))))) # 
-- (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))))) ) ) # ( !\alm|Audio_Controller|done_dac_channel_sync~q\ & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001110000111110000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	dataf => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X45_Y52_N39
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X45_Y52_N41
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: LABCELL_X45_Y52_N6
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & 
-- ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & 
-- (\alm|Audio_Controller|done_dac_channel_sync~q\ & (\KEY[0]~input_o\ & \alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\) # 
-- ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111000000000000000010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\);

-- Location: FF_X45_Y52_N7
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X45_Y52_N21
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( ((\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & \alm|Audio_Controller|done_dac_channel_sync~q\))) # (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4)) ) ) # 
-- ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\) # 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\) # (!\alm|Audio_Controller|done_dac_channel_sync~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X45_Y52_N42
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X45_Y52_N44
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: LABCELL_X45_Y52_N51
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & 
-- ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & 
-- (\alm|Audio_Controller|done_dac_channel_sync~q\ & (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & \KEY[0]~input_o\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\) # 
-- ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111000000000000000010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\);

-- Location: FF_X45_Y52_N53
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X45_Y52_N12
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\) # 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\) # ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & ( (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & 
-- \alm|Audio_Controller|done_dac_channel_sync~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000111111111111011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datad => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X45_Y52_N45
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\);

-- Location: FF_X45_Y52_N47
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: LABCELL_X45_Y52_N57
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & 
-- ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( \KEY[0]~input_o\ ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & (\alm|Audio_Controller|done_dac_channel_sync~q\ & \KEY[0]~input_o\))) ) ) ) # ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( (\KEY[0]~input_o\ & ((!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\) # 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\) # (!\alm|Audio_Controller|done_dac_channel_sync~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111000000000000000010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\);

-- Location: FF_X45_Y52_N59
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X45_Y52_N18
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \alm|Audio_Controller|done_dac_channel_sync~q\ & ( 
-- (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6))))) # 
-- (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|found_edge~0_combout\ & ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5))))) ) ) # ( !\alm|Audio_Controller|done_dac_channel_sync~q\ & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_found_edge~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LABCELL_X48_Y52_N30
\alm|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~97_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) ) + ( (\alarmEnable~combout\ & \alm|rateCount|beep~q\) ) + ( !VCC ))
-- \alm|Add1~98\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) ) + ( (\alarmEnable~combout\ & \alm|rateCount|beep~q\) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_alarmEnable~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	dataf => \alm|rateCount|ALT_INV_beep~q\,
	cin => GND,
	sumout => \alm|Add1~97_sumout\,
	cout => \alm|Add1~98\);

-- Location: LABCELL_X48_Y52_N33
\alm|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~93_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) ) + ( \alm|Add1~98\ ))
-- \alm|Add1~94\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) ) + ( \alm|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datac => \alm|ALT_INV_snd~q\,
	datad => \ALT_INV_alarmEnable~combout\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	cin => \alm|Add1~98\,
	sumout => \alm|Add1~93_sumout\,
	cout => \alm|Add1~94\);

-- Location: LABCELL_X48_Y52_N36
\alm|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~89_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) ) + ( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add1~94\ ))
-- \alm|Add1~90\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) ) + ( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101111111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	cin => \alm|Add1~94\,
	sumout => \alm|Add1~89_sumout\,
	cout => \alm|Add1~90\);

-- Location: LABCELL_X48_Y52_N39
\alm|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~85_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) ) + ( \alm|Add1~90\ ))
-- \alm|Add1~86\ = CARRY(( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) ) + ( \alm|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datad => \ALT_INV_alarmEnable~combout\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	cin => \alm|Add1~90\,
	sumout => \alm|Add1~85_sumout\,
	cout => \alm|Add1~86\);

-- Location: LABCELL_X48_Y52_N42
\alm|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~81_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) ) + ( \alm|Add1~86\ ))
-- \alm|Add1~82\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) ) + ( \alm|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	cin => \alm|Add1~86\,
	sumout => \alm|Add1~81_sumout\,
	cout => \alm|Add1~82\);

-- Location: LABCELL_X48_Y52_N45
\alm|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~77_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) ) + ( \alm|Add1~82\ ))
-- \alm|Add1~78\ = CARRY(( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) ) + ( \alm|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add1~82\,
	sumout => \alm|Add1~77_sumout\,
	cout => \alm|Add1~78\);

-- Location: LABCELL_X48_Y52_N48
\alm|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~73_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) ) + ( \alm|Add1~78\ ))
-- \alm|Add1~74\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) ) + ( \alm|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add1~78\,
	sumout => \alm|Add1~73_sumout\,
	cout => \alm|Add1~74\);

-- Location: LABCELL_X48_Y52_N51
\alm|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~69_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) ) + ( \alm|Add1~74\ ))
-- \alm|Add1~70\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) ) + ( \alm|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add1~74\,
	sumout => \alm|Add1~69_sumout\,
	cout => \alm|Add1~70\);

-- Location: LABCELL_X48_Y52_N54
\alm|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~65_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) ) + ( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add1~70\ ))
-- \alm|Add1~66\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) ) + ( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101111111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	cin => \alm|Add1~70\,
	sumout => \alm|Add1~65_sumout\,
	cout => \alm|Add1~66\);

-- Location: LABCELL_X48_Y52_N57
\alm|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~61_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) ) + ( \alm|Add1~66\ ))
-- \alm|Add1~62\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) ) + ( \alm|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add1~66\,
	sumout => \alm|Add1~61_sumout\,
	cout => \alm|Add1~62\);

-- Location: LABCELL_X48_Y51_N0
\alm|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~57_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) ) + ( \alm|Add1~62\ ))
-- \alm|Add1~58\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) ) + ( \alm|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add1~62\,
	sumout => \alm|Add1~57_sumout\,
	cout => \alm|Add1~58\);

-- Location: LABCELL_X48_Y51_N3
\alm|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~53_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) ) + ( \alm|Add1~58\ ))
-- \alm|Add1~54\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) ) + ( \alm|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add1~58\,
	sumout => \alm|Add1~53_sumout\,
	cout => \alm|Add1~54\);

-- Location: LABCELL_X48_Y51_N6
\alm|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~49_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) ) + ( \alm|Add1~54\ ))
-- \alm|Add1~50\ = CARRY(( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) ) + ( \alm|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add1~54\,
	sumout => \alm|Add1~49_sumout\,
	cout => \alm|Add1~50\);

-- Location: LABCELL_X48_Y51_N9
\alm|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~45_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) ) + ( \alm|Add1~50\ ))
-- \alm|Add1~46\ = CARRY(( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) ) + ( \alm|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add1~50\,
	sumout => \alm|Add1~45_sumout\,
	cout => \alm|Add1~46\);

-- Location: LABCELL_X48_Y51_N12
\alm|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~41_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) ) + ( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add1~46\ ))
-- \alm|Add1~42\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) ) + ( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110111111101100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	cin => \alm|Add1~46\,
	sumout => \alm|Add1~41_sumout\,
	cout => \alm|Add1~42\);

-- Location: LABCELL_X48_Y51_N15
\alm|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~37_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) ) + ( \alm|Add1~42\ ))
-- \alm|Add1~38\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) ) + ( \alm|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datad => \ALT_INV_alarmEnable~combout\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	cin => \alm|Add1~42\,
	sumout => \alm|Add1~37_sumout\,
	cout => \alm|Add1~38\);

-- Location: LABCELL_X48_Y51_N18
\alm|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~33_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) ) + ( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add1~38\ ))
-- \alm|Add1~34\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) ) + ( (\alm|rateCount|beep~q\ & (\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101111111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	cin => \alm|Add1~38\,
	sumout => \alm|Add1~33_sumout\,
	cout => \alm|Add1~34\);

-- Location: LABCELL_X48_Y51_N21
\alm|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~29_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) ) + ( \alm|Add1~34\ ))
-- \alm|Add1~30\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) ) + ( \alm|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datad => \ALT_INV_alarmEnable~combout\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	cin => \alm|Add1~34\,
	sumout => \alm|Add1~29_sumout\,
	cout => \alm|Add1~30\);

-- Location: LABCELL_X48_Y51_N24
\alm|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~25_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) ) + ( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add1~30\ ))
-- \alm|Add1~26\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) ) + ( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110111111101100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	cin => \alm|Add1~30\,
	sumout => \alm|Add1~25_sumout\,
	cout => \alm|Add1~26\);

-- Location: LABCELL_X48_Y51_N27
\alm|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~21_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) ) + ( \alm|Add1~26\ ))
-- \alm|Add1~22\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) ) + ( \alm|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datad => \ALT_INV_alarmEnable~combout\,
	dataf => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	cin => \alm|Add1~26\,
	sumout => \alm|Add1~21_sumout\,
	cout => \alm|Add1~22\);

-- Location: LABCELL_X48_Y51_N30
\alm|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~17_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) ) + ( \alm|Add1~22\ ))
-- \alm|Add1~18\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) ) + ( \alm|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add1~22\,
	sumout => \alm|Add1~17_sumout\,
	cout => \alm|Add1~18\);

-- Location: LABCELL_X48_Y51_N33
\alm|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~13_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) ) + ( \alm|Add1~18\ ))
-- \alm|Add1~14\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) ) + ( \alm|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add1~18\,
	sumout => \alm|Add1~13_sumout\,
	cout => \alm|Add1~14\);

-- Location: LABCELL_X48_Y51_N36
\alm|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~9_sumout\ = SUM(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) ) + ( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add1~14\ ))
-- \alm|Add1~10\ = CARRY(( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) ) + ( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110111111101100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \ALT_INV_alarmEnable~combout\,
	datad => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	cin => \alm|Add1~14\,
	sumout => \alm|Add1~9_sumout\,
	cout => \alm|Add1~10\);

-- Location: LABCELL_X48_Y51_N39
\alm|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~5_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) ) + ( \alm|Add1~10\ ))
-- \alm|Add1~6\ = CARRY(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) ) + ( \alm|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add1~10\,
	sumout => \alm|Add1~5_sumout\,
	cout => \alm|Add1~6\);

-- Location: LABCELL_X48_Y51_N42
\alm|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Add1~1_sumout\ = SUM(( (\alm|rateCount|beep~q\ & (!\alm|snd~q\ & \alarmEnable~combout\)) ) + ( \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) ) + ( \alm|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|rateCount|ALT_INV_beep~q\,
	datab => \alm|ALT_INV_snd~q\,
	datac => \alm|Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datad => \ALT_INV_alarmEnable~combout\,
	cin => \alm|Add1~6\,
	sumout => \alm|Add1~1_sumout\);

-- Location: M10K_X49_Y52_N0
\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "alarm:alm|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b8a1:auto_generated|a_dpfifo_uv91:dpfifo|altsyncram_tne1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \alm|Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	portadatain => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y52_N0
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(1) & ( (!\alm|Audio_Controller|Bit_Clock_Edges|falling_edge~combout\ & 
-- ((!\alm|Audio_Controller|done_dac_channel_sync~q\) # (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ $ (\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000100100001111000010010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datab => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datac => \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_falling_edge~combout\,
	datad => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(1),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout\);

-- Location: LABCELL_X48_Y52_N24
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & ( \KEY[0]~input_o\ & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) ) ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & ( \KEY[0]~input_o\ & ( 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0))) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~33_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg~33_combout\,
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datae => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout\);

-- Location: FF_X48_Y52_N26
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(1));

-- Location: LABCELL_X48_Y52_N6
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(1))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(1))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(1),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32_combout\);

-- Location: LABCELL_X46_Y53_N42
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\ = ( \alm|Audio_Controller|done_dac_channel_sync~q\ & ( \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & ( (!\KEY[0]~input_o\) # 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ & \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) ) ) ) # ( 
-- !\alm|Audio_Controller|done_dac_channel_sync~q\ & ( \alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & ( !\KEY[0]~input_o\ ) ) ) # ( \alm|Audio_Controller|done_dac_channel_sync~q\ & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & ( (!\KEY[0]~input_o\) # ((!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~0_combout\ & (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ $ 
-- (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\)))) ) ) ) # ( !\alm|Audio_Controller|done_dac_channel_sync~q\ & ( !\alm|Audio_Controller|Audio_Out_Serializer|left_channel_was_read~q\ & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110010100011111111000000001111111100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~0_combout\,
	datab => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datac => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\);

-- Location: LABCELL_X43_Y53_N33
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\ = ( \alm|Audio_Controller|done_dac_channel_sync~q\ & ( \alm|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q\ & ( (!\KEY[0]~input_o\) # 
-- (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ $ (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\)) ) ) ) # ( !\alm|Audio_Controller|done_dac_channel_sync~q\ & ( 
-- \alm|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q\ & ( !\KEY[0]~input_o\ ) ) ) # ( \alm|Audio_Controller|done_dac_channel_sync~q\ & ( !\alm|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q\ & ( ((!\KEY[0]~input_o\) # 
-- (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q\ $ (!\alm|Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~q\))) # (\alm|Audio_Controller|Bit_Clock_Edges|last_test_clk~q\) ) ) ) # ( 
-- !\alm|Audio_Controller|done_dac_channel_sync~q\ & ( !\alm|Audio_Controller|Bit_Clock_Edges|cur_test_clk~q\ & ( (!\KEY[0]~input_o\) # (\alm|Audio_Controller|Bit_Clock_Edges|last_test_clk~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110111101111111111000000001111111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~DUPLICATE_q\,
	datab => \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_last_test_clk~q\,
	datac => \alm|Audio_Controller|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \alm|Audio_Controller|ALT_INV_done_dac_channel_sync~q\,
	dataf => \alm|Audio_Controller|Bit_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\);

-- Location: FF_X48_Y52_N8
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~32_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(2));

-- Location: LABCELL_X48_Y52_N9
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(2))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(2))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(2),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31_combout\);

-- Location: FF_X48_Y52_N10
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~31_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(3));

-- Location: LABCELL_X48_Y52_N12
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(3))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3))))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(3))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(3),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30_combout\);

-- Location: FF_X48_Y52_N14
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~30_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(4));

-- Location: LABCELL_X48_Y52_N15
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(4))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(4))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(4),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29_combout\);

-- Location: FF_X48_Y52_N16
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~29_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(5));

-- Location: LABCELL_X46_Y52_N6
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(5))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(5))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(5),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28_combout\);

-- Location: FF_X46_Y52_N8
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~28_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(6));

-- Location: LABCELL_X46_Y52_N9
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(6))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(6))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(6),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27_combout\);

-- Location: FF_X46_Y52_N11
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~27_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(7));

-- Location: LABCELL_X46_Y52_N51
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(7))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(7))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(7),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26_combout\);

-- Location: FF_X46_Y52_N52
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~26_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(8));

-- Location: LABCELL_X46_Y52_N48
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(8) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\) # ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8))))) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8))))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(8) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(8),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25_combout\);

-- Location: FF_X46_Y52_N49
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~25_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(9));

-- Location: LABCELL_X46_Y52_N33
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(9)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(9)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(9),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24_combout\);

-- Location: FF_X46_Y52_N34
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~24_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(10));

-- Location: LABCELL_X46_Y52_N30
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(10)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(10)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(10),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23_combout\);

-- Location: FF_X46_Y52_N32
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~23_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(11));

-- Location: LABCELL_X46_Y52_N27
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(11))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(11))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(11),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22_combout\);

-- Location: FF_X46_Y52_N29
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~22_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(12));

-- Location: LABCELL_X46_Y52_N24
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(12))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12))))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(12))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(12),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21_combout\);

-- Location: FF_X46_Y52_N25
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~21_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(13));

-- Location: LABCELL_X46_Y52_N45
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(13)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(13)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(13),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20_combout\);

-- Location: FF_X46_Y52_N46
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~20_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(14));

-- Location: LABCELL_X46_Y52_N42
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(14) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\) # ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14))))) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14))))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(14) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(14),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19_combout\);

-- Location: FF_X46_Y52_N43
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~19_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(15));

-- Location: LABCELL_X46_Y52_N3
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(15)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(15)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(15),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18_combout\);

-- Location: FF_X46_Y52_N5
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~18_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(16));

-- Location: LABCELL_X46_Y52_N0
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(16))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(16))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(16),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17_combout\);

-- Location: FF_X46_Y52_N2
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~17_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(17));

-- Location: LABCELL_X50_Y52_N6
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ( (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17)) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) ) # ( !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) & ( 
-- \alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17)) ) ) ) # ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) & ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ( (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(17)) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) & ( !\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(17),
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datae => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16_combout\);

-- Location: FF_X50_Y52_N8
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~16_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(18));

-- Location: LABCELL_X50_Y52_N3
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(18))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(18))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(18),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15_combout\);

-- Location: FF_X50_Y52_N5
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~15_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(19));

-- Location: LABCELL_X50_Y52_N0
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(19)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(19)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(19),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14_combout\);

-- Location: FF_X50_Y52_N1
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~14_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(20));

-- Location: LABCELL_X50_Y52_N33
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) & ( 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(20))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\))) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20))))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(20))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(20),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13_combout\);

-- Location: FF_X50_Y52_N35
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~13_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(21));

-- Location: LABCELL_X50_Y52_N30
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(21))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(21))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(21),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12_combout\);

-- Location: FF_X50_Y52_N32
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~12_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(22));

-- Location: LABCELL_X50_Y52_N51
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(22))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(22))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(22),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11_combout\);

-- Location: FF_X50_Y52_N53
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~11_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(23));

-- Location: LABCELL_X50_Y52_N48
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(23))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(23))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(23),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10_combout\);

-- Location: FF_X50_Y52_N49
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~10_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(24));

-- Location: LABCELL_X50_Y52_N57
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(24) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\) # ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24))))) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24))))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(24) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(24),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9_combout\);

-- Location: FF_X50_Y52_N59
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~9_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(25));

-- Location: LABCELL_X50_Y52_N54
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(25)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(25)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(25),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8_combout\);

-- Location: FF_X50_Y52_N55
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~8_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(26));

-- Location: LABCELL_X50_Y52_N27
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(26)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(26)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(26),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7_combout\);

-- Location: FF_X50_Y52_N29
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~7_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(27));

-- Location: LABCELL_X50_Y52_N24
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(27))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(27))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(27),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6_combout\);

-- Location: FF_X50_Y52_N25
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~6_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(28));

-- Location: LABCELL_X50_Y52_N45
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~5_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(28)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(28)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(28),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~5_combout\);

-- Location: FF_X50_Y52_N46
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~5_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(29));

-- Location: LABCELL_X50_Y52_N42
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~4_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(29) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\) # ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29))))) # 
-- (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29))))) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(29) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(29),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~4_combout\);

-- Location: FF_X50_Y52_N44
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~4_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(30));

-- Location: LABCELL_X50_Y52_N15
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~3_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(30))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30))))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(30))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(30),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~3_combout\);

-- Location: FF_X50_Y52_N16
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~3_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(31));

-- Location: LABCELL_X50_Y52_N12
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~0_combout\ = ( \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) & ( 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(31)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) & ( (!\alm|Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(31)))) # (\alm|Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datad => \alm|Audio_Controller|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(31),
	dataf => \alm|Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	combout => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~0_combout\);

-- Location: FF_X50_Y52_N13
\alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~0_combout\,
	sclr => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~1_combout\,
	ena => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(32));

-- Location: FF_X43_Y52_N5
\alm|Audio_Controller|Audio_Out_Serializer|serial_audio_out_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \alm|Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(32),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~q\);

-- Location: MLABCELL_X34_Y58_N30
\alm|avc|u0|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|Selector1~0_combout\ = ( \alm|avc|u0|SD_COUNTER\(4) & ( \alm|avc|u0|SD_COUNTER\(3) & ( (\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\)) ) ) ) # ( 
-- !\alm|avc|u0|SD_COUNTER\(4) & ( !\alm|avc|u0|SD_COUNTER\(3) & ( (!\alm|avc|u0|SD_COUNTER\(1) & (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & \alm|avc|u0|SD_COUNTER[5]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER[5]~DUPLICATE_q\,
	datae => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	combout => \alm|avc|u0|Selector1~0_combout\);

-- Location: MLABCELL_X34_Y58_N6
\alm|avc|u0|SCLK~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|SCLK~0_combout\ = ( \alm|avc|u0|SD_COUNTER\(1) & ( (\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & \alm|avc|u0|SD_COUNTER\(4))) ) ) # ( !\alm|avc|u0|SD_COUNTER\(1) & ( 
-- (!\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\ & (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & !\alm|avc|u0|SD_COUNTER\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	combout => \alm|avc|u0|SCLK~0_combout\);

-- Location: MLABCELL_X34_Y58_N9
\alm|avc|u0|SCLK~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|SCLK~1_combout\ = ( \alm|avc|u0|SCLK~0_combout\ & ( (!\alm|avc|u0|Selector1~0_combout\ & ((\alm|avc|u0|SCLK~q\))) # (\alm|avc|u0|Selector1~0_combout\ & (!\alm|avc|u0|ACK3~0_combout\)) ) ) # ( !\alm|avc|u0|SCLK~0_combout\ & ( 
-- (\alm|avc|u0|SCLK~q\) # (\alm|avc|u0|Selector1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001010111110100000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_ACK3~0_combout\,
	datac => \alm|avc|u0|ALT_INV_Selector1~0_combout\,
	datad => \alm|avc|u0|ALT_INV_SCLK~q\,
	dataf => \alm|avc|u0|ALT_INV_SCLK~0_combout\,
	combout => \alm|avc|u0|SCLK~1_combout\);

-- Location: FF_X34_Y58_N34
\alm|avc|u0|SCLK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alm|avc|mI2C_CTRL_CLK~q\,
	asdata => \alm|avc|u0|SCLK~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alm|avc|u0|SCLK~q\);

-- Location: LABCELL_X35_Y58_N12
\alm|avc|u0|I2C_SCLK~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|I2C_SCLK~0_combout\ = ( \alm|avc|u0|SD_COUNTER\(1) & ( (\alm|avc|u0|SD_COUNTER\(4) & (\alm|avc|u0|SD_COUNTER\(3) & \alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\)) ) ) # ( !\alm|avc|u0|SD_COUNTER\(1) & ( (!\alm|avc|u0|SD_COUNTER\(4) & 
-- (!\alm|avc|u0|SD_COUNTER\(3) & (!\alm|avc|u0|SD_COUNTER[0]~DUPLICATE_q\ & !\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\))) # (\alm|avc|u0|SD_COUNTER\(4) & (\alm|avc|u0|SD_COUNTER\(3) & ((\alm|avc|u0|SD_COUNTER[2]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000010001100000000001000100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alm|avc|u0|ALT_INV_SD_COUNTER\(4),
	datab => \alm|avc|u0|ALT_INV_SD_COUNTER\(3),
	datac => \alm|avc|u0|ALT_INV_SD_COUNTER[0]~DUPLICATE_q\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	dataf => \alm|avc|u0|ALT_INV_SD_COUNTER\(1),
	combout => \alm|avc|u0|I2C_SCLK~0_combout\);

-- Location: LABCELL_X36_Y58_N12
\alm|avc|u0|I2C_SCLK~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alm|avc|u0|I2C_SCLK~1_combout\ = ( \alm|avc|u0|I2C_SCLK~0_combout\ & ( \alm|avc|mI2C_CTRL_CLK~q\ & ( !\alm|avc|u0|SCLK~q\ ) ) ) # ( !\alm|avc|u0|I2C_SCLK~0_combout\ & ( \alm|avc|mI2C_CTRL_CLK~q\ & ( !\alm|avc|u0|SCLK~q\ ) ) ) # ( 
-- \alm|avc|u0|I2C_SCLK~0_combout\ & ( !\alm|avc|mI2C_CTRL_CLK~q\ & ( !\alm|avc|u0|SCLK~q\ ) ) ) # ( !\alm|avc|u0|I2C_SCLK~0_combout\ & ( !\alm|avc|mI2C_CTRL_CLK~q\ & ( (!\alm|avc|u0|SCLK~q\) # (\alm|avc|u0|SD_COUNTER\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alm|avc|u0|ALT_INV_SCLK~q\,
	datad => \alm|avc|u0|ALT_INV_SD_COUNTER\(5),
	datae => \alm|avc|u0|ALT_INV_I2C_SCLK~0_combout\,
	dataf => \alm|avc|ALT_INV_mI2C_CTRL_CLK~q\,
	combout => \alm|avc|u0|I2C_SCLK~1_combout\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \vg1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \vg1|VGA|mypll|altpll_component|auto_generated|clk\(0));

-- Location: CLKCTRL_G4
\vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \vg1|VGA|mypll|altpll_component|auto_generated|clk\(0),
	outclk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\);

-- Location: LABCELL_X42_Y61_N0
\vg1|VGA|controller|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add0~37_sumout\ = SUM(( \vg1|VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \vg1|VGA|controller|Add0~38\ = CARRY(( \vg1|VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_xCounter\(0),
	cin => GND,
	sumout => \vg1|VGA|controller|Add0~37_sumout\,
	cout => \vg1|VGA|controller|Add0~38\);

-- Location: FF_X42_Y61_N13
\vg1|VGA|controller|xCounter[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter[4]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y61_N18
\vg1|VGA|controller|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add0~17_sumout\ = SUM(( \vg1|VGA|controller|xCounter\(6) ) + ( GND ) + ( \vg1|VGA|controller|Add0~14\ ))
-- \vg1|VGA|controller|Add0~18\ = CARRY(( \vg1|VGA|controller|xCounter\(6) ) + ( GND ) + ( \vg1|VGA|controller|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_xCounter\(6),
	cin => \vg1|VGA|controller|Add0~14\,
	sumout => \vg1|VGA|controller|Add0~17_sumout\,
	cout => \vg1|VGA|controller|Add0~18\);

-- Location: LABCELL_X42_Y61_N21
\vg1|VGA|controller|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add0~29_sumout\ = SUM(( \vg1|VGA|controller|xCounter\(7) ) + ( GND ) + ( \vg1|VGA|controller|Add0~18\ ))
-- \vg1|VGA|controller|Add0~30\ = CARRY(( \vg1|VGA|controller|xCounter\(7) ) + ( GND ) + ( \vg1|VGA|controller|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_xCounter\(7),
	cin => \vg1|VGA|controller|Add0~18\,
	sumout => \vg1|VGA|controller|Add0~29_sumout\,
	cout => \vg1|VGA|controller|Add0~30\);

-- Location: FF_X42_Y61_N22
\vg1|VGA|controller|xCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter\(7));

-- Location: LABCELL_X42_Y61_N24
\vg1|VGA|controller|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add0~25_sumout\ = SUM(( \vg1|VGA|controller|xCounter\(8) ) + ( GND ) + ( \vg1|VGA|controller|Add0~30\ ))
-- \vg1|VGA|controller|Add0~26\ = CARRY(( \vg1|VGA|controller|xCounter\(8) ) + ( GND ) + ( \vg1|VGA|controller|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_xCounter\(8),
	cin => \vg1|VGA|controller|Add0~30\,
	sumout => \vg1|VGA|controller|Add0~25_sumout\,
	cout => \vg1|VGA|controller|Add0~26\);

-- Location: FF_X42_Y61_N25
\vg1|VGA|controller|xCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter\(8));

-- Location: FF_X42_Y61_N7
\vg1|VGA|controller|xCounter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter[2]~DUPLICATE_q\);

-- Location: FF_X42_Y61_N29
\vg1|VGA|controller|xCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter\(9));

-- Location: LABCELL_X42_Y61_N27
\vg1|VGA|controller|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add0~21_sumout\ = SUM(( \vg1|VGA|controller|xCounter\(9) ) + ( GND ) + ( \vg1|VGA|controller|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_xCounter\(9),
	cin => \vg1|VGA|controller|Add0~26\,
	sumout => \vg1|VGA|controller|Add0~21_sumout\);

-- Location: FF_X42_Y61_N28
\vg1|VGA|controller|xCounter[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter[9]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y61_N33
\vg1|VGA|controller|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Equal0~0_combout\ = ( \vg1|VGA|controller|xCounter[9]~DUPLICATE_q\ & ( (!\vg1|VGA|controller|xCounter\(7) & (\vg1|VGA|controller|xCounter\(8) & (\vg1|VGA|controller|xCounter\(3) & \vg1|VGA|controller|xCounter[2]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|controller|ALT_INV_xCounter\(7),
	datab => \vg1|VGA|controller|ALT_INV_xCounter\(8),
	datac => \vg1|VGA|controller|ALT_INV_xCounter\(3),
	datad => \vg1|VGA|controller|ALT_INV_xCounter[2]~DUPLICATE_q\,
	dataf => \vg1|VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\,
	combout => \vg1|VGA|controller|Equal0~0_combout\);

-- Location: FF_X42_Y61_N16
\vg1|VGA|controller|xCounter[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter[5]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y61_N39
\vg1|VGA|controller|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Equal0~1_combout\ = ( !\vg1|VGA|controller|xCounter\(6) & ( (\vg1|VGA|controller|xCounter\(1) & (!\vg1|VGA|controller|xCounter[5]~DUPLICATE_q\ & \vg1|VGA|controller|xCounter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|controller|ALT_INV_xCounter\(1),
	datac => \vg1|VGA|controller|ALT_INV_xCounter[5]~DUPLICATE_q\,
	datad => \vg1|VGA|controller|ALT_INV_xCounter\(0),
	dataf => \vg1|VGA|controller|ALT_INV_xCounter\(6),
	combout => \vg1|VGA|controller|Equal0~1_combout\);

-- Location: MLABCELL_X39_Y61_N57
\vg1|VGA|controller|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Equal0~2_combout\ = ( \vg1|VGA|controller|Equal0~1_combout\ & ( (\vg1|VGA|controller|xCounter[4]~DUPLICATE_q\ & \vg1|VGA|controller|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vg1|VGA|controller|ALT_INV_xCounter[4]~DUPLICATE_q\,
	datad => \vg1|VGA|controller|ALT_INV_Equal0~0_combout\,
	dataf => \vg1|VGA|controller|ALT_INV_Equal0~1_combout\,
	combout => \vg1|VGA|controller|Equal0~2_combout\);

-- Location: FF_X42_Y61_N2
\vg1|VGA|controller|xCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter\(0));

-- Location: LABCELL_X42_Y61_N3
\vg1|VGA|controller|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add0~33_sumout\ = SUM(( \vg1|VGA|controller|xCounter\(1) ) + ( GND ) + ( \vg1|VGA|controller|Add0~38\ ))
-- \vg1|VGA|controller|Add0~34\ = CARRY(( \vg1|VGA|controller|xCounter\(1) ) + ( GND ) + ( \vg1|VGA|controller|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_xCounter\(1),
	cin => \vg1|VGA|controller|Add0~38\,
	sumout => \vg1|VGA|controller|Add0~33_sumout\,
	cout => \vg1|VGA|controller|Add0~34\);

-- Location: FF_X42_Y61_N5
\vg1|VGA|controller|xCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter\(1));

-- Location: LABCELL_X42_Y61_N6
\vg1|VGA|controller|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add0~1_sumout\ = SUM(( \vg1|VGA|controller|xCounter\(2) ) + ( GND ) + ( \vg1|VGA|controller|Add0~34\ ))
-- \vg1|VGA|controller|Add0~2\ = CARRY(( \vg1|VGA|controller|xCounter\(2) ) + ( GND ) + ( \vg1|VGA|controller|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_xCounter\(2),
	cin => \vg1|VGA|controller|Add0~34\,
	sumout => \vg1|VGA|controller|Add0~1_sumout\,
	cout => \vg1|VGA|controller|Add0~2\);

-- Location: FF_X42_Y61_N8
\vg1|VGA|controller|xCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter\(2));

-- Location: LABCELL_X42_Y61_N9
\vg1|VGA|controller|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add0~5_sumout\ = SUM(( \vg1|VGA|controller|xCounter\(3) ) + ( GND ) + ( \vg1|VGA|controller|Add0~2\ ))
-- \vg1|VGA|controller|Add0~6\ = CARRY(( \vg1|VGA|controller|xCounter\(3) ) + ( GND ) + ( \vg1|VGA|controller|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_xCounter\(3),
	cin => \vg1|VGA|controller|Add0~2\,
	sumout => \vg1|VGA|controller|Add0~5_sumout\,
	cout => \vg1|VGA|controller|Add0~6\);

-- Location: FF_X42_Y61_N10
\vg1|VGA|controller|xCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter\(3));

-- Location: LABCELL_X42_Y61_N12
\vg1|VGA|controller|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add0~9_sumout\ = SUM(( \vg1|VGA|controller|xCounter\(4) ) + ( GND ) + ( \vg1|VGA|controller|Add0~6\ ))
-- \vg1|VGA|controller|Add0~10\ = CARRY(( \vg1|VGA|controller|xCounter\(4) ) + ( GND ) + ( \vg1|VGA|controller|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_xCounter\(4),
	cin => \vg1|VGA|controller|Add0~6\,
	sumout => \vg1|VGA|controller|Add0~9_sumout\,
	cout => \vg1|VGA|controller|Add0~10\);

-- Location: FF_X42_Y61_N14
\vg1|VGA|controller|xCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter\(4));

-- Location: LABCELL_X42_Y61_N15
\vg1|VGA|controller|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add0~13_sumout\ = SUM(( \vg1|VGA|controller|xCounter\(5) ) + ( GND ) + ( \vg1|VGA|controller|Add0~10\ ))
-- \vg1|VGA|controller|Add0~14\ = CARRY(( \vg1|VGA|controller|xCounter\(5) ) + ( GND ) + ( \vg1|VGA|controller|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_xCounter\(5),
	cin => \vg1|VGA|controller|Add0~10\,
	sumout => \vg1|VGA|controller|Add0~13_sumout\,
	cout => \vg1|VGA|controller|Add0~14\);

-- Location: FF_X42_Y61_N17
\vg1|VGA|controller|xCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter\(5));

-- Location: FF_X42_Y61_N20
\vg1|VGA|controller|xCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter\(6));

-- Location: LABCELL_X42_Y61_N36
\vg1|VGA|controller|VGA_HS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|VGA_HS1~0_combout\ = ( \vg1|VGA|controller|xCounter\(2) & ( \vg1|VGA|controller|xCounter\(4) ) ) # ( !\vg1|VGA|controller|xCounter\(2) & ( (\vg1|VGA|controller|xCounter\(4) & (((\vg1|VGA|controller|xCounter\(1) & 
-- \vg1|VGA|controller|xCounter\(0))) # (\vg1|VGA|controller|xCounter\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010011000000110001001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|controller|ALT_INV_xCounter\(1),
	datab => \vg1|VGA|controller|ALT_INV_xCounter\(4),
	datac => \vg1|VGA|controller|ALT_INV_xCounter\(3),
	datad => \vg1|VGA|controller|ALT_INV_xCounter\(0),
	dataf => \vg1|VGA|controller|ALT_INV_xCounter\(2),
	combout => \vg1|VGA|controller|VGA_HS1~0_combout\);

-- Location: LABCELL_X42_Y61_N42
\vg1|VGA|controller|VGA_HS1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|VGA_HS1~1_combout\ = ( \vg1|VGA|controller|VGA_HS1~0_combout\ & ( \vg1|VGA|controller|xCounter\(8) ) ) # ( !\vg1|VGA|controller|VGA_HS1~0_combout\ & ( \vg1|VGA|controller|xCounter\(8) ) ) # ( \vg1|VGA|controller|VGA_HS1~0_combout\ & ( 
-- !\vg1|VGA|controller|xCounter\(8) & ( (!\vg1|VGA|controller|xCounter\(7)) # ((!\vg1|VGA|controller|xCounter\(9)) # ((\vg1|VGA|controller|xCounter\(6) & \vg1|VGA|controller|xCounter\(5)))) ) ) ) # ( !\vg1|VGA|controller|VGA_HS1~0_combout\ & ( 
-- !\vg1|VGA|controller|xCounter\(8) & ( (!\vg1|VGA|controller|xCounter\(7)) # ((!\vg1|VGA|controller|xCounter\(9)) # ((!\vg1|VGA|controller|xCounter\(6) & !\vg1|VGA|controller|xCounter\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111100111111001111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|controller|ALT_INV_xCounter\(6),
	datab => \vg1|VGA|controller|ALT_INV_xCounter\(7),
	datac => \vg1|VGA|controller|ALT_INV_xCounter\(9),
	datad => \vg1|VGA|controller|ALT_INV_xCounter\(5),
	datae => \vg1|VGA|controller|ALT_INV_VGA_HS1~0_combout\,
	dataf => \vg1|VGA|controller|ALT_INV_xCounter\(8),
	combout => \vg1|VGA|controller|VGA_HS1~1_combout\);

-- Location: FF_X42_Y61_N43
\vg1|VGA|controller|VGA_HS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|VGA_HS1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|VGA_HS1~q\);

-- Location: MLABCELL_X39_Y73_N48
\vg1|VGA|controller|VGA_HS~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|VGA_HS~feeder_combout\ = ( \vg1|VGA|controller|VGA_HS1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vg1|VGA|controller|ALT_INV_VGA_HS1~q\,
	combout => \vg1|VGA|controller|VGA_HS~feeder_combout\);

-- Location: FF_X39_Y73_N49
\vg1|VGA|controller|VGA_HS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|VGA_HS~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|VGA_HS~q\);

-- Location: MLABCELL_X39_Y61_N0
\vg1|VGA|controller|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add1~9_sumout\ = SUM(( \vg1|VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \vg1|VGA|controller|Add1~10\ = CARRY(( \vg1|VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(0),
	cin => GND,
	sumout => \vg1|VGA|controller|Add1~9_sumout\,
	cout => \vg1|VGA|controller|Add1~10\);

-- Location: MLABCELL_X39_Y61_N3
\vg1|VGA|controller|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add1~5_sumout\ = SUM(( \vg1|VGA|controller|yCounter\(1) ) + ( GND ) + ( \vg1|VGA|controller|Add1~10\ ))
-- \vg1|VGA|controller|Add1~6\ = CARRY(( \vg1|VGA|controller|yCounter\(1) ) + ( GND ) + ( \vg1|VGA|controller|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(1),
	cin => \vg1|VGA|controller|Add1~10\,
	sumout => \vg1|VGA|controller|Add1~5_sumout\,
	cout => \vg1|VGA|controller|Add1~6\);

-- Location: FF_X39_Y61_N4
\vg1|VGA|controller|yCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add1~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|always1~3_combout\,
	ena => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|yCounter\(1));

-- Location: MLABCELL_X39_Y61_N6
\vg1|VGA|controller|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add1~37_sumout\ = SUM(( \vg1|VGA|controller|yCounter\(2) ) + ( GND ) + ( \vg1|VGA|controller|Add1~6\ ))
-- \vg1|VGA|controller|Add1~38\ = CARRY(( \vg1|VGA|controller|yCounter\(2) ) + ( GND ) + ( \vg1|VGA|controller|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(2),
	cin => \vg1|VGA|controller|Add1~6\,
	sumout => \vg1|VGA|controller|Add1~37_sumout\,
	cout => \vg1|VGA|controller|Add1~38\);

-- Location: FF_X39_Y61_N8
\vg1|VGA|controller|yCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add1~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|always1~3_combout\,
	ena => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|yCounter\(2));

-- Location: MLABCELL_X39_Y61_N9
\vg1|VGA|controller|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add1~33_sumout\ = SUM(( \vg1|VGA|controller|yCounter\(3) ) + ( GND ) + ( \vg1|VGA|controller|Add1~38\ ))
-- \vg1|VGA|controller|Add1~34\ = CARRY(( \vg1|VGA|controller|yCounter\(3) ) + ( GND ) + ( \vg1|VGA|controller|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(3),
	cin => \vg1|VGA|controller|Add1~38\,
	sumout => \vg1|VGA|controller|Add1~33_sumout\,
	cout => \vg1|VGA|controller|Add1~34\);

-- Location: FF_X39_Y61_N10
\vg1|VGA|controller|yCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add1~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|always1~3_combout\,
	ena => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|yCounter\(3));

-- Location: MLABCELL_X39_Y61_N12
\vg1|VGA|controller|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add1~29_sumout\ = SUM(( \vg1|VGA|controller|yCounter\(4) ) + ( GND ) + ( \vg1|VGA|controller|Add1~34\ ))
-- \vg1|VGA|controller|Add1~30\ = CARRY(( \vg1|VGA|controller|yCounter\(4) ) + ( GND ) + ( \vg1|VGA|controller|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(4),
	cin => \vg1|VGA|controller|Add1~34\,
	sumout => \vg1|VGA|controller|Add1~29_sumout\,
	cout => \vg1|VGA|controller|Add1~30\);

-- Location: FF_X39_Y61_N13
\vg1|VGA|controller|yCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add1~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|always1~3_combout\,
	ena => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|yCounter\(4));

-- Location: MLABCELL_X39_Y61_N36
\vg1|VGA|controller|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|always1~2_combout\ = ( \vg1|VGA|controller|yCounter\(2) & ( (!\vg1|VGA|controller|yCounter\(0) & (!\vg1|VGA|controller|yCounter\(1) & (\vg1|VGA|controller|yCounter\(3) & !\vg1|VGA|controller|yCounter\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|controller|ALT_INV_yCounter\(0),
	datab => \vg1|VGA|controller|ALT_INV_yCounter\(1),
	datac => \vg1|VGA|controller|ALT_INV_yCounter\(3),
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(4),
	dataf => \vg1|VGA|controller|ALT_INV_yCounter\(2),
	combout => \vg1|VGA|controller|always1~2_combout\);

-- Location: MLABCELL_X39_Y61_N15
\vg1|VGA|controller|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add1~25_sumout\ = SUM(( \vg1|VGA|controller|yCounter\(5) ) + ( GND ) + ( \vg1|VGA|controller|Add1~30\ ))
-- \vg1|VGA|controller|Add1~26\ = CARRY(( \vg1|VGA|controller|yCounter\(5) ) + ( GND ) + ( \vg1|VGA|controller|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(5),
	cin => \vg1|VGA|controller|Add1~30\,
	sumout => \vg1|VGA|controller|Add1~25_sumout\,
	cout => \vg1|VGA|controller|Add1~26\);

-- Location: FF_X39_Y61_N17
\vg1|VGA|controller|yCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add1~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|always1~3_combout\,
	ena => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|yCounter\(5));

-- Location: MLABCELL_X39_Y61_N18
\vg1|VGA|controller|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add1~21_sumout\ = SUM(( \vg1|VGA|controller|yCounter\(6) ) + ( GND ) + ( \vg1|VGA|controller|Add1~26\ ))
-- \vg1|VGA|controller|Add1~22\ = CARRY(( \vg1|VGA|controller|yCounter\(6) ) + ( GND ) + ( \vg1|VGA|controller|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(6),
	cin => \vg1|VGA|controller|Add1~26\,
	sumout => \vg1|VGA|controller|Add1~21_sumout\,
	cout => \vg1|VGA|controller|Add1~22\);

-- Location: FF_X39_Y61_N20
\vg1|VGA|controller|yCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add1~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|always1~3_combout\,
	ena => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|yCounter\(6));

-- Location: MLABCELL_X39_Y61_N21
\vg1|VGA|controller|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add1~17_sumout\ = SUM(( \vg1|VGA|controller|yCounter\(7) ) + ( GND ) + ( \vg1|VGA|controller|Add1~22\ ))
-- \vg1|VGA|controller|Add1~18\ = CARRY(( \vg1|VGA|controller|yCounter\(7) ) + ( GND ) + ( \vg1|VGA|controller|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(7),
	cin => \vg1|VGA|controller|Add1~22\,
	sumout => \vg1|VGA|controller|Add1~17_sumout\,
	cout => \vg1|VGA|controller|Add1~18\);

-- Location: FF_X39_Y61_N23
\vg1|VGA|controller|yCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add1~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|always1~3_combout\,
	ena => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|yCounter\(7));

-- Location: MLABCELL_X39_Y61_N24
\vg1|VGA|controller|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add1~13_sumout\ = SUM(( \vg1|VGA|controller|yCounter\(8) ) + ( GND ) + ( \vg1|VGA|controller|Add1~18\ ))
-- \vg1|VGA|controller|Add1~14\ = CARRY(( \vg1|VGA|controller|yCounter\(8) ) + ( GND ) + ( \vg1|VGA|controller|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(8),
	cin => \vg1|VGA|controller|Add1~18\,
	sumout => \vg1|VGA|controller|Add1~13_sumout\,
	cout => \vg1|VGA|controller|Add1~14\);

-- Location: FF_X39_Y61_N25
\vg1|VGA|controller|yCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add1~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|always1~3_combout\,
	ena => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|yCounter\(8));

-- Location: MLABCELL_X39_Y61_N27
\vg1|VGA|controller|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|Add1~1_sumout\ = SUM(( \vg1|VGA|controller|yCounter\(9) ) + ( GND ) + ( \vg1|VGA|controller|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(9),
	cin => \vg1|VGA|controller|Add1~14\,
	sumout => \vg1|VGA|controller|Add1~1_sumout\);

-- Location: FF_X39_Y61_N29
\vg1|VGA|controller|yCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add1~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|always1~3_combout\,
	ena => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|yCounter\(9));

-- Location: MLABCELL_X39_Y61_N54
\vg1|VGA|controller|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|always1~1_combout\ = ( !\vg1|VGA|controller|yCounter\(8) & ( (!\vg1|VGA|controller|yCounter\(7) & (!\vg1|VGA|controller|yCounter\(5) & (!\vg1|VGA|controller|yCounter\(6) & \vg1|VGA|controller|yCounter\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|controller|ALT_INV_yCounter\(7),
	datab => \vg1|VGA|controller|ALT_INV_yCounter\(5),
	datac => \vg1|VGA|controller|ALT_INV_yCounter\(6),
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(9),
	dataf => \vg1|VGA|controller|ALT_INV_yCounter\(8),
	combout => \vg1|VGA|controller|always1~1_combout\);

-- Location: MLABCELL_X39_Y61_N42
\vg1|VGA|controller|always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|always1~3_combout\ = ( \vg1|VGA|controller|always1~1_combout\ & ( (\vg1|VGA|controller|Equal0~1_combout\ & (\vg1|VGA|controller|xCounter[4]~DUPLICATE_q\ & (\vg1|VGA|controller|Equal0~0_combout\ & 
-- \vg1|VGA|controller|always1~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|controller|ALT_INV_Equal0~1_combout\,
	datab => \vg1|VGA|controller|ALT_INV_xCounter[4]~DUPLICATE_q\,
	datac => \vg1|VGA|controller|ALT_INV_Equal0~0_combout\,
	datad => \vg1|VGA|controller|ALT_INV_always1~2_combout\,
	datae => \vg1|VGA|controller|ALT_INV_always1~1_combout\,
	combout => \vg1|VGA|controller|always1~3_combout\);

-- Location: FF_X39_Y61_N2
\vg1|VGA|controller|yCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add1~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|always1~3_combout\,
	ena => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|yCounter\(0));

-- Location: MLABCELL_X39_Y61_N51
\vg1|VGA|controller|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|always1~0_combout\ = ( \vg1|VGA|controller|yCounter\(2) & ( (\vg1|VGA|controller|yCounter\(3) & !\vg1|VGA|controller|yCounter\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|controller|ALT_INV_yCounter\(3),
	datac => \vg1|VGA|controller|ALT_INV_yCounter\(4),
	dataf => \vg1|VGA|controller|ALT_INV_yCounter\(2),
	combout => \vg1|VGA|controller|always1~0_combout\);

-- Location: MLABCELL_X39_Y61_N48
\vg1|VGA|controller|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|LessThan5~0_combout\ = ( \vg1|VGA|controller|yCounter\(5) & ( (\vg1|VGA|controller|yCounter\(8) & (\vg1|VGA|controller|yCounter\(6) & \vg1|VGA|controller|yCounter\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vg1|VGA|controller|ALT_INV_yCounter\(8),
	datac => \vg1|VGA|controller|ALT_INV_yCounter\(6),
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(7),
	dataf => \vg1|VGA|controller|ALT_INV_yCounter\(5),
	combout => \vg1|VGA|controller|LessThan5~0_combout\);

-- Location: MLABCELL_X39_Y61_N39
\vg1|VGA|controller|VGA_VS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|VGA_VS1~0_combout\ = ( \vg1|VGA|controller|LessThan5~0_combout\ & ( (!\vg1|VGA|controller|always1~0_combout\) # ((!\vg1|VGA|controller|yCounter\(0) $ (\vg1|VGA|controller|yCounter\(1))) # (\vg1|VGA|controller|yCounter\(9))) ) ) # ( 
-- !\vg1|VGA|controller|LessThan5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111001111111111111100111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|controller|ALT_INV_yCounter\(0),
	datab => \vg1|VGA|controller|ALT_INV_yCounter\(1),
	datac => \vg1|VGA|controller|ALT_INV_always1~0_combout\,
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(9),
	dataf => \vg1|VGA|controller|ALT_INV_LessThan5~0_combout\,
	combout => \vg1|VGA|controller|VGA_VS1~0_combout\);

-- Location: FF_X39_Y61_N40
\vg1|VGA|controller|VGA_VS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|VGA_VS1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|VGA_VS1~q\);

-- Location: LABCELL_X37_Y69_N39
\vg1|VGA|controller|VGA_VS~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|VGA_VS~feeder_combout\ = ( \vg1|VGA|controller|VGA_VS1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vg1|VGA|controller|ALT_INV_VGA_VS1~q\,
	combout => \vg1|VGA|controller|VGA_VS~feeder_combout\);

-- Location: FF_X37_Y69_N40
\vg1|VGA|controller|VGA_VS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|VGA_VS~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|VGA_VS~q\);

-- Location: MLABCELL_X39_Y61_N30
\vg1|VGA|controller|VGA_BLANK1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|VGA_BLANK1~0_combout\ = ( !\vg1|VGA|controller|LessThan5~0_combout\ & ( (!\vg1|VGA|controller|yCounter\(9) & ((!\vg1|VGA|controller|xCounter[9]~DUPLICATE_q\) # ((!\vg1|VGA|controller|xCounter\(7) & !\vg1|VGA|controller|xCounter\(8))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000000000111110000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|controller|ALT_INV_xCounter\(7),
	datab => \vg1|VGA|controller|ALT_INV_xCounter\(8),
	datac => \vg1|VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\,
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(9),
	dataf => \vg1|VGA|controller|ALT_INV_LessThan5~0_combout\,
	combout => \vg1|VGA|controller|VGA_BLANK1~0_combout\);

-- Location: FF_X39_Y61_N32
\vg1|VGA|controller|VGA_BLANK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|VGA_BLANK1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|VGA_BLANK1~q\);

-- Location: FF_X39_Y61_N46
\vg1|VGA|controller|VGA_BLANK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \vg1|VGA|controller|VGA_BLANK1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|VGA_BLANK~q\);

-- Location: FF_X39_Y61_N22
\vg1|VGA|controller|yCounter[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add1~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|always1~3_combout\,
	ena => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|yCounter[7]~DUPLICATE_q\);

-- Location: FF_X39_Y61_N16
\vg1|VGA|controller|yCounter[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add1~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|always1~3_combout\,
	ena => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|yCounter[5]~DUPLICATE_q\);

-- Location: FF_X39_Y61_N7
\vg1|VGA|controller|yCounter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add1~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|always1~3_combout\,
	ena => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|yCounter[2]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y61_N0
\vg1|VGA|controller|controller_translator|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|controller_translator|Add1~9_sumout\ = SUM(( !\vg1|VGA|controller|xCounter\(7) $ (!\vg1|VGA|controller|yCounter[2]~DUPLICATE_q\) ) + ( !VCC ) + ( !VCC ))
-- \vg1|VGA|controller|controller_translator|Add1~10\ = CARRY(( !\vg1|VGA|controller|xCounter\(7) $ (!\vg1|VGA|controller|yCounter[2]~DUPLICATE_q\) ) + ( !VCC ) + ( !VCC ))
-- \vg1|VGA|controller|controller_translator|Add1~11\ = SHARE((\vg1|VGA|controller|xCounter\(7) & \vg1|VGA|controller|yCounter[2]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|controller|ALT_INV_xCounter\(7),
	datac => \vg1|VGA|controller|ALT_INV_yCounter[2]~DUPLICATE_q\,
	cin => GND,
	sharein => GND,
	sumout => \vg1|VGA|controller|controller_translator|Add1~9_sumout\,
	cout => \vg1|VGA|controller|controller_translator|Add1~10\,
	shareout => \vg1|VGA|controller|controller_translator|Add1~11\);

-- Location: LABCELL_X40_Y61_N3
\vg1|VGA|controller|controller_translator|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|controller_translator|Add1~13_sumout\ = SUM(( !\vg1|VGA|controller|xCounter\(8) $ (!\vg1|VGA|controller|yCounter\(3)) ) + ( \vg1|VGA|controller|controller_translator|Add1~11\ ) + ( \vg1|VGA|controller|controller_translator|Add1~10\ ))
-- \vg1|VGA|controller|controller_translator|Add1~14\ = CARRY(( !\vg1|VGA|controller|xCounter\(8) $ (!\vg1|VGA|controller|yCounter\(3)) ) + ( \vg1|VGA|controller|controller_translator|Add1~11\ ) + ( \vg1|VGA|controller|controller_translator|Add1~10\ ))
-- \vg1|VGA|controller|controller_translator|Add1~15\ = SHARE((\vg1|VGA|controller|xCounter\(8) & \vg1|VGA|controller|yCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vg1|VGA|controller|ALT_INV_xCounter\(8),
	datac => \vg1|VGA|controller|ALT_INV_yCounter\(3),
	cin => \vg1|VGA|controller|controller_translator|Add1~10\,
	sharein => \vg1|VGA|controller|controller_translator|Add1~11\,
	sumout => \vg1|VGA|controller|controller_translator|Add1~13_sumout\,
	cout => \vg1|VGA|controller|controller_translator|Add1~14\,
	shareout => \vg1|VGA|controller|controller_translator|Add1~15\);

-- Location: LABCELL_X40_Y61_N6
\vg1|VGA|controller|controller_translator|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|controller_translator|Add1~17_sumout\ = SUM(( !\vg1|VGA|controller|yCounter[2]~DUPLICATE_q\ $ (!\vg1|VGA|controller|xCounter[9]~DUPLICATE_q\ $ (\vg1|VGA|controller|yCounter\(4))) ) + ( \vg1|VGA|controller|controller_translator|Add1~15\ 
-- ) + ( \vg1|VGA|controller|controller_translator|Add1~14\ ))
-- \vg1|VGA|controller|controller_translator|Add1~18\ = CARRY(( !\vg1|VGA|controller|yCounter[2]~DUPLICATE_q\ $ (!\vg1|VGA|controller|xCounter[9]~DUPLICATE_q\ $ (\vg1|VGA|controller|yCounter\(4))) ) + ( \vg1|VGA|controller|controller_translator|Add1~15\ ) + 
-- ( \vg1|VGA|controller|controller_translator|Add1~14\ ))
-- \vg1|VGA|controller|controller_translator|Add1~19\ = SHARE((!\vg1|VGA|controller|yCounter[2]~DUPLICATE_q\ & (\vg1|VGA|controller|xCounter[9]~DUPLICATE_q\ & \vg1|VGA|controller|yCounter\(4))) # (\vg1|VGA|controller|yCounter[2]~DUPLICATE_q\ & 
-- ((\vg1|VGA|controller|yCounter\(4)) # (\vg1|VGA|controller|xCounter[9]~DUPLICATE_q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|controller|ALT_INV_yCounter[2]~DUPLICATE_q\,
	datac => \vg1|VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\,
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(4),
	cin => \vg1|VGA|controller|controller_translator|Add1~14\,
	sharein => \vg1|VGA|controller|controller_translator|Add1~15\,
	sumout => \vg1|VGA|controller|controller_translator|Add1~17_sumout\,
	cout => \vg1|VGA|controller|controller_translator|Add1~18\,
	shareout => \vg1|VGA|controller|controller_translator|Add1~19\);

-- Location: LABCELL_X40_Y61_N9
\vg1|VGA|controller|controller_translator|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|controller_translator|Add1~21_sumout\ = SUM(( !\vg1|VGA|controller|yCounter[5]~DUPLICATE_q\ $ (!\vg1|VGA|controller|yCounter\(3)) ) + ( \vg1|VGA|controller|controller_translator|Add1~19\ ) + ( 
-- \vg1|VGA|controller|controller_translator|Add1~18\ ))
-- \vg1|VGA|controller|controller_translator|Add1~22\ = CARRY(( !\vg1|VGA|controller|yCounter[5]~DUPLICATE_q\ $ (!\vg1|VGA|controller|yCounter\(3)) ) + ( \vg1|VGA|controller|controller_translator|Add1~19\ ) + ( 
-- \vg1|VGA|controller|controller_translator|Add1~18\ ))
-- \vg1|VGA|controller|controller_translator|Add1~23\ = SHARE((\vg1|VGA|controller|yCounter[5]~DUPLICATE_q\ & \vg1|VGA|controller|yCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vg1|VGA|controller|ALT_INV_yCounter[5]~DUPLICATE_q\,
	datac => \vg1|VGA|controller|ALT_INV_yCounter\(3),
	cin => \vg1|VGA|controller|controller_translator|Add1~18\,
	sharein => \vg1|VGA|controller|controller_translator|Add1~19\,
	sumout => \vg1|VGA|controller|controller_translator|Add1~21_sumout\,
	cout => \vg1|VGA|controller|controller_translator|Add1~22\,
	shareout => \vg1|VGA|controller|controller_translator|Add1~23\);

-- Location: LABCELL_X40_Y61_N12
\vg1|VGA|controller|controller_translator|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|controller_translator|Add1~25_sumout\ = SUM(( !\vg1|VGA|controller|yCounter\(4) $ (!\vg1|VGA|controller|yCounter\(6)) ) + ( \vg1|VGA|controller|controller_translator|Add1~23\ ) + ( \vg1|VGA|controller|controller_translator|Add1~22\ ))
-- \vg1|VGA|controller|controller_translator|Add1~26\ = CARRY(( !\vg1|VGA|controller|yCounter\(4) $ (!\vg1|VGA|controller|yCounter\(6)) ) + ( \vg1|VGA|controller|controller_translator|Add1~23\ ) + ( \vg1|VGA|controller|controller_translator|Add1~22\ ))
-- \vg1|VGA|controller|controller_translator|Add1~27\ = SHARE((\vg1|VGA|controller|yCounter\(4) & \vg1|VGA|controller|yCounter\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \vg1|VGA|controller|ALT_INV_yCounter\(4),
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(6),
	cin => \vg1|VGA|controller|controller_translator|Add1~22\,
	sharein => \vg1|VGA|controller|controller_translator|Add1~23\,
	sumout => \vg1|VGA|controller|controller_translator|Add1~25_sumout\,
	cout => \vg1|VGA|controller|controller_translator|Add1~26\,
	shareout => \vg1|VGA|controller|controller_translator|Add1~27\);

-- Location: LABCELL_X40_Y61_N15
\vg1|VGA|controller|controller_translator|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|controller_translator|Add1~29_sumout\ = SUM(( !\vg1|VGA|controller|yCounter[7]~DUPLICATE_q\ $ (!\vg1|VGA|controller|yCounter[5]~DUPLICATE_q\) ) + ( \vg1|VGA|controller|controller_translator|Add1~27\ ) + ( 
-- \vg1|VGA|controller|controller_translator|Add1~26\ ))
-- \vg1|VGA|controller|controller_translator|Add1~30\ = CARRY(( !\vg1|VGA|controller|yCounter[7]~DUPLICATE_q\ $ (!\vg1|VGA|controller|yCounter[5]~DUPLICATE_q\) ) + ( \vg1|VGA|controller|controller_translator|Add1~27\ ) + ( 
-- \vg1|VGA|controller|controller_translator|Add1~26\ ))
-- \vg1|VGA|controller|controller_translator|Add1~31\ = SHARE((\vg1|VGA|controller|yCounter[7]~DUPLICATE_q\ & \vg1|VGA|controller|yCounter[5]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|controller|ALT_INV_yCounter[7]~DUPLICATE_q\,
	datac => \vg1|VGA|controller|ALT_INV_yCounter[5]~DUPLICATE_q\,
	cin => \vg1|VGA|controller|controller_translator|Add1~26\,
	sharein => \vg1|VGA|controller|controller_translator|Add1~27\,
	sumout => \vg1|VGA|controller|controller_translator|Add1~29_sumout\,
	cout => \vg1|VGA|controller|controller_translator|Add1~30\,
	shareout => \vg1|VGA|controller|controller_translator|Add1~31\);

-- Location: LABCELL_X40_Y61_N18
\vg1|VGA|controller|controller_translator|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|controller_translator|Add1~33_sumout\ = SUM(( !\vg1|VGA|controller|yCounter\(6) $ (!\vg1|VGA|controller|yCounter\(8)) ) + ( \vg1|VGA|controller|controller_translator|Add1~31\ ) + ( \vg1|VGA|controller|controller_translator|Add1~30\ ))
-- \vg1|VGA|controller|controller_translator|Add1~34\ = CARRY(( !\vg1|VGA|controller|yCounter\(6) $ (!\vg1|VGA|controller|yCounter\(8)) ) + ( \vg1|VGA|controller|controller_translator|Add1~31\ ) + ( \vg1|VGA|controller|controller_translator|Add1~30\ ))
-- \vg1|VGA|controller|controller_translator|Add1~35\ = SHARE((\vg1|VGA|controller|yCounter\(6) & \vg1|VGA|controller|yCounter\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \vg1|VGA|controller|ALT_INV_yCounter\(6),
	datad => \vg1|VGA|controller|ALT_INV_yCounter\(8),
	cin => \vg1|VGA|controller|controller_translator|Add1~30\,
	sharein => \vg1|VGA|controller|controller_translator|Add1~31\,
	sumout => \vg1|VGA|controller|controller_translator|Add1~33_sumout\,
	cout => \vg1|VGA|controller|controller_translator|Add1~34\,
	shareout => \vg1|VGA|controller|controller_translator|Add1~35\);

-- Location: LABCELL_X40_Y61_N21
\vg1|VGA|controller|controller_translator|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|controller_translator|Add1~37_sumout\ = SUM(( \vg1|VGA|controller|yCounter[7]~DUPLICATE_q\ ) + ( \vg1|VGA|controller|controller_translator|Add1~35\ ) + ( \vg1|VGA|controller|controller_translator|Add1~34\ ))
-- \vg1|VGA|controller|controller_translator|Add1~38\ = CARRY(( \vg1|VGA|controller|yCounter[7]~DUPLICATE_q\ ) + ( \vg1|VGA|controller|controller_translator|Add1~35\ ) + ( \vg1|VGA|controller|controller_translator|Add1~34\ ))
-- \vg1|VGA|controller|controller_translator|Add1~39\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|controller|ALT_INV_yCounter[7]~DUPLICATE_q\,
	cin => \vg1|VGA|controller|controller_translator|Add1~34\,
	sharein => \vg1|VGA|controller|controller_translator|Add1~35\,
	sumout => \vg1|VGA|controller|controller_translator|Add1~37_sumout\,
	cout => \vg1|VGA|controller|controller_translator|Add1~38\,
	shareout => \vg1|VGA|controller|controller_translator|Add1~39\);

-- Location: LABCELL_X40_Y61_N24
\vg1|VGA|controller|controller_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|controller_translator|Add1~1_sumout\ = SUM(( \vg1|VGA|controller|yCounter\(8) ) + ( \vg1|VGA|controller|controller_translator|Add1~39\ ) + ( \vg1|VGA|controller|controller_translator|Add1~38\ ))
-- \vg1|VGA|controller|controller_translator|Add1~2\ = CARRY(( \vg1|VGA|controller|yCounter\(8) ) + ( \vg1|VGA|controller|controller_translator|Add1~39\ ) + ( \vg1|VGA|controller|controller_translator|Add1~38\ ))
-- \vg1|VGA|controller|controller_translator|Add1~3\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vg1|VGA|controller|ALT_INV_yCounter\(8),
	cin => \vg1|VGA|controller|controller_translator|Add1~38\,
	sharein => \vg1|VGA|controller|controller_translator|Add1~39\,
	sumout => \vg1|VGA|controller|controller_translator|Add1~1_sumout\,
	cout => \vg1|VGA|controller|controller_translator|Add1~2\,
	shareout => \vg1|VGA|controller|controller_translator|Add1~3\);

-- Location: LABCELL_X40_Y61_N27
\vg1|VGA|controller|controller_translator|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|controller|controller_translator|Add1~5_sumout\ = SUM(( GND ) + ( \vg1|VGA|controller|controller_translator|Add1~3\ ) + ( \vg1|VGA|controller|controller_translator|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \vg1|VGA|controller|controller_translator|Add1~2\,
	sharein => \vg1|VGA|controller|controller_translator|Add1~3\,
	sumout => \vg1|VGA|controller|controller_translator|Add1~5_sumout\);

-- Location: FF_X40_Y61_N29
\vg1|VGA|VideoMemory|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|controller_translator|Add1~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|VideoMemory|auto_generated|address_reg_b\(1));

-- Location: FF_X40_Y61_N56
\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \vg1|VGA|VideoMemory|auto_generated|address_reg_b\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(1));

-- Location: LABCELL_X40_Y57_N0
\vg1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add0~13_sumout\ = SUM(( \vg1|x\(0) ) + ( VCC ) + ( !VCC ))
-- \vg1|Add0~14\ = CARRY(( \vg1|x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|ALT_INV_x\(0),
	cin => GND,
	sumout => \vg1|Add0~13_sumout\,
	cout => \vg1|Add0~14\);

-- Location: FF_X40_Y57_N16
\vg1|x[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|Add0~9_sumout\,
	sclr => \vg1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|x[5]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y61_N54
\vg1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Equal0~0_combout\ = ( !\vg1|x\(0) & ( \vg1|x[5]~DUPLICATE_q\ & ( (!\vg1|x\(2) & (!\vg1|x\(1) & (!\vg1|x\(6) & \vg1|x\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_x\(2),
	datab => \vg1|ALT_INV_x\(1),
	datac => \vg1|ALT_INV_x\(6),
	datad => \vg1|ALT_INV_x\(7),
	datae => \vg1|ALT_INV_x\(0),
	dataf => \vg1|ALT_INV_x[5]~DUPLICATE_q\,
	combout => \vg1|Equal0~0_combout\);

-- Location: LABCELL_X40_Y59_N54
\vg1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Equal0~1_combout\ = (!\vg1|x\(4) & !\vg1|x\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vg1|ALT_INV_x\(4),
	datad => \vg1|ALT_INV_x\(3),
	combout => \vg1|Equal0~1_combout\);

-- Location: LABCELL_X40_Y61_N57
\vg1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Equal0~2_combout\ = ( \vg1|Equal0~1_combout\ & ( \vg1|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|ALT_INV_Equal0~0_combout\,
	dataf => \vg1|ALT_INV_Equal0~1_combout\,
	combout => \vg1|Equal0~2_combout\);

-- Location: FF_X40_Y57_N1
\vg1|x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|Add0~13_sumout\,
	sclr => \vg1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|x\(0));

-- Location: LABCELL_X40_Y57_N3
\vg1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add0~17_sumout\ = SUM(( \vg1|x\(1) ) + ( GND ) + ( \vg1|Add0~14\ ))
-- \vg1|Add0~18\ = CARRY(( \vg1|x\(1) ) + ( GND ) + ( \vg1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|ALT_INV_x\(1),
	cin => \vg1|Add0~14\,
	sumout => \vg1|Add0~17_sumout\,
	cout => \vg1|Add0~18\);

-- Location: FF_X40_Y57_N4
\vg1|x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|Add0~17_sumout\,
	sclr => \vg1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|x\(1));

-- Location: LABCELL_X40_Y57_N6
\vg1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add0~21_sumout\ = SUM(( \vg1|x\(2) ) + ( GND ) + ( \vg1|Add0~18\ ))
-- \vg1|Add0~22\ = CARRY(( \vg1|x\(2) ) + ( GND ) + ( \vg1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|ALT_INV_x\(2),
	cin => \vg1|Add0~18\,
	sumout => \vg1|Add0~21_sumout\,
	cout => \vg1|Add0~22\);

-- Location: FF_X40_Y57_N8
\vg1|x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|Add0~21_sumout\,
	sclr => \vg1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|x\(2));

-- Location: LABCELL_X40_Y57_N9
\vg1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add0~25_sumout\ = SUM(( \vg1|x\(3) ) + ( GND ) + ( \vg1|Add0~22\ ))
-- \vg1|Add0~26\ = CARRY(( \vg1|x\(3) ) + ( GND ) + ( \vg1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|ALT_INV_x\(3),
	cin => \vg1|Add0~22\,
	sumout => \vg1|Add0~25_sumout\,
	cout => \vg1|Add0~26\);

-- Location: FF_X40_Y57_N10
\vg1|x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|Add0~25_sumout\,
	sclr => \vg1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|x\(3));

-- Location: LABCELL_X40_Y57_N12
\vg1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add0~29_sumout\ = SUM(( \vg1|x\(4) ) + ( GND ) + ( \vg1|Add0~26\ ))
-- \vg1|Add0~30\ = CARRY(( \vg1|x\(4) ) + ( GND ) + ( \vg1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|ALT_INV_x\(4),
	cin => \vg1|Add0~26\,
	sumout => \vg1|Add0~29_sumout\,
	cout => \vg1|Add0~30\);

-- Location: FF_X40_Y57_N13
\vg1|x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|Add0~29_sumout\,
	sclr => \vg1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|x\(4));

-- Location: LABCELL_X40_Y57_N15
\vg1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add0~9_sumout\ = SUM(( \vg1|x\(5) ) + ( GND ) + ( \vg1|Add0~30\ ))
-- \vg1|Add0~10\ = CARRY(( \vg1|x\(5) ) + ( GND ) + ( \vg1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|ALT_INV_x\(5),
	cin => \vg1|Add0~30\,
	sumout => \vg1|Add0~9_sumout\,
	cout => \vg1|Add0~10\);

-- Location: FF_X40_Y57_N17
\vg1|x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|Add0~9_sumout\,
	sclr => \vg1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|x\(5));

-- Location: LABCELL_X40_Y57_N18
\vg1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add0~5_sumout\ = SUM(( \vg1|x\(6) ) + ( GND ) + ( \vg1|Add0~10\ ))
-- \vg1|Add0~6\ = CARRY(( \vg1|x\(6) ) + ( GND ) + ( \vg1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|ALT_INV_x\(6),
	cin => \vg1|Add0~10\,
	sumout => \vg1|Add0~5_sumout\,
	cout => \vg1|Add0~6\);

-- Location: FF_X40_Y57_N19
\vg1|x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|Add0~5_sumout\,
	sclr => \vg1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|x\(6));

-- Location: LABCELL_X40_Y57_N21
\vg1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add0~1_sumout\ = SUM(( \vg1|x\(7) ) + ( GND ) + ( \vg1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|ALT_INV_x\(7),
	cin => \vg1|Add0~6\,
	sumout => \vg1|Add0~1_sumout\);

-- Location: FF_X40_Y57_N22
\vg1|x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|Add0~1_sumout\,
	sclr => \vg1|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|x\(7));

-- Location: LABCELL_X40_Y59_N30
\vg1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add1~25_sumout\ = SUM(( \vg1|y\(0) ) + ( VCC ) + ( !VCC ))
-- \vg1|Add1~26\ = CARRY(( \vg1|y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vg1|ALT_INV_y\(0),
	cin => GND,
	sumout => \vg1|Add1~25_sumout\,
	cout => \vg1|Add1~26\);

-- Location: LABCELL_X40_Y59_N15
\vg1|y[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|y[0]~5_combout\ = ( \vg1|y\(0) & ( \vg1|Add1~25_sumout\ & ( (!\vg1|Equal1~0_combout\) # (!\vg1|Equal1~1_combout\) ) ) ) # ( !\vg1|y\(0) & ( \vg1|Add1~25_sumout\ & ( (\vg1|Equal0~0_combout\ & (\vg1|Equal0~1_combout\ & ((!\vg1|Equal1~0_combout\) # 
-- (!\vg1|Equal1~1_combout\)))) ) ) ) # ( \vg1|y\(0) & ( !\vg1|Add1~25_sumout\ & ( (!\vg1|Equal0~0_combout\ & ((!\vg1|Equal1~0_combout\) # ((!\vg1|Equal1~1_combout\)))) # (\vg1|Equal0~0_combout\ & (!\vg1|Equal0~1_combout\ & ((!\vg1|Equal1~0_combout\) # 
-- (!\vg1|Equal1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001010100000000000010101001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_Equal0~0_combout\,
	datab => \vg1|ALT_INV_Equal1~0_combout\,
	datac => \vg1|ALT_INV_Equal1~1_combout\,
	datad => \vg1|ALT_INV_Equal0~1_combout\,
	datae => \vg1|ALT_INV_y\(0),
	dataf => \vg1|ALT_INV_Add1~25_sumout\,
	combout => \vg1|y[0]~5_combout\);

-- Location: FF_X40_Y59_N17
\vg1|y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|y[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|y\(0));

-- Location: LABCELL_X40_Y59_N33
\vg1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add1~21_sumout\ = SUM(( \vg1|y\(1) ) + ( GND ) + ( \vg1|Add1~26\ ))
-- \vg1|Add1~22\ = CARRY(( \vg1|y\(1) ) + ( GND ) + ( \vg1|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|ALT_INV_y\(1),
	cin => \vg1|Add1~26\,
	sumout => \vg1|Add1~21_sumout\,
	cout => \vg1|Add1~22\);

-- Location: LABCELL_X40_Y59_N9
\vg1|y[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|y[5]~4_combout\ = (!\vg1|Equal0~1_combout\ & (\vg1|Equal1~1_combout\ & (\vg1|Equal1~0_combout\))) # (\vg1|Equal0~1_combout\ & (((\vg1|Equal1~1_combout\ & \vg1|Equal1~0_combout\)) # (\vg1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_Equal0~1_combout\,
	datab => \vg1|ALT_INV_Equal1~1_combout\,
	datac => \vg1|ALT_INV_Equal1~0_combout\,
	datad => \vg1|ALT_INV_Equal0~0_combout\,
	combout => \vg1|y[5]~4_combout\);

-- Location: FF_X40_Y59_N35
\vg1|y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|Add1~21_sumout\,
	ena => \vg1|y[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|y\(1));

-- Location: LABCELL_X40_Y59_N36
\vg1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add1~17_sumout\ = SUM(( \vg1|y\(2) ) + ( GND ) + ( \vg1|Add1~22\ ))
-- \vg1|Add1~18\ = CARRY(( \vg1|y\(2) ) + ( GND ) + ( \vg1|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|ALT_INV_y\(2),
	cin => \vg1|Add1~22\,
	sumout => \vg1|Add1~17_sumout\,
	cout => \vg1|Add1~18\);

-- Location: FF_X40_Y59_N37
\vg1|y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|Add1~17_sumout\,
	ena => \vg1|y[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|y\(2));

-- Location: LABCELL_X40_Y61_N33
\vg1|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Equal1~1_combout\ = ( !\vg1|y\(0) & ( (!\vg1|y\(2) & !\vg1|y\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vg1|ALT_INV_y\(2),
	datad => \vg1|ALT_INV_y\(1),
	dataf => \vg1|ALT_INV_y\(0),
	combout => \vg1|Equal1~1_combout\);

-- Location: FF_X40_Y59_N4
\vg1|y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|y[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|y\(4));

-- Location: LABCELL_X40_Y59_N39
\vg1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add1~9_sumout\ = SUM(( \vg1|y\(3) ) + ( GND ) + ( \vg1|Add1~18\ ))
-- \vg1|Add1~10\ = CARRY(( \vg1|y\(3) ) + ( GND ) + ( \vg1|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vg1|ALT_INV_y\(3),
	cin => \vg1|Add1~18\,
	sumout => \vg1|Add1~9_sumout\,
	cout => \vg1|Add1~10\);

-- Location: LABCELL_X40_Y59_N18
\vg1|y[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|y[3]~2_combout\ = ( \vg1|y\(3) & ( \vg1|Equal1~0_combout\ & ( (!\vg1|Equal1~1_combout\ & ((!\vg1|Equal0~1_combout\) # ((!\vg1|Equal0~0_combout\) # (\vg1|Add1~9_sumout\)))) ) ) ) # ( !\vg1|y\(3) & ( \vg1|Equal1~0_combout\ & ( (\vg1|Equal0~1_combout\ & 
-- (!\vg1|Equal1~1_combout\ & (\vg1|Equal0~0_combout\ & \vg1|Add1~9_sumout\))) ) ) ) # ( \vg1|y\(3) & ( !\vg1|Equal1~0_combout\ & ( (!\vg1|Equal0~1_combout\) # ((!\vg1|Equal0~0_combout\) # (\vg1|Add1~9_sumout\)) ) ) ) # ( !\vg1|y\(3) & ( 
-- !\vg1|Equal1~0_combout\ & ( (\vg1|Equal0~1_combout\ & (\vg1|Equal0~0_combout\ & \vg1|Add1~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101111110101111111100000000000001001100100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_Equal0~1_combout\,
	datab => \vg1|ALT_INV_Equal1~1_combout\,
	datac => \vg1|ALT_INV_Equal0~0_combout\,
	datad => \vg1|ALT_INV_Add1~9_sumout\,
	datae => \vg1|ALT_INV_y\(3),
	dataf => \vg1|ALT_INV_Equal1~0_combout\,
	combout => \vg1|y[3]~2_combout\);

-- Location: FF_X40_Y59_N19
\vg1|y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|y[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|y\(3));

-- Location: LABCELL_X40_Y59_N42
\vg1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add1~5_sumout\ = SUM(( \vg1|y\(4) ) + ( GND ) + ( \vg1|Add1~10\ ))
-- \vg1|Add1~6\ = CARRY(( \vg1|y\(4) ) + ( GND ) + ( \vg1|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vg1|ALT_INV_y\(4),
	cin => \vg1|Add1~10\,
	sumout => \vg1|Add1~5_sumout\,
	cout => \vg1|Add1~6\);

-- Location: LABCELL_X40_Y59_N3
\vg1|y[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|y[4]~1_combout\ = ( \vg1|y\(4) & ( \vg1|Add1~5_sumout\ & ( (!\vg1|Equal1~0_combout\) # (!\vg1|Equal1~1_combout\) ) ) ) # ( !\vg1|y\(4) & ( \vg1|Add1~5_sumout\ & ( (\vg1|Equal0~1_combout\ & (\vg1|Equal0~0_combout\ & ((!\vg1|Equal1~0_combout\) # 
-- (!\vg1|Equal1~1_combout\)))) ) ) ) # ( \vg1|y\(4) & ( !\vg1|Add1~5_sumout\ & ( (!\vg1|Equal0~1_combout\ & ((!\vg1|Equal1~0_combout\) # ((!\vg1|Equal1~1_combout\)))) # (\vg1|Equal0~1_combout\ & (!\vg1|Equal0~0_combout\ & ((!\vg1|Equal1~0_combout\) # 
-- (!\vg1|Equal1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001010100000000000010101001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_Equal0~1_combout\,
	datab => \vg1|ALT_INV_Equal1~0_combout\,
	datac => \vg1|ALT_INV_Equal1~1_combout\,
	datad => \vg1|ALT_INV_Equal0~0_combout\,
	datae => \vg1|ALT_INV_y\(4),
	dataf => \vg1|ALT_INV_Add1~5_sumout\,
	combout => \vg1|y[4]~1_combout\);

-- Location: FF_X40_Y59_N5
\vg1|y[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|y[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|y[4]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y59_N45
\vg1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add1~13_sumout\ = SUM(( \vg1|y\(5) ) + ( GND ) + ( \vg1|Add1~6\ ))
-- \vg1|Add1~14\ = CARRY(( \vg1|y\(5) ) + ( GND ) + ( \vg1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vg1|ALT_INV_y\(5),
	cin => \vg1|Add1~6\,
	sumout => \vg1|Add1~13_sumout\,
	cout => \vg1|Add1~14\);

-- Location: LABCELL_X40_Y59_N12
\vg1|y[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|y[5]~3_combout\ = ( \vg1|y\(5) & ( \vg1|Add1~13_sumout\ & ( (!\vg1|Equal1~0_combout\) # (!\vg1|Equal1~1_combout\) ) ) ) # ( !\vg1|y\(5) & ( \vg1|Add1~13_sumout\ & ( (\vg1|Equal0~0_combout\ & (\vg1|Equal0~1_combout\ & ((!\vg1|Equal1~0_combout\) # 
-- (!\vg1|Equal1~1_combout\)))) ) ) ) # ( \vg1|y\(5) & ( !\vg1|Add1~13_sumout\ & ( (!\vg1|Equal0~0_combout\ & ((!\vg1|Equal1~0_combout\) # ((!\vg1|Equal1~1_combout\)))) # (\vg1|Equal0~0_combout\ & (!\vg1|Equal0~1_combout\ & ((!\vg1|Equal1~0_combout\) # 
-- (!\vg1|Equal1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101100100000000101000001001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_Equal0~0_combout\,
	datab => \vg1|ALT_INV_Equal1~0_combout\,
	datac => \vg1|ALT_INV_Equal0~1_combout\,
	datad => \vg1|ALT_INV_Equal1~1_combout\,
	datae => \vg1|ALT_INV_y\(5),
	dataf => \vg1|ALT_INV_Add1~13_sumout\,
	combout => \vg1|y[5]~3_combout\);

-- Location: FF_X40_Y59_N14
\vg1|y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|y[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|y\(5));

-- Location: FF_X40_Y59_N2
\vg1|y[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|y[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|y[6]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y59_N48
\vg1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Add1~1_sumout\ = SUM(( \vg1|y[6]~DUPLICATE_q\ ) + ( GND ) + ( \vg1|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vg1|ALT_INV_y[6]~DUPLICATE_q\,
	cin => \vg1|Add1~14\,
	sumout => \vg1|Add1~1_sumout\);

-- Location: LABCELL_X40_Y59_N0
\vg1|y[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|y[6]~0_combout\ = ( \vg1|y\(6) & ( \vg1|Add1~1_sumout\ & ( (!\vg1|Equal1~0_combout\) # (!\vg1|Equal1~1_combout\) ) ) ) # ( !\vg1|y\(6) & ( \vg1|Add1~1_sumout\ & ( (\vg1|Equal0~1_combout\ & (\vg1|Equal0~0_combout\ & ((!\vg1|Equal1~0_combout\) # 
-- (!\vg1|Equal1~1_combout\)))) ) ) ) # ( \vg1|y\(6) & ( !\vg1|Add1~1_sumout\ & ( (!\vg1|Equal0~1_combout\ & ((!\vg1|Equal1~0_combout\) # ((!\vg1|Equal1~1_combout\)))) # (\vg1|Equal0~1_combout\ & (!\vg1|Equal0~0_combout\ & ((!\vg1|Equal1~0_combout\) # 
-- (!\vg1|Equal1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101100100000000101000001001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_Equal0~1_combout\,
	datab => \vg1|ALT_INV_Equal1~0_combout\,
	datac => \vg1|ALT_INV_Equal0~0_combout\,
	datad => \vg1|ALT_INV_Equal1~1_combout\,
	datae => \vg1|ALT_INV_y\(6),
	dataf => \vg1|ALT_INV_Add1~1_sumout\,
	combout => \vg1|y[6]~0_combout\);

-- Location: FF_X40_Y59_N1
\vg1|y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|y[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|y\(6));

-- Location: LABCELL_X40_Y59_N57
\vg1|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|Equal1~0_combout\ = ( \vg1|y\(3) & ( (\vg1|y[4]~DUPLICATE_q\ & (\vg1|y\(5) & \vg1|y\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_y[4]~DUPLICATE_q\,
	datac => \vg1|ALT_INV_y\(5),
	datad => \vg1|ALT_INV_y\(6),
	dataf => \vg1|ALT_INV_y\(3),
	combout => \vg1|Equal1~0_combout\);

-- Location: LABCELL_X42_Y61_N51
\vg1|VGA|valid_160x120~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|valid_160x120~0_combout\ = ( !\vg1|Equal1~0_combout\ & ( (!\vg1|x\(7)) # ((!\vg1|x[5]~DUPLICATE_q\ & !\vg1|x\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011001100111111001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vg1|ALT_INV_x\(7),
	datac => \vg1|ALT_INV_x[5]~DUPLICATE_q\,
	datad => \vg1|ALT_INV_x\(6),
	dataf => \vg1|ALT_INV_Equal1~0_combout\,
	combout => \vg1|VGA|valid_160x120~0_combout\);

-- Location: LABCELL_X40_Y61_N45
\vg1|VGA|user_input_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|user_input_translator|Add1~1_combout\ = (\vg1|y\(0) & (\vg1|x\(7) & \vg1|y\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_y\(0),
	datab => \vg1|ALT_INV_x\(7),
	datac => \vg1|ALT_INV_y\(1),
	combout => \vg1|VGA|user_input_translator|Add1~1_combout\);

-- Location: LABCELL_X40_Y61_N42
\vg1|VGA|user_input_translator|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|user_input_translator|Add1~0_combout\ = ( \vg1|y\(0) & ( \vg1|x\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vg1|ALT_INV_x\(7),
	dataf => \vg1|ALT_INV_y\(0),
	combout => \vg1|VGA|user_input_translator|Add1~0_combout\);

-- Location: MLABCELL_X39_Y59_N0
\vg1|VGA|user_input_translator|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|user_input_translator|Add0~9_sumout\ = SUM(( \vg1|y\(0) ) + ( \vg1|x[5]~DUPLICATE_q\ ) + ( !VCC ))
-- \vg1|VGA|user_input_translator|Add0~10\ = CARRY(( \vg1|y\(0) ) + ( \vg1|x[5]~DUPLICATE_q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vg1|ALT_INV_x[5]~DUPLICATE_q\,
	datad => \vg1|ALT_INV_y\(0),
	cin => GND,
	sumout => \vg1|VGA|user_input_translator|Add0~9_sumout\,
	cout => \vg1|VGA|user_input_translator|Add0~10\);

-- Location: MLABCELL_X39_Y59_N3
\vg1|VGA|user_input_translator|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|user_input_translator|Add0~13_sumout\ = SUM(( \vg1|x\(6) ) + ( \vg1|y\(1) ) + ( \vg1|VGA|user_input_translator|Add0~10\ ))
-- \vg1|VGA|user_input_translator|Add0~14\ = CARRY(( \vg1|x\(6) ) + ( \vg1|y\(1) ) + ( \vg1|VGA|user_input_translator|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_y\(1),
	datad => \vg1|ALT_INV_x\(6),
	cin => \vg1|VGA|user_input_translator|Add0~10\,
	sumout => \vg1|VGA|user_input_translator|Add0~13_sumout\,
	cout => \vg1|VGA|user_input_translator|Add0~14\);

-- Location: MLABCELL_X39_Y59_N6
\vg1|VGA|user_input_translator|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|user_input_translator|Add0~17_sumout\ = SUM(( \vg1|y\(2) ) + ( !\vg1|y\(0) $ (!\vg1|x\(7)) ) + ( \vg1|VGA|user_input_translator|Add0~14\ ))
-- \vg1|VGA|user_input_translator|Add0~18\ = CARRY(( \vg1|y\(2) ) + ( !\vg1|y\(0) $ (!\vg1|x\(7)) ) + ( \vg1|VGA|user_input_translator|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_y\(0),
	datac => \vg1|ALT_INV_x\(7),
	datad => \vg1|ALT_INV_y\(2),
	cin => \vg1|VGA|user_input_translator|Add0~14\,
	sumout => \vg1|VGA|user_input_translator|Add0~17_sumout\,
	cout => \vg1|VGA|user_input_translator|Add0~18\);

-- Location: MLABCELL_X39_Y59_N9
\vg1|VGA|user_input_translator|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|user_input_translator|Add0~21_sumout\ = SUM(( !\vg1|y\(1) $ (((!\vg1|y\(0)) # (!\vg1|x\(7)))) ) + ( \vg1|y\(3) ) + ( \vg1|VGA|user_input_translator|Add0~18\ ))
-- \vg1|VGA|user_input_translator|Add0~22\ = CARRY(( !\vg1|y\(1) $ (((!\vg1|y\(0)) # (!\vg1|x\(7)))) ) + ( \vg1|y\(3) ) + ( \vg1|VGA|user_input_translator|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_y\(0),
	datac => \vg1|ALT_INV_y\(1),
	datad => \vg1|ALT_INV_x\(7),
	dataf => \vg1|ALT_INV_y\(3),
	cin => \vg1|VGA|user_input_translator|Add0~18\,
	sumout => \vg1|VGA|user_input_translator|Add0~21_sumout\,
	cout => \vg1|VGA|user_input_translator|Add0~22\);

-- Location: MLABCELL_X39_Y59_N12
\vg1|VGA|user_input_translator|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|user_input_translator|Add0~25_sumout\ = SUM(( !\vg1|y\(2) $ (((!\vg1|y\(1)) # (!\vg1|VGA|user_input_translator|Add1~0_combout\))) ) + ( \vg1|y[4]~DUPLICATE_q\ ) + ( \vg1|VGA|user_input_translator|Add0~22\ ))
-- \vg1|VGA|user_input_translator|Add0~26\ = CARRY(( !\vg1|y\(2) $ (((!\vg1|y\(1)) # (!\vg1|VGA|user_input_translator|Add1~0_combout\))) ) + ( \vg1|y[4]~DUPLICATE_q\ ) + ( \vg1|VGA|user_input_translator|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_y\(1),
	datab => \vg1|ALT_INV_y\(2),
	datac => \vg1|ALT_INV_y[4]~DUPLICATE_q\,
	datad => \vg1|VGA|user_input_translator|ALT_INV_Add1~0_combout\,
	cin => \vg1|VGA|user_input_translator|Add0~22\,
	sumout => \vg1|VGA|user_input_translator|Add0~25_sumout\,
	cout => \vg1|VGA|user_input_translator|Add0~26\);

-- Location: MLABCELL_X39_Y59_N15
\vg1|VGA|user_input_translator|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|user_input_translator|Add0~29_sumout\ = SUM(( !\vg1|y\(3) $ (((!\vg1|y\(1)) # ((!\vg1|y\(2)) # (!\vg1|VGA|user_input_translator|Add1~0_combout\)))) ) + ( \vg1|y\(5) ) + ( \vg1|VGA|user_input_translator|Add0~26\ ))
-- \vg1|VGA|user_input_translator|Add0~30\ = CARRY(( !\vg1|y\(3) $ (((!\vg1|y\(1)) # ((!\vg1|y\(2)) # (!\vg1|VGA|user_input_translator|Add1~0_combout\)))) ) + ( \vg1|y\(5) ) + ( \vg1|VGA|user_input_translator|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_y\(1),
	datab => \vg1|ALT_INV_y\(2),
	datac => \vg1|ALT_INV_y\(3),
	datad => \vg1|VGA|user_input_translator|ALT_INV_Add1~0_combout\,
	dataf => \vg1|ALT_INV_y\(5),
	cin => \vg1|VGA|user_input_translator|Add0~26\,
	sumout => \vg1|VGA|user_input_translator|Add0~29_sumout\,
	cout => \vg1|VGA|user_input_translator|Add0~30\);

-- Location: MLABCELL_X39_Y59_N18
\vg1|VGA|user_input_translator|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|user_input_translator|Add0~33_sumout\ = SUM(( \vg1|y[6]~DUPLICATE_q\ ) + ( !\vg1|y[4]~DUPLICATE_q\ $ (((!\vg1|y\(3)) # ((!\vg1|y\(2)) # (!\vg1|VGA|user_input_translator|Add1~1_combout\)))) ) + ( \vg1|VGA|user_input_translator|Add0~30\ ))
-- \vg1|VGA|user_input_translator|Add0~34\ = CARRY(( \vg1|y[6]~DUPLICATE_q\ ) + ( !\vg1|y[4]~DUPLICATE_q\ $ (((!\vg1|y\(3)) # ((!\vg1|y\(2)) # (!\vg1|VGA|user_input_translator|Add1~1_combout\)))) ) + ( \vg1|VGA|user_input_translator|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010100100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_y[4]~DUPLICATE_q\,
	datab => \vg1|ALT_INV_y\(3),
	datac => \vg1|ALT_INV_y\(2),
	datad => \vg1|ALT_INV_y[6]~DUPLICATE_q\,
	dataf => \vg1|VGA|user_input_translator|ALT_INV_Add1~1_combout\,
	cin => \vg1|VGA|user_input_translator|Add0~30\,
	sumout => \vg1|VGA|user_input_translator|Add0~33_sumout\,
	cout => \vg1|VGA|user_input_translator|Add0~34\);

-- Location: MLABCELL_X39_Y59_N21
\vg1|VGA|user_input_translator|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|user_input_translator|Add0~37_sumout\ = SUM(( (\vg1|y[4]~DUPLICATE_q\ & (\vg1|y\(3) & (\vg1|y\(2) & \vg1|VGA|user_input_translator|Add1~1_combout\))) ) + ( \vg1|y\(5) ) + ( \vg1|VGA|user_input_translator|Add0~34\ ))
-- \vg1|VGA|user_input_translator|Add0~38\ = CARRY(( (\vg1|y[4]~DUPLICATE_q\ & (\vg1|y\(3) & (\vg1|y\(2) & \vg1|VGA|user_input_translator|Add1~1_combout\))) ) + ( \vg1|y\(5) ) + ( \vg1|VGA|user_input_translator|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_y[4]~DUPLICATE_q\,
	datab => \vg1|ALT_INV_y\(3),
	datac => \vg1|ALT_INV_y\(2),
	datad => \vg1|VGA|user_input_translator|ALT_INV_Add1~1_combout\,
	dataf => \vg1|ALT_INV_y\(5),
	cin => \vg1|VGA|user_input_translator|Add0~34\,
	sumout => \vg1|VGA|user_input_translator|Add0~37_sumout\,
	cout => \vg1|VGA|user_input_translator|Add0~38\);

-- Location: MLABCELL_X39_Y59_N24
\vg1|VGA|user_input_translator|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|user_input_translator|Add0~5_sumout\ = SUM(( \vg1|y[6]~DUPLICATE_q\ ) + ( GND ) + ( \vg1|VGA|user_input_translator|Add0~38\ ))
-- \vg1|VGA|user_input_translator|Add0~6\ = CARRY(( \vg1|y[6]~DUPLICATE_q\ ) + ( GND ) + ( \vg1|VGA|user_input_translator|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vg1|ALT_INV_y[6]~DUPLICATE_q\,
	cin => \vg1|VGA|user_input_translator|Add0~38\,
	sumout => \vg1|VGA|user_input_translator|Add0~5_sumout\,
	cout => \vg1|VGA|user_input_translator|Add0~6\);

-- Location: MLABCELL_X39_Y59_N27
\vg1|VGA|user_input_translator|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|user_input_translator|Add0~1_sumout\ = SUM(( GND ) + ( GND ) + ( \vg1|VGA|user_input_translator|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \vg1|VGA|user_input_translator|Add0~6\,
	sumout => \vg1|VGA|user_input_translator|Add0~1_sumout\);

-- Location: LABCELL_X42_Y61_N33
\vg1|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2) = ( \vg1|VGA|user_input_translator|Add0~5_sumout\ & ( (\vg1|VGA|valid_160x120~0_combout\ & !\vg1|VGA|user_input_translator|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|ALT_INV_valid_160x120~0_combout\,
	datab => \vg1|VGA|user_input_translator|ALT_INV_Add0~1_sumout\,
	dataf => \vg1|VGA|user_input_translator|ALT_INV_Add0~5_sumout\,
	combout => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2));

-- Location: LABCELL_X40_Y61_N48
\vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2) = ( \vg1|VGA|controller|controller_translator|Add1~1_sumout\ & ( !\vg1|VGA|controller|controller_translator|Add1~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vg1|VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	dataf => \vg1|VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	combout => \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2));

-- Location: MLABCELL_X39_Y59_N30
\vg1|user_input_translator|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|user_input_translator|Add0~9_sumout\ = SUM(( \vg1|x\(6) ) + ( \vg1|y\(0) ) + ( !VCC ))
-- \vg1|user_input_translator|Add0~10\ = CARRY(( \vg1|x\(6) ) + ( \vg1|y\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vg1|ALT_INV_y\(0),
	datad => \vg1|ALT_INV_x\(6),
	cin => GND,
	sumout => \vg1|user_input_translator|Add0~9_sumout\,
	cout => \vg1|user_input_translator|Add0~10\);

-- Location: MLABCELL_X39_Y59_N33
\vg1|user_input_translator|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|user_input_translator|Add0~13_sumout\ = SUM(( \vg1|x\(7) ) + ( \vg1|y\(1) ) + ( \vg1|user_input_translator|Add0~10\ ))
-- \vg1|user_input_translator|Add0~14\ = CARRY(( \vg1|x\(7) ) + ( \vg1|y\(1) ) + ( \vg1|user_input_translator|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_y\(1),
	datad => \vg1|ALT_INV_x\(7),
	cin => \vg1|user_input_translator|Add0~10\,
	sumout => \vg1|user_input_translator|Add0~13_sumout\,
	cout => \vg1|user_input_translator|Add0~14\);

-- Location: MLABCELL_X39_Y59_N36
\vg1|user_input_translator|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|user_input_translator|Add0~17_sumout\ = SUM(( \vg1|y\(2) ) + ( \vg1|y\(0) ) + ( \vg1|user_input_translator|Add0~14\ ))
-- \vg1|user_input_translator|Add0~18\ = CARRY(( \vg1|y\(2) ) + ( \vg1|y\(0) ) + ( \vg1|user_input_translator|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vg1|ALT_INV_y\(2),
	datac => \vg1|ALT_INV_y\(0),
	cin => \vg1|user_input_translator|Add0~14\,
	sumout => \vg1|user_input_translator|Add0~17_sumout\,
	cout => \vg1|user_input_translator|Add0~18\);

-- Location: MLABCELL_X39_Y59_N39
\vg1|user_input_translator|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|user_input_translator|Add0~21_sumout\ = SUM(( \vg1|y\(3) ) + ( \vg1|y\(1) ) + ( \vg1|user_input_translator|Add0~18\ ))
-- \vg1|user_input_translator|Add0~22\ = CARRY(( \vg1|y\(3) ) + ( \vg1|y\(1) ) + ( \vg1|user_input_translator|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_y\(1),
	datac => \vg1|ALT_INV_y\(3),
	cin => \vg1|user_input_translator|Add0~18\,
	sumout => \vg1|user_input_translator|Add0~21_sumout\,
	cout => \vg1|user_input_translator|Add0~22\);

-- Location: MLABCELL_X39_Y59_N42
\vg1|user_input_translator|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|user_input_translator|Add0~25_sumout\ = SUM(( \vg1|y[4]~DUPLICATE_q\ ) + ( \vg1|y\(2) ) + ( \vg1|user_input_translator|Add0~22\ ))
-- \vg1|user_input_translator|Add0~26\ = CARRY(( \vg1|y[4]~DUPLICATE_q\ ) + ( \vg1|y\(2) ) + ( \vg1|user_input_translator|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vg1|ALT_INV_y\(2),
	datac => \vg1|ALT_INV_y[4]~DUPLICATE_q\,
	cin => \vg1|user_input_translator|Add0~22\,
	sumout => \vg1|user_input_translator|Add0~25_sumout\,
	cout => \vg1|user_input_translator|Add0~26\);

-- Location: MLABCELL_X39_Y59_N45
\vg1|user_input_translator|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|user_input_translator|Add0~29_sumout\ = SUM(( \vg1|y\(3) ) + ( \vg1|y\(5) ) + ( \vg1|user_input_translator|Add0~26\ ))
-- \vg1|user_input_translator|Add0~30\ = CARRY(( \vg1|y\(3) ) + ( \vg1|y\(5) ) + ( \vg1|user_input_translator|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vg1|ALT_INV_y\(3),
	dataf => \vg1|ALT_INV_y\(5),
	cin => \vg1|user_input_translator|Add0~26\,
	sumout => \vg1|user_input_translator|Add0~29_sumout\,
	cout => \vg1|user_input_translator|Add0~30\);

-- Location: MLABCELL_X39_Y59_N48
\vg1|user_input_translator|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|user_input_translator|Add0~33_sumout\ = SUM(( \vg1|y[6]~DUPLICATE_q\ ) + ( \vg1|y[4]~DUPLICATE_q\ ) + ( \vg1|user_input_translator|Add0~30\ ))
-- \vg1|user_input_translator|Add0~34\ = CARRY(( \vg1|y[6]~DUPLICATE_q\ ) + ( \vg1|y[4]~DUPLICATE_q\ ) + ( \vg1|user_input_translator|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_y[4]~DUPLICATE_q\,
	datac => \vg1|ALT_INV_y[6]~DUPLICATE_q\,
	cin => \vg1|user_input_translator|Add0~30\,
	sumout => \vg1|user_input_translator|Add0~33_sumout\,
	cout => \vg1|user_input_translator|Add0~34\);

-- Location: MLABCELL_X39_Y59_N51
\vg1|user_input_translator|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|user_input_translator|Add0~1_sumout\ = SUM(( \vg1|y\(5) ) + ( GND ) + ( \vg1|user_input_translator|Add0~34\ ))
-- \vg1|user_input_translator|Add0~2\ = CARRY(( \vg1|y\(5) ) + ( GND ) + ( \vg1|user_input_translator|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vg1|ALT_INV_y\(5),
	cin => \vg1|user_input_translator|Add0~34\,
	sumout => \vg1|user_input_translator|Add0~1_sumout\,
	cout => \vg1|user_input_translator|Add0~2\);

-- Location: MLABCELL_X39_Y59_N54
\vg1|user_input_translator|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|user_input_translator|Add0~5_sumout\ = SUM(( \vg1|y[6]~DUPLICATE_q\ ) + ( GND ) + ( \vg1|user_input_translator|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vg1|ALT_INV_y[6]~DUPLICATE_q\,
	cin => \vg1|user_input_translator|Add0~2\,
	sumout => \vg1|user_input_translator|Add0~5_sumout\);

-- Location: LABCELL_X40_Y59_N27
\vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2) = ( \vg1|user_input_translator|Add0~1_sumout\ & ( !\vg1|user_input_translator|Add0~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|user_input_translator|ALT_INV_Add0~5_sumout\,
	dataf => \vg1|user_input_translator|ALT_INV_Add0~1_sumout\,
	combout => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2));

-- Location: LABCELL_X37_Y53_N6
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: M10K_X38_Y58_N0
\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing1:vgadisp1|altsyncram:altsyncram_component|altsyncram_oeo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y59_N6
\vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2) = ( !\vg1|user_input_translator|Add0~1_sumout\ & ( \vg1|user_input_translator|Add0~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vg1|user_input_translator|ALT_INV_Add0~5_sumout\,
	dataf => \vg1|user_input_translator|ALT_INV_Add0~1_sumout\,
	combout => \vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2));

-- Location: M10K_X49_Y53_N0
\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD55FFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5555FFFFFFFFFFFFFFFFFFFFFFFFFFF57F557FD57F557FF7FD57D5557D5D555FFFFFFFFFFFFFFFFD5555FFFFFFFFFFFFFFFFFFFFFFFFFFFDFD7F5FF5FF7F7FF7FF5FF5F5FD7DFD7FFFFFFFFFFFFFFFFD5555FFFFFFFFFFFFFFFFFFFFFFFFFFFDFD7F5FF5FD7FDFD7FF5FF5FD75F7FD7FFFFFFFFFFFFFFFFD5555FFFFFFFFFFFFFFFFFFFFFFFFFD55F5FFDFF5FF57FFDFFF5FF5FF57FFDD7FFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing1:vgadisp1|altsyncram:altsyncram_component|altsyncram_oeo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2),
	portadatain => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y59_N24
\vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2) = ( !\vg1|user_input_translator|Add0~1_sumout\ & ( !\vg1|user_input_translator|Add0~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|user_input_translator|ALT_INV_Add0~5_sumout\,
	dataf => \vg1|user_input_translator|ALT_INV_Add0~1_sumout\,
	combout => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2));

-- Location: M10K_X41_Y58_N0
\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F1F39E0E3E701FF3C1CFC07FFFFFFFFFFFFFFE00F0F39C061E701FF380CF007FFFFFFFFFFFFFFE7870F398F61E7F9FF31ECF1E7FFFFFFFFFFFFFFE7E727398FE4E7F9FF31FCE3E7FFFFFFFFFFFFFFE7E327398FE4E7F9FF31FCE7E7FFFFFFFFFFFFFFE0E33339C7E667F9F038FCE7E7FFFFFFFFFFFFFFE0E33339C1E66781C0383CE7E7FFFFFFFFFFFFFFFFE33939F0E72781C73E1CE7E7FFFFFFFFFFFFFF",
	mem_init0 => "FFE33939FC6727F98F3F8CE7E7FFFFFFFFFFFFFFFFC73939FC6727F98F3F8CE3E7FFFFFFFFFFFFFFEF873C39DC6787F9CF3B8CF1E7FFFFFFFFFFFFFFE00F3C39C0E78701C0381CF007FFFFFFFFFFFFFFF03F3E39E1E7C701E03C3CFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing1:vgadisp1|altsyncram:altsyncram_component|altsyncram_oeo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y56_N0
\vg1|dani|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~9_sumout\ = SUM(( \vg1|dani|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \vg1|dani|Add0~10\ = CARRY(( \vg1|dani|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(0),
	cin => GND,
	sumout => \vg1|dani|Add0~9_sumout\,
	cout => \vg1|dani|Add0~10\);

-- Location: FF_X39_Y56_N1
\vg1|dani|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~9_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(0));

-- Location: MLABCELL_X39_Y56_N3
\vg1|dani|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~5_sumout\ = SUM(( \vg1|dani|counter\(1) ) + ( GND ) + ( \vg1|dani|Add0~10\ ))
-- \vg1|dani|Add0~6\ = CARRY(( \vg1|dani|counter\(1) ) + ( GND ) + ( \vg1|dani|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(1),
	cin => \vg1|dani|Add0~10\,
	sumout => \vg1|dani|Add0~5_sumout\,
	cout => \vg1|dani|Add0~6\);

-- Location: FF_X39_Y56_N4
\vg1|dani|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~5_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(1));

-- Location: MLABCELL_X39_Y56_N6
\vg1|dani|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~41_sumout\ = SUM(( \vg1|dani|counter\(2) ) + ( GND ) + ( \vg1|dani|Add0~6\ ))
-- \vg1|dani|Add0~42\ = CARRY(( \vg1|dani|counter\(2) ) + ( GND ) + ( \vg1|dani|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(2),
	cin => \vg1|dani|Add0~6\,
	sumout => \vg1|dani|Add0~41_sumout\,
	cout => \vg1|dani|Add0~42\);

-- Location: FF_X39_Y56_N7
\vg1|dani|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~41_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(2));

-- Location: MLABCELL_X39_Y56_N9
\vg1|dani|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~105_sumout\ = SUM(( \vg1|dani|counter\(3) ) + ( GND ) + ( \vg1|dani|Add0~42\ ))
-- \vg1|dani|Add0~106\ = CARRY(( \vg1|dani|counter\(3) ) + ( GND ) + ( \vg1|dani|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(3),
	cin => \vg1|dani|Add0~42\,
	sumout => \vg1|dani|Add0~105_sumout\,
	cout => \vg1|dani|Add0~106\);

-- Location: FF_X39_Y56_N10
\vg1|dani|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~105_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(3));

-- Location: MLABCELL_X39_Y56_N12
\vg1|dani|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~109_sumout\ = SUM(( \vg1|dani|counter\(4) ) + ( GND ) + ( \vg1|dani|Add0~106\ ))
-- \vg1|dani|Add0~110\ = CARRY(( \vg1|dani|counter\(4) ) + ( GND ) + ( \vg1|dani|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(4),
	cin => \vg1|dani|Add0~106\,
	sumout => \vg1|dani|Add0~109_sumout\,
	cout => \vg1|dani|Add0~110\);

-- Location: FF_X39_Y56_N13
\vg1|dani|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~109_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(4));

-- Location: MLABCELL_X39_Y56_N15
\vg1|dani|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~113_sumout\ = SUM(( \vg1|dani|counter\(5) ) + ( GND ) + ( \vg1|dani|Add0~110\ ))
-- \vg1|dani|Add0~114\ = CARRY(( \vg1|dani|counter\(5) ) + ( GND ) + ( \vg1|dani|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(5),
	cin => \vg1|dani|Add0~110\,
	sumout => \vg1|dani|Add0~113_sumout\,
	cout => \vg1|dani|Add0~114\);

-- Location: FF_X39_Y56_N16
\vg1|dani|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~113_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(5));

-- Location: MLABCELL_X39_Y56_N18
\vg1|dani|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~117_sumout\ = SUM(( \vg1|dani|counter\(6) ) + ( GND ) + ( \vg1|dani|Add0~114\ ))
-- \vg1|dani|Add0~118\ = CARRY(( \vg1|dani|counter\(6) ) + ( GND ) + ( \vg1|dani|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(6),
	cin => \vg1|dani|Add0~114\,
	sumout => \vg1|dani|Add0~117_sumout\,
	cout => \vg1|dani|Add0~118\);

-- Location: FF_X39_Y56_N19
\vg1|dani|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~117_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(6));

-- Location: MLABCELL_X39_Y56_N21
\vg1|dani|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~69_sumout\ = SUM(( \vg1|dani|counter\(7) ) + ( GND ) + ( \vg1|dani|Add0~118\ ))
-- \vg1|dani|Add0~70\ = CARRY(( \vg1|dani|counter\(7) ) + ( GND ) + ( \vg1|dani|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(7),
	cin => \vg1|dani|Add0~118\,
	sumout => \vg1|dani|Add0~69_sumout\,
	cout => \vg1|dani|Add0~70\);

-- Location: FF_X39_Y56_N22
\vg1|dani|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~69_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(7));

-- Location: MLABCELL_X39_Y56_N24
\vg1|dani|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~37_sumout\ = SUM(( \vg1|dani|counter\(8) ) + ( GND ) + ( \vg1|dani|Add0~70\ ))
-- \vg1|dani|Add0~38\ = CARRY(( \vg1|dani|counter\(8) ) + ( GND ) + ( \vg1|dani|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(8),
	cin => \vg1|dani|Add0~70\,
	sumout => \vg1|dani|Add0~37_sumout\,
	cout => \vg1|dani|Add0~38\);

-- Location: FF_X39_Y56_N25
\vg1|dani|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~37_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(8));

-- Location: MLABCELL_X39_Y56_N27
\vg1|dani|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~121_sumout\ = SUM(( \vg1|dani|counter\(9) ) + ( GND ) + ( \vg1|dani|Add0~38\ ))
-- \vg1|dani|Add0~122\ = CARRY(( \vg1|dani|counter\(9) ) + ( GND ) + ( \vg1|dani|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(9),
	cin => \vg1|dani|Add0~38\,
	sumout => \vg1|dani|Add0~121_sumout\,
	cout => \vg1|dani|Add0~122\);

-- Location: FF_X39_Y56_N28
\vg1|dani|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~121_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(9));

-- Location: MLABCELL_X39_Y56_N30
\vg1|dani|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~53_sumout\ = SUM(( \vg1|dani|counter\(10) ) + ( GND ) + ( \vg1|dani|Add0~122\ ))
-- \vg1|dani|Add0~54\ = CARRY(( \vg1|dani|counter\(10) ) + ( GND ) + ( \vg1|dani|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(10),
	cin => \vg1|dani|Add0~122\,
	sumout => \vg1|dani|Add0~53_sumout\,
	cout => \vg1|dani|Add0~54\);

-- Location: FF_X39_Y56_N31
\vg1|dani|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~53_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(10));

-- Location: MLABCELL_X39_Y56_N33
\vg1|dani|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~57_sumout\ = SUM(( \vg1|dani|counter\(11) ) + ( GND ) + ( \vg1|dani|Add0~54\ ))
-- \vg1|dani|Add0~58\ = CARRY(( \vg1|dani|counter\(11) ) + ( GND ) + ( \vg1|dani|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(11),
	cin => \vg1|dani|Add0~54\,
	sumout => \vg1|dani|Add0~57_sumout\,
	cout => \vg1|dani|Add0~58\);

-- Location: FF_X39_Y56_N34
\vg1|dani|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~57_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(11));

-- Location: MLABCELL_X39_Y56_N36
\vg1|dani|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~13_sumout\ = SUM(( \vg1|dani|counter\(12) ) + ( GND ) + ( \vg1|dani|Add0~58\ ))
-- \vg1|dani|Add0~14\ = CARRY(( \vg1|dani|counter\(12) ) + ( GND ) + ( \vg1|dani|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(12),
	cin => \vg1|dani|Add0~58\,
	sumout => \vg1|dani|Add0~13_sumout\,
	cout => \vg1|dani|Add0~14\);

-- Location: FF_X39_Y56_N37
\vg1|dani|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~13_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(12));

-- Location: MLABCELL_X39_Y56_N39
\vg1|dani|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~61_sumout\ = SUM(( \vg1|dani|counter\(13) ) + ( GND ) + ( \vg1|dani|Add0~14\ ))
-- \vg1|dani|Add0~62\ = CARRY(( \vg1|dani|counter\(13) ) + ( GND ) + ( \vg1|dani|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(13),
	cin => \vg1|dani|Add0~14\,
	sumout => \vg1|dani|Add0~61_sumout\,
	cout => \vg1|dani|Add0~62\);

-- Location: FF_X39_Y56_N40
\vg1|dani|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~61_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(13));

-- Location: MLABCELL_X39_Y56_N42
\vg1|dani|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~65_sumout\ = SUM(( \vg1|dani|counter\(14) ) + ( GND ) + ( \vg1|dani|Add0~62\ ))
-- \vg1|dani|Add0~66\ = CARRY(( \vg1|dani|counter\(14) ) + ( GND ) + ( \vg1|dani|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(14),
	cin => \vg1|dani|Add0~62\,
	sumout => \vg1|dani|Add0~65_sumout\,
	cout => \vg1|dani|Add0~66\);

-- Location: FF_X39_Y56_N43
\vg1|dani|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~65_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(14));

-- Location: MLABCELL_X39_Y56_N45
\vg1|dani|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~33_sumout\ = SUM(( \vg1|dani|counter\(15) ) + ( GND ) + ( \vg1|dani|Add0~66\ ))
-- \vg1|dani|Add0~34\ = CARRY(( \vg1|dani|counter\(15) ) + ( GND ) + ( \vg1|dani|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(15),
	cin => \vg1|dani|Add0~66\,
	sumout => \vg1|dani|Add0~33_sumout\,
	cout => \vg1|dani|Add0~34\);

-- Location: FF_X39_Y56_N46
\vg1|dani|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~33_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(15));

-- Location: MLABCELL_X39_Y56_N48
\vg1|dani|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~73_sumout\ = SUM(( \vg1|dani|counter\(16) ) + ( GND ) + ( \vg1|dani|Add0~34\ ))
-- \vg1|dani|Add0~74\ = CARRY(( \vg1|dani|counter\(16) ) + ( GND ) + ( \vg1|dani|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(16),
	cin => \vg1|dani|Add0~34\,
	sumout => \vg1|dani|Add0~73_sumout\,
	cout => \vg1|dani|Add0~74\);

-- Location: FF_X39_Y56_N49
\vg1|dani|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~73_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(16));

-- Location: MLABCELL_X39_Y56_N51
\vg1|dani|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~45_sumout\ = SUM(( \vg1|dani|counter\(17) ) + ( GND ) + ( \vg1|dani|Add0~74\ ))
-- \vg1|dani|Add0~46\ = CARRY(( \vg1|dani|counter\(17) ) + ( GND ) + ( \vg1|dani|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(17),
	cin => \vg1|dani|Add0~74\,
	sumout => \vg1|dani|Add0~45_sumout\,
	cout => \vg1|dani|Add0~46\);

-- Location: FF_X39_Y56_N52
\vg1|dani|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~45_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(17));

-- Location: MLABCELL_X39_Y56_N54
\vg1|dani|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~29_sumout\ = SUM(( \vg1|dani|counter\(18) ) + ( GND ) + ( \vg1|dani|Add0~46\ ))
-- \vg1|dani|Add0~30\ = CARRY(( \vg1|dani|counter\(18) ) + ( GND ) + ( \vg1|dani|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(18),
	cin => \vg1|dani|Add0~46\,
	sumout => \vg1|dani|Add0~29_sumout\,
	cout => \vg1|dani|Add0~30\);

-- Location: FF_X39_Y56_N56
\vg1|dani|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~29_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(18));

-- Location: MLABCELL_X39_Y56_N57
\vg1|dani|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~101_sumout\ = SUM(( \vg1|dani|counter\(19) ) + ( GND ) + ( \vg1|dani|Add0~30\ ))
-- \vg1|dani|Add0~102\ = CARRY(( \vg1|dani|counter\(19) ) + ( GND ) + ( \vg1|dani|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(19),
	cin => \vg1|dani|Add0~30\,
	sumout => \vg1|dani|Add0~101_sumout\,
	cout => \vg1|dani|Add0~102\);

-- Location: FF_X39_Y56_N58
\vg1|dani|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~101_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(19));

-- Location: MLABCELL_X39_Y55_N0
\vg1|dani|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~77_sumout\ = SUM(( \vg1|dani|counter\(20) ) + ( GND ) + ( \vg1|dani|Add0~102\ ))
-- \vg1|dani|Add0~78\ = CARRY(( \vg1|dani|counter\(20) ) + ( GND ) + ( \vg1|dani|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(20),
	cin => \vg1|dani|Add0~102\,
	sumout => \vg1|dani|Add0~77_sumout\,
	cout => \vg1|dani|Add0~78\);

-- Location: FF_X39_Y55_N2
\vg1|dani|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~77_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(20));

-- Location: MLABCELL_X39_Y55_N3
\vg1|dani|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~97_sumout\ = SUM(( \vg1|dani|counter\(21) ) + ( GND ) + ( \vg1|dani|Add0~78\ ))
-- \vg1|dani|Add0~98\ = CARRY(( \vg1|dani|counter\(21) ) + ( GND ) + ( \vg1|dani|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(21),
	cin => \vg1|dani|Add0~78\,
	sumout => \vg1|dani|Add0~97_sumout\,
	cout => \vg1|dani|Add0~98\);

-- Location: FF_X39_Y55_N5
\vg1|dani|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~97_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(21));

-- Location: MLABCELL_X39_Y55_N6
\vg1|dani|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~93_sumout\ = SUM(( \vg1|dani|counter\(22) ) + ( GND ) + ( \vg1|dani|Add0~98\ ))
-- \vg1|dani|Add0~94\ = CARRY(( \vg1|dani|counter\(22) ) + ( GND ) + ( \vg1|dani|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(22),
	cin => \vg1|dani|Add0~98\,
	sumout => \vg1|dani|Add0~93_sumout\,
	cout => \vg1|dani|Add0~94\);

-- Location: FF_X39_Y55_N8
\vg1|dani|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~93_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(22));

-- Location: MLABCELL_X39_Y55_N9
\vg1|dani|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~89_sumout\ = SUM(( \vg1|dani|counter\(23) ) + ( GND ) + ( \vg1|dani|Add0~94\ ))
-- \vg1|dani|Add0~90\ = CARRY(( \vg1|dani|counter\(23) ) + ( GND ) + ( \vg1|dani|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(23),
	cin => \vg1|dani|Add0~94\,
	sumout => \vg1|dani|Add0~89_sumout\,
	cout => \vg1|dani|Add0~90\);

-- Location: FF_X39_Y55_N10
\vg1|dani|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~89_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(23));

-- Location: MLABCELL_X39_Y55_N12
\vg1|dani|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~85_sumout\ = SUM(( \vg1|dani|counter\(24) ) + ( GND ) + ( \vg1|dani|Add0~90\ ))
-- \vg1|dani|Add0~86\ = CARRY(( \vg1|dani|counter\(24) ) + ( GND ) + ( \vg1|dani|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(24),
	cin => \vg1|dani|Add0~90\,
	sumout => \vg1|dani|Add0~85_sumout\,
	cout => \vg1|dani|Add0~86\);

-- Location: FF_X39_Y55_N14
\vg1|dani|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~85_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(24));

-- Location: MLABCELL_X39_Y55_N15
\vg1|dani|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~81_sumout\ = SUM(( \vg1|dani|counter\(25) ) + ( GND ) + ( \vg1|dani|Add0~86\ ))
-- \vg1|dani|Add0~82\ = CARRY(( \vg1|dani|counter\(25) ) + ( GND ) + ( \vg1|dani|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(25),
	cin => \vg1|dani|Add0~86\,
	sumout => \vg1|dani|Add0~81_sumout\,
	cout => \vg1|dani|Add0~82\);

-- Location: FF_X39_Y55_N17
\vg1|dani|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~81_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(25));

-- Location: MLABCELL_X39_Y55_N18
\vg1|dani|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~49_sumout\ = SUM(( \vg1|dani|counter\(26) ) + ( GND ) + ( \vg1|dani|Add0~82\ ))
-- \vg1|dani|Add0~50\ = CARRY(( \vg1|dani|counter\(26) ) + ( GND ) + ( \vg1|dani|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(26),
	cin => \vg1|dani|Add0~82\,
	sumout => \vg1|dani|Add0~49_sumout\,
	cout => \vg1|dani|Add0~50\);

-- Location: FF_X39_Y55_N20
\vg1|dani|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~49_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(26));

-- Location: MLABCELL_X39_Y55_N21
\vg1|dani|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~1_sumout\ = SUM(( \vg1|dani|counter\(27) ) + ( GND ) + ( \vg1|dani|Add0~50\ ))
-- \vg1|dani|Add0~2\ = CARRY(( \vg1|dani|counter\(27) ) + ( GND ) + ( \vg1|dani|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(27),
	cin => \vg1|dani|Add0~50\,
	sumout => \vg1|dani|Add0~1_sumout\,
	cout => \vg1|dani|Add0~2\);

-- Location: FF_X39_Y55_N22
\vg1|dani|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~1_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(27));

-- Location: MLABCELL_X39_Y55_N24
\vg1|dani|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~25_sumout\ = SUM(( \vg1|dani|counter\(28) ) + ( GND ) + ( \vg1|dani|Add0~2\ ))
-- \vg1|dani|Add0~26\ = CARRY(( \vg1|dani|counter\(28) ) + ( GND ) + ( \vg1|dani|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(28),
	cin => \vg1|dani|Add0~2\,
	sumout => \vg1|dani|Add0~25_sumout\,
	cout => \vg1|dani|Add0~26\);

-- Location: FF_X39_Y55_N25
\vg1|dani|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~25_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(28));

-- Location: MLABCELL_X39_Y55_N27
\vg1|dani|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~21_sumout\ = SUM(( \vg1|dani|counter\(29) ) + ( GND ) + ( \vg1|dani|Add0~26\ ))
-- \vg1|dani|Add0~22\ = CARRY(( \vg1|dani|counter\(29) ) + ( GND ) + ( \vg1|dani|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(29),
	cin => \vg1|dani|Add0~26\,
	sumout => \vg1|dani|Add0~21_sumout\,
	cout => \vg1|dani|Add0~22\);

-- Location: FF_X39_Y55_N29
\vg1|dani|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~21_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(29));

-- Location: MLABCELL_X39_Y55_N30
\vg1|dani|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Add0~17_sumout\ = SUM(( \vg1|dani|counter\(30) ) + ( GND ) + ( \vg1|dani|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vg1|dani|ALT_INV_counter\(30),
	cin => \vg1|dani|Add0~22\,
	sumout => \vg1|dani|Add0~17_sumout\);

-- Location: FF_X39_Y55_N31
\vg1|dani|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|Add0~17_sumout\,
	sclr => \vg1|dani|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|counter\(30));

-- Location: MLABCELL_X39_Y55_N48
\vg1|dani|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Equal0~0_combout\ = ( !\vg1|dani|counter\(29) & ( !\vg1|dani|counter\(0) & ( (!\vg1|dani|counter\(1) & (!\vg1|dani|counter\(12) & (!\vg1|dani|counter\(30) & !\vg1|dani|counter\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|dani|ALT_INV_counter\(1),
	datab => \vg1|dani|ALT_INV_counter\(12),
	datac => \vg1|dani|ALT_INV_counter\(30),
	datad => \vg1|dani|ALT_INV_counter\(28),
	datae => \vg1|dani|ALT_INV_counter\(29),
	dataf => \vg1|dani|ALT_INV_counter\(0),
	combout => \vg1|dani|Equal0~0_combout\);

-- Location: LABCELL_X40_Y56_N33
\vg1|dani|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Equal0~4_combout\ = ( !\vg1|dani|counter\(9) & ( !\vg1|dani|counter\(6) & ( (!\vg1|dani|counter\(4) & (!\vg1|dani|counter\(19) & (\vg1|dani|counter\(5) & \vg1|dani|counter\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|dani|ALT_INV_counter\(4),
	datab => \vg1|dani|ALT_INV_counter\(19),
	datac => \vg1|dani|ALT_INV_counter\(5),
	datad => \vg1|dani|ALT_INV_counter\(3),
	datae => \vg1|dani|ALT_INV_counter\(9),
	dataf => \vg1|dani|ALT_INV_counter\(6),
	combout => \vg1|dani|Equal0~4_combout\);

-- Location: MLABCELL_X39_Y55_N54
\vg1|dani|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Equal0~1_combout\ = ( !\vg1|dani|counter\(18) & ( !\vg1|dani|counter\(8) & ( (\vg1|dani|counter\(2) & (!\vg1|dani|counter\(15) & (!\vg1|dani|counter\(26) & !\vg1|dani|counter\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|dani|ALT_INV_counter\(2),
	datab => \vg1|dani|ALT_INV_counter\(15),
	datac => \vg1|dani|ALT_INV_counter\(26),
	datad => \vg1|dani|ALT_INV_counter\(17),
	datae => \vg1|dani|ALT_INV_counter\(18),
	dataf => \vg1|dani|ALT_INV_counter\(8),
	combout => \vg1|dani|Equal0~1_combout\);

-- Location: MLABCELL_X39_Y55_N36
\vg1|dani|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Equal0~3_combout\ = ( !\vg1|dani|counter\(21) & ( !\vg1|dani|counter\(25) & ( (!\vg1|dani|counter\(23) & (!\vg1|dani|counter\(24) & (!\vg1|dani|counter\(20) & !\vg1|dani|counter\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|dani|ALT_INV_counter\(23),
	datab => \vg1|dani|ALT_INV_counter\(24),
	datac => \vg1|dani|ALT_INV_counter\(20),
	datad => \vg1|dani|ALT_INV_counter\(22),
	datae => \vg1|dani|ALT_INV_counter\(21),
	dataf => \vg1|dani|ALT_INV_counter\(25),
	combout => \vg1|dani|Equal0~3_combout\);

-- Location: LABCELL_X40_Y56_N12
\vg1|dani|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Equal0~2_combout\ = ( !\vg1|dani|counter\(16) & ( \vg1|dani|counter\(10) & ( (!\vg1|dani|counter\(7) & (\vg1|dani|counter\(14) & (!\vg1|dani|counter\(13) & \vg1|dani|counter\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|dani|ALT_INV_counter\(7),
	datab => \vg1|dani|ALT_INV_counter\(14),
	datac => \vg1|dani|ALT_INV_counter\(13),
	datad => \vg1|dani|ALT_INV_counter\(11),
	datae => \vg1|dani|ALT_INV_counter\(16),
	dataf => \vg1|dani|ALT_INV_counter\(10),
	combout => \vg1|dani|Equal0~2_combout\);

-- Location: MLABCELL_X39_Y55_N42
\vg1|dani|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|Equal0~5_combout\ = ( \vg1|dani|Equal0~3_combout\ & ( \vg1|dani|Equal0~2_combout\ & ( (\vg1|dani|Equal0~0_combout\ & (\vg1|dani|Equal0~4_combout\ & (\vg1|dani|Equal0~1_combout\ & !\vg1|dani|counter\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|dani|ALT_INV_Equal0~0_combout\,
	datab => \vg1|dani|ALT_INV_Equal0~4_combout\,
	datac => \vg1|dani|ALT_INV_Equal0~1_combout\,
	datad => \vg1|dani|ALT_INV_counter\(27),
	datae => \vg1|dani|ALT_INV_Equal0~3_combout\,
	dataf => \vg1|dani|ALT_INV_Equal0~2_combout\,
	combout => \vg1|dani|Equal0~5_combout\);

-- Location: LABCELL_X37_Y53_N36
\vg1|dani|animation~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|dani|animation~0_combout\ = ( !\vg1|dani|animation~q\ & ( \vg1|dani|Equal0~5_combout\ ) ) # ( \vg1|dani|animation~q\ & ( !\vg1|dani|Equal0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \vg1|dani|ALT_INV_animation~q\,
	dataf => \vg1|dani|ALT_INV_Equal0~5_combout\,
	combout => \vg1|dani|animation~0_combout\);

-- Location: FF_X37_Y53_N37
\vg1|dani|animation\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|dani|animation~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|dani|animation~q\);

-- Location: FF_X39_Y59_N56
\vg1|vgadisp2|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vg1|user_input_translator|Add0~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|vgadisp2|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: FF_X39_Y53_N49
\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vg1|vgadisp2|altsyncram_component|auto_generated|address_reg_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1));

-- Location: FF_X39_Y59_N58
\vg1|vgadisp2|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vg1|user_input_translator|Add0~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|vgadisp2|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X39_Y53_N22
\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vg1|vgadisp2|altsyncram_component|auto_generated|address_reg_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: MLABCELL_X39_Y53_N45
\vg1|colour[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~17_combout\ = ( \alarmEnable~combout\ & ( (\vg1|dani|animation~q\ & ((\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|dani|ALT_INV_animation~q\,
	datab => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datac => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \ALT_INV_alarmEnable~combout\,
	combout => \vg1|colour[2]~17_combout\);

-- Location: MLABCELL_X39_Y53_N27
\vg1|colour[2]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~18_combout\ = ( \vg1|dani|animation~q\ & ( (\alarmEnable~combout\ & !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_alarmEnable~combout\,
	datab => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	dataf => \vg1|dani|ALT_INV_animation~q\,
	combout => \vg1|colour[2]~18_combout\);

-- Location: MLABCELL_X39_Y53_N24
\vg1|colour[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~15_combout\ = ( !\vg1|dani|animation~q\ & ( (\alarmEnable~combout\ & !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_alarmEnable~combout\,
	datab => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	dataf => \vg1|dani|ALT_INV_animation~q\,
	combout => \vg1|colour[2]~15_combout\);

-- Location: M10K_X41_Y53_N0
\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5DD7FD7F75D55FFFFFFF5FFFF5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFF5FFFFFFFFFFFDFFDFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD575FF7FF7FF5F55F5FFFFDFFFF75FDFFFFFFFD557FFD7575DFFDFFF5F7575F7557FFFFFFFFFFFFFFFFFDFFFD7F7FFFFD5FFFFF5FFFF5F7FFFFFFFD5D7D5FFF7FFFFFFFFF5FFFF55557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFDFFFFFFFFFFFFFD55FDFF5F5D757FFFFDFDD5D7F55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF55555FFFF555555555FFF55755FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF55555FFFF555555555FFF55755FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing2:vgadisp2|altsyncram:altsyncram_component|altsyncram_peo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2),
	portadatain => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y50_N0
\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF01DF0FFFFB9703FFFFFFFFFFFFDFFFFFFFFFFFFF18C0E075C7F037FFFFFFFFFFFFDFFFFFFFFFFFFF80FC39EFDF1ECFFFFFFFFFFFFF145BFBEFFFFFFF91E7581E1FF03FFFFFFFFFFFFF575BFF3F59FFFFC07007FFFF993FFFFFFFFFFFFF5443BEFFEFFFFFE14037FFEFF1FFFFFFFFFFFFFF145BFF3FEDFFFFE808BE20E98EFFFFFFFFFFFFFFF7DBFF3FB9FFFFE00038002A12FFFFFFFFFFFFFFFFFFFBEFFFFFFFF00008401E09FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00008401E09FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80011801401FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001000040BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000060073FFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFE0010060067FFFFFFFFFFFFFFFFFFFBEFFFFFFFFF134000030FFFFFFE67F363E67CEFFFBF59FFFFFF0000001C0FFFFFFFFFFE7FE7FCFFBFFFEFFFFFFF502E23F41FFFFFFE6613DFE7E4F7FF7FEDFFFFFF8707FFC21FFFFFFFFFFFE3FFFFBBFF3FB9FFFFFFD083FE20FFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFD083FE20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4327E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8CE7F11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FDDB01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE313FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7400003FFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFF8F00007FFFFFFFFFFE4",
	mem_init1 => "F9938E93FF3F59FFFFFFFB7E0107FFFFFFFFFFFFFFFFFFEFBFFFEFFFFFFFFCC2002FFFFFFFFFFFA6C99BFF9BFF3FEDFFFFFFFC3E7C2FFFFFFFFFFFFFFFFF8EF3FF3FB9FFFFFFFF4FFD1FFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFF4FFD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA788FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F9FFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFEFA3FFFFFFFFFFFFFFFE7FFE93FF3F59FFFFFFFFEFFBFFFFFFFFFFFFFFFFFFFFEFBF7FEFFFFFFFFFF007FFFFFF",
	mem_init0 => "FFFFFFFFFE61FF9BFFFFEDFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFCEF3FF3FB9FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7743EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB777BCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB7BDDFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../menu.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|menu:vgamenu|altsyncram:altsyncram_component|altsyncram_8pn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: MLABCELL_X39_Y53_N6
\vg1|colour[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~11_combout\ = ( \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( (!\SW[6]~input_o\ & (!\SW[9]~input_o\ & (!\SW[8]~input_o\ & 
-- !\SW[7]~input_o\))) ) ) ) # ( !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( (!\SW[6]~input_o\ & (!\SW[9]~input_o\ & (!\SW[8]~input_o\ & 
-- !\SW[7]~input_o\))) ) ) ) # ( \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( (!\SW[6]~input_o\ & (!\SW[9]~input_o\ & (!\SW[8]~input_o\ & 
-- !\SW[7]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[6]~input_o\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \ALT_INV_SW[7]~input_o\,
	datae => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	dataf => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	combout => \vg1|colour[2]~11_combout\);

-- Location: M10K_X26_Y49_N0
\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFBD43F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD7BB5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE7B79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE4379FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F380F83CFCE03FE7C1CFC07FE0FF83CF9F80FFFCF3FCE79CFCFF3FE73CCF9",
	mem_init2 => "E7F9F3E79E79F3CFFFCF3FCEFFC7CFF3FE77FCF7E7F9F9EFCE79EFCFFFEF3FCEFFD3CFF3FE77FCE7E7F9F9EFCF79CFCFFFE73FCEFFD3CFF3FE77FCE7E7F9FDCFCF39CFCFFFF33FCE3FD9CFF3E071FCEFE7F9FCCFCF99DFCFFFF0380F0FDDCE03CE787CEFE7F83CCFCF81DFCFFFE73FCFC3DCCFF39E7E1CEFE7FFFCCFCF39DFCFFFCF3FCFF3DE4FF3BE7F9CE7E7FFFDCFCE79CFCFFFCF3FCFF9DE4FF3BE7FCCE7E7FFF9CFCE79CFCFFFCF3FCFFBDF0FF39E7FDCF3E7FFFBCFCE79E7CFFFE73FCEF3DF8FF39E779CF9E7F9F3CFCF39F3CFFFF0380F07DF8E03E0783CFC07FC0FCFCF81F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../menu.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|menu:vgamenu|altsyncram:altsyncram_component|altsyncram_8pn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y53_N3
\vg1|colour[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~12_combout\ = ( !\SW[7]~input_o\ & ( (!\SW[6]~input_o\ & (!\SW[9]~input_o\ & (!\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & !\SW[8]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[6]~input_o\,
	datab => \ALT_INV_SW[9]~input_o\,
	datac => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \ALT_INV_SW[7]~input_o\,
	combout => \vg1|colour[2]~12_combout\);

-- Location: M10K_X26_Y56_N0
\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000FFFFFFFF8000001F800F80000000000000000000FFFFFFFF8000000FC00700000000000000000000FFFFFFFF8000000FF00F00000000000000000000FFFFFFFF8000000FF0FE00000000000000000000FFFFFFFF8000000FC0FC00000000000000000000FFFFFFFF8000001FC0F800000000000000000000FFFFFFFF0000601F80F800000000000000000000FFFFFFFF0000601F01F000000000000000000000FFFFFFFF0000201301F000000000000000000000FFFFFFFE0000200003F0FFFFFFFFF80000000000FFFFFFFE0000300003F3FFFFFFFFFFFC00000000FFFFFFFF0000380007E7FFFFFFFFFFFF80000000FFFFFFFF00003C00",
	mem_init2 => "07CFFFFFFFFFFFFFF0000000FFFFFFFF00003E000F9FC000001FFFFFFE000000FFFFFFFF00003FFFFFBC0000000003FFFF000000FFFFFFFE00003FFFFFB8FFFFFFFF80003FE00000FFFFFFFE00003FFFFF93FFFFFFFFFFFC01FE0000FFFFFFFF00003FFFFFCE000000001FFFF80FC000FFFFFFFFA0003FFFFF98000000000007FFC1F000FFFFFFFFF0003FFFFF20000000000000FFFC7800FFFFFFFFF0003FFFFF4000000000000001FF0F00FFFFFFFFF8003FFFFEC00000000000000003E780FFFFFFFFFF003FFFFD8000000000000000007FC0FFFFFFFFFF007FFFFB0000000000000000000080FFFFFFFFFF007FFFFB0000000000000000000000FFFFFFFF",
	mem_init1 => "FF00FFFFF90000000000000000000000FFFFFFFFFF80FFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFF8100000001FF0000000000FFFFFFFFFFFFFFFFFF87E000401FFE0040000000FFFFFFFFFFFFFFFFFF9FE000701FFE1CC0400000",
	mem_init0 => "FFFFFFFFFFFFFFFFFF9FEE18600FFE3C00780000FFFFFFFFFFFFFFFFFFBFEF00600FFE3E00FF0000E180E44C39D81B9FFF0FEE08C007FE3C30FE0000DD3666C934CDBB9FFF83E01D8007FE0079F80000DD772EE9E6C5879FFF8070010003FF0073800000F1C74E0C66C5D79FFF8038020001FF8000000000F1D66ECB26D1C69FFF8000000000000000000000DDB666CDA6D9CE97FF8000000000000000000000E183044C6488EF0FFF0000000000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFF0000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../about.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|about:vgaabout|altsyncram:altsyncram_component|altsyncram_esn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y54_N0
\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFEAAAAAAAAAAAAA",
	mem_init1 => "AAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFF5FFFD2AAAAAAAAAAAAAAA82FFF5FFFFFFFEAAAAAAA82AAA0AAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFF7FFFF",
	mem_init0 => "2AAAAAAAAAAAAAAA8AFFFDFFFFFFFAAAAAAAA8AAAA8AAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFF7F57F2AA28022A2AAAAAA8AD57DFFDF558A8AAAAAA8A8028AA8A008A8AAAAAAAAAAAAFFFFFFFFFFF7FDFF2AA2AA28A2AAAAAA8ABDFDFFDFFCA28AAAAAA8AAAA8AA8AA8A28AAAAAAAAAAAAFFFFFFFFFFF7FDFF2AA2AA2A22AAAAAA8AB7FDFFDFF8A88AAAAAA8A8AA8AA8AA8A88AAAAAAAAAAAAFFFFFFFFFFF7FDFF2A82802A82AAAABA8A8FFDFF5F00AA0AAAAAA8AA0A8AA0A00AA0AAAAAAAAAAAAFFFFFFFFFFF7FDFF6A8AAA2A22AAAAFE8A8AFDFF7FA8A88AAAAAA8A8AA8AA2AA8A88AAAAAAAAAAAAFFFFFFFFFFF7FD7F6A28AA28A2AAABFF8A8A29FDF2A8A28A",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../about.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|about:vgaabout|altsyncram:altsyncram_component|altsyncram_esn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2),
	portadatain => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X22_Y53_N6
\vg1|colour[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~9_combout\ = ( !\SW[9]~input_o\ & ( !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (\SW[6]~input_o\ & (!\SW[7]~input_o\ & !\SW[8]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[6]~input_o\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \ALT_INV_SW[8]~input_o\,
	datae => \ALT_INV_SW[9]~input_o\,
	dataf => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \vg1|colour[2]~9_combout\);

-- Location: LABCELL_X22_Y53_N0
\vg1|colour[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~8_combout\ = ( \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (\SW[6]~input_o\ & (!\SW[7]~input_o\ & (!\SW[8]~input_o\ & 
-- !\SW[9]~input_o\))) ) ) ) # ( !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (\SW[6]~input_o\ & (!\SW[7]~input_o\ & (!\SW[8]~input_o\ & 
-- !\SW[9]~input_o\))) ) ) ) # ( \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (\SW[6]~input_o\ & (!\SW[7]~input_o\ & (!\SW[8]~input_o\ & 
-- !\SW[9]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[6]~input_o\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \ALT_INV_SW[9]~input_o\,
	datae => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \vg1|colour[2]~8_combout\);

-- Location: M10K_X14_Y48_N0
\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000FFFFFFF83FFFFFFFFFFC00000000000000000000FFFFFFF49FFFFFFFFFFE00000000000000000000FFFFFFFC9FFFFFFFFFFF00000000000000000000FFFFFFF93FFFFFFFFFFFC0000000000000000000FFFFFFFEBFFFFFFFFFFFE0000000000000000000FFFFFFFE3FFFFFFFFFFFF8000000000000000000FFFFFFFF7FFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFC00000000000000000FFEE658023009FFFFFFFFFC00000000000000000FFCE6CDB36ED9FFFFFFFFFE0",
	mem_init2 => "0000000000000001FFC70CDB36EC3FFFFFFFFFF00000000000000001FFB75C5B070EBFFFFFFFFFF80000000000000003FFB71D1B366E7FFFFFFFFFFC000000000000000FFF339D99324E7FFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF000000600000003FFFFFFFFFFFFFFFFFFFFFFFFFC00007F0000000FFFFFFFFFFFFFFFFFFFFFFFFFFF80007FC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFF00000FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF383C210493FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF137E248E97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDB7CA4A697FFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFE087E618E47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FEFFE67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FE7FC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../about.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|about:vgaabout|altsyncram:altsyncram_component|altsyncram_esn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y52_N0
\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFEEFBB7B6FFFFFFFFFFFDEF7787DFFFBCEEF0FBFFEE1BBC3EFFFFFFFFFFFCFE7FFFFFFF9FCFFFFFFFE7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFC1FFFFFFFFF07FFFFFFFFFFFFFFFFC00FFFFFFFF003FFFFFFFCF8FFFFFFFFFFFFFFFF8007FFFF",
	mem_init2 => "FFE001FFFFFFFBFF7FFFFFFFFFFFFFFF0001FFFFFFC0007FFFFFF7FF9FFFFFFFFFFFFFFE0001FFFFFF80007FFFFFEFFFDFFFFFFFFFFFFFFC0000FFFFFF00003FFFFFDFFFEFFFFFFFFFFFFFFC0000FFFFFF00003FFFFFDFFFEFFFFFFFFFFFFFF800007FFFFE00001FFFFFBFFFF7FFFFFFFFFFFFF800007FFFFE00001FFFFFBFFFF7FFFFFFFFFFFFF800007FFFFE00001FFFFFBFFFF7FFFFFFFFFFFFF800007FFFFE00001FFFFFBFFFF7FFFFFFFFFFFFF800007FFFFE00001FFFFFBFFFF7FFFFFFFFFFFFFC0000FFFFFF00003FFFFFDFFFEFFFFFFFFFFFFFFC0000FFFFFF00003FFFFFDFFFEFFFFFFFFFFFFFFE0001FFFFFF80007FFFFFEFFFDFFFFFFFFFFFFFFF",
	mem_init1 => "0001FFFFFFC0007FFFFFF7FFDFFFFFFFFFFFFFFF0003FFFFFFC000FFFFFFF3FF3FFFFFFFFFFFFFFFC00FFFFFFFF003FFFFFFFCFCFFFFFFFFFFFFFFFFF03FFFFFFFFC0FFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFFFFFFF000000000000000000001FFFFEFFFFDFFFFFFFFF000000000000000000001FFFFEFFFFDFFFFFFFFF000000000000000000001FFFFEFFFFDFFFFFFFFF000000000000000000001FFFFEFFFFDFFFFFFFFF000000000000000000001FFFFEFFFFDFFFFFFFFF000000000000000000001E7F9ECFF3DFFFFFFFFF000000000000000000001E7F9ECFF3DFFFFFFFFF000000000000000000001E7F9ECFF3DFFFFFFFFF000000000000000000001E7F9ECFF3DFFFFFFFFF000000000000000000001E7F9ECFF3DFFFFFFFFF000000000000000000001E7F9EC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../timeset.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|timeset:vgatimeset|altsyncram:altsyncram_component|altsyncram_e3o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y51_N0
\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF3DFFFFFFFFF000000000000000000001E7F9ECFF3DFFFFFFFFF000000000000000000001E7F9ECFF3DFFFFFFFFF000000000000000000001E001EC003DFFFFFFFFF000000000000000000001E001EC003DFFFFFFFFF000000000000000000001E7F9ECFF3DFFFFFFFFF000000000000000000001E7F9ECFF3DFFFFFFFFF000000000000000000001E7F9ECFF3DFFFFFFFFF000000000000000000001E7F9ECFF3DFFFFFFFFF000000000000000000001E7F9ECFF3DFFFFFFFFF000000000000000000001E7F9ECFF3DFFFFFFFFF000000000000000000001E7F9ECFF3DFFFFFFFFF000000000000000000001FFFFEFFFFDFFFFFFFFF0000000000000000000",
	mem_init2 => "01FFFFEFFFFDFFFFFFFFF000000000000000000001FFFFEFFFFDFFFFFFFFF000000000000000000001FFFFEFFFFDFFFFFFFFF000000000000000000001FFFFEFFFFDFFFFFFFFF000000000000000000001FFFFEFFFFDFFFFFFFFF000000000000000000001FFFFEFFFFDFFFFFFFFF000000000000000000001FFFFEFFFFDFFFFFFFFF0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F803F8",
	mem_init1 => "3FF007CFCFCF9FE7FFFFFFFFFFFFFFFFF3F803E00FF007CFC7CF9FE7FFFFFFFFFFFFFFFFF3FFF3C7CFFFE7CF87CF9FE7FFFFFFFFFFFFFFFFF3FFF3CFFFFFE7CF83CF9FE7FFFFFFFFFFFFFFFFF3FFF3CFFFFFE7CF93CF9FE7FFFFFFFFFFFFFFFFF3FFF3CFFFFFE7CF33CF9FE7FFFFFFFFFFFFFFFFF3FFF3C7FFFFE7CF39CF9FE7FFFFFFFFFFFFFFFFF3FFF3E3FFFFE7CE79CF9FE7FFFFFFFFFFFFFFFFF3FC03F0FFF807CE78CF9FE7FFFFFFFFFFFFFFFFF3FC03F83FF807CE7CCF9FE7FFFFFFFFFFFFFFFFF3FFF3FE1FFFE7CCFCCF9FE7FFFFFFFFFFFFFFFFF3FFF3FF9FFFE7CCFE4F9FE7FFFFFFFFFFFFFFFFF3FFF3FF9FFFE7C9FE4F9FE7FFFFFFFFFFFFFFFF",
	mem_init0 => "F3FFF3FF9FFFE7C9FE4F9FE7FFFFFFFFFFFFFFFFF3FFF3EF1FFFE7C3FF0F9FE7FFFFFFFFFFFFFFFE001803E03FF007C3FF0F9C003FFFFFFFFFFFFFFE001803F07FF007C3FF8F9C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../timeset.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|timeset:vgatimeset|altsyncram:altsyncram_component|altsyncram_e3o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y53_N0
\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF45FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEABFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD47EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4000AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4000AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4000AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4000AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../manual.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|manual:vgamanual|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2),
	portadatain => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X22_Y53_N42
\vg1|colour[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~3_combout\ = ( !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (!\SW[6]~input_o\ & (!\SW[7]~input_o\ & (\SW[8]~input_o\ & !\SW[9]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[6]~input_o\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \ALT_INV_SW[9]~input_o\,
	dataf => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \vg1|colour[2]~3_combout\);

-- Location: LABCELL_X22_Y53_N36
\vg1|colour[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~2_combout\ = ( !\SW[9]~input_o\ & ( \SW[8]~input_o\ & ( (!\SW[7]~input_o\ & (!\SW[6]~input_o\ & ((\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- (\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \ALT_INV_SW[6]~input_o\,
	datad => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datae => \ALT_INV_SW[9]~input_o\,
	dataf => \ALT_INV_SW[8]~input_o\,
	combout => \vg1|colour[2]~2_combout\);

-- Location: M10K_X14_Y56_N0
\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4442221E781F987FFFFFFFFFFFFFFFFFFFFFFFF86EE777EE33BF933FFFFFFFFFFFFFFFFFFFFFFFFA6EE7760DB7BFF3BFFFFFFFFFFFFFFFFFFFFFFFF26CE7",
	mem_init1 => "674D9DBF93FFFFFE3FFDFFF87FFFFFFFFFF8E06303180C3F983FFFFDDFFDFFF7FFFFFFFFFFE7FFFFFFFFFDBFFFBFFFFDFFF81FF7FFFFFFFFFFFFFFE7FFFFF3BFFFBFFFFDFFFDDFF7FFFFFFFFFFFFFFFFFFFFF81FF83FFFFE3FFDBFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFD7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFCFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88C3862310C7118F99FFFFF007E00FC01FFFFFFFDD993377BF733B9F99FFFFF007E00FC01FFFFFFF",
	mem_init0 => "DD9D3B77B073383FF03FFFF007E00FC01FFFFFFFD9993367BA7339BF99BFFFF007E00FC01FFFFFFFC0C3870218C31D3F993FFFF007E00FC01FFFFFFFFFFFFFFFFFF33C7FF87FFFF007E00FC01FFFFFFFFFFFFFFFFFF73C7FF8FFFFF007E00FC01FFFFFFFFFFFFFFFFFFC7E7FF9FFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFE67CFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFE238FFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFC031FFF83FFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFC891FFFBBFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFF9998FFFE2221118C3891F987FFFF7F7EFEFDF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../setdispenser.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|setdispenser:vgadispenser|altsyncram:altsyncram_component|altsyncram_cko1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y58_N0
\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DFF999CFFFC3773BBD99D9BF933FFFF7F7EFEFDFDFF9990FFFD3773BBD9DD9BFF3BFFFF7F7EFEFDFDFF9999FFF93673B3D99D4BF9BFFFFF7F7EFEFDFDFFFFFFFFFC7031810C3D4BF98FFFFF7F7EFEFDFDFFFFFFFFF3FFFFFFFFFC63FF3BFFFF7F7EFEFDFDFFFFFFFFFFFFF3FFFFFCE3FFB7FFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFF8E1FF87FFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FF87FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFDFFFDFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFBDFFDFFFBFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFBDFFDFFF7FFFFFFFFFFFC43044438304381FFFFFBDFFDFFF7FFFFFFFFFFFEFD36EFDBB3673BFFFFFDDFFD7FF77FFFFFFFFFFEC10EEC13B0E67BFFFFFC3FFCFFF8FFFFFFFFFFFEE966CE9BB6667BFFFFFFFFFFFFFFFFFFFFFFFFF8630E063810E27BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7BFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFE73BFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "81FFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFC3061C311C7FFFFF007E00FC01FFFFFFFFFFFFFFFD34C999B33FFFFF007E00FC01FFFFFFFFFFFFFFC10CE9D9BF9FFFFF7F7EFEFDFDFFFFFFFFFFFFFFE964C999BF9FFFFF7F7EFEFDFDFFFFFFFFFFFFFFE30E1C383F9FFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFB79FFFFF7F7EFEFDFDFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFB33FFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFF987FFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../setdispenser.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|setdispenser:vgadispenser|altsyncram:altsyncram_component|altsyncram_cko1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y53_N0
\vg1|colour[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~0_combout\ = ( \SW[7]~input_o\ & ( (!\SW[6]~input_o\ & (!\SW[8]~input_o\ & !\SW[9]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[6]~input_o\,
	datac => \ALT_INV_SW[8]~input_o\,
	datad => \ALT_INV_SW[9]~input_o\,
	dataf => \ALT_INV_SW[7]~input_o\,
	combout => \vg1|colour[2]~0_combout\);

-- Location: M10K_X38_Y52_N0
\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFF803FFFFF9CF07FFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFF98E67FFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFF08E77FFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFF6261FFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFF66707FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFE666E7FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFEF7367FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFC6230FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38C0C198C0F8C11C0FFFFFFFFFFFFFFFFFFFFFFF9D9D999D9DF999B9DFFFFFFFFFFFFFFFFFFFFFFFCDBD9D8DBDF99DB3DFFFFFFFFC1FFFFFFFFFFFFFC1ED878DEDC187B3DFFFFFFFF003FFFFFFFFFFFF9DE1C1",
	mem_init1 => "A5E199C1B3DFFFFFFFE001FFFFFFFFFFFFBDEDB9B1ED99B9B3DFFFFFFFC000FFFFFFFFFFFFBD9DD9B19D99D9B9DFFFFFFF81E07FFF1E0463FFC0C0C318C0C0C31C0FFFFFFF83307FFF9CEE77FFFFFFFFFFFFFFFFFFFFFFFFFF03303FFF9DEF37FFFFFFFFFFFFFFFFFFFFFFFFFF01003FFF9F6F07FFFFFFFFFFFFFFFFFFFFFFFFFF01C03FFF1F0F87FFFFFFFFFFFFFFFFFFFFFFFFFF03103FFE4F6F37FFFFFFFFFFFFFFFFFFFFFFFFFF03303FFEE4EE77FFFFFFFFFFFFFFFFFFFFFFFFFF81E07FFC420463FFFFFFC7388C63C1FFFFFFFFFF80007FFFFFFFFFFFFFFFE79DDCF399FFFFFFFFFFC000FFFFFFFFFFFFFFFFE7CDC1F39DFFFFFFFFFFE001FFFFFFFFFF",
	mem_init0 => "FFFFFFE7C1CDF387FFFFFFFFFFF003FFFFFFFFFFFFFFFFE79DE9F3C1FFFFFFFFFFFC0FFFFFFFFFFFFFFFFF66BDE3B339FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF25BDE392D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81C0F3C0C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFE1FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FF7FFE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../manual.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|manual:vgamanual|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y53_N0
\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FF7FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FF7FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FF5FFDDFFFFFFFFE7181833181F182381FFFFF0FFF3FFE3FFFFFFFFF3B3B333B3BF33373BFFFFFFFFFFFFFFFFFFFFFFF9B7B3B1B7BF33B67BFFFFFFFFFFFFFFFFFFFFFFF83DB0F1BDB830F67BFFFFC01F803F007FFFFFFFF3BC3834BC3338367BFFFFC01F803F007FFFFFFFF7BDB7363DB337367BFFFFC01F803F007FFFFFFFF7B3BB3633B33B373BFFFFC01F803F007FFFFFFFF81818631818186381FFFFC01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
	mem_init2 => "01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F803F007F9CF07FFFFFFFFFFFFFFFFFFFFFFFC01F803F007F98E67FFFFFFFFFFFFFFFFFFFFFFFC01F803F007F08E77FFFFFFFFFFFFFFFFFFFFFFFC01F803F007F6261FFFFFFFFF8F0307FFFFFFFFFDFDFBFBF7F7F66707FFFFFFFFCE7667FFFFFFFFFDFDFBFBF7F7E666E7FFFFFFFFCEF677FFFFFFFFFDFDFBFBF7F7EF7367FFFFFFFFCFB61FFFFFFFFFFDFDFBFBF7F7C6230FFFFFFFFFCF8707FFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFECDB6E7FFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFE4A7767FFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFF03030FFFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../manual.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|manual:vgamanual|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y53_N51
\vg1|colour[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~1_combout\ = ( \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( (\vg1|colour[2]~0_combout\ & 
-- \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8~portadataout\) ) ) ) # ( !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- (\vg1|colour[2]~0_combout\ & ((!\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5~portadataout\))) ) ) ) # ( 
-- \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( !\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( (\vg1|colour[2]~0_combout\ & 
-- \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a8~portadataout\) ) ) ) # ( !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( !\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- (\vg1|colour[2]~0_combout\ & (\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0) & \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000001010000010101000100010101010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_colour[2]~0_combout\,
	datab => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datad => \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datae => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	dataf => \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	combout => \vg1|colour[2]~1_combout\);

-- Location: LABCELL_X22_Y53_N12
\vg1|colour[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~4_combout\ = ( \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \vg1|colour[2]~1_combout\ & ( (!\vg1|colour[2]~2_combout\) # ((!\vg1|colour[2]~3_combout\ & 
-- (\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a8\)) # (\vg1|colour[2]~3_combout\ & ((\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))) ) ) ) # ( 
-- !\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \vg1|colour[2]~1_combout\ & ( (!\vg1|colour[2]~3_combout\ & (((!\vg1|colour[2]~2_combout\)) # (\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a8\))) # 
-- (\vg1|colour[2]~3_combout\ & (((\vg1|colour[2]~2_combout\ & \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))) ) ) ) # ( \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- !\vg1|colour[2]~1_combout\ & ( (!\vg1|colour[2]~3_combout\ & (\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a8\ & (\vg1|colour[2]~2_combout\))) # (\vg1|colour[2]~3_combout\ & (((!\vg1|colour[2]~2_combout\) # 
-- (\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))) ) ) ) # ( !\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\vg1|colour[2]~1_combout\ & ( (\vg1|colour[2]~2_combout\ & 
-- ((!\vg1|colour[2]~3_combout\ & (\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a8\)) # (\vg1|colour[2]~3_combout\ & ((\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a5~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a8\,
	datab => \vg1|ALT_INV_colour[2]~3_combout\,
	datac => \vg1|ALT_INV_colour[2]~2_combout\,
	datad => \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datae => \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \vg1|ALT_INV_colour[2]~1_combout\,
	combout => \vg1|colour[2]~4_combout\);

-- Location: LABCELL_X22_Y53_N45
\vg1|colour[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~6_combout\ = ( !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (!\SW[6]~input_o\ & (!\SW[7]~input_o\ & (\SW[9]~input_o\ & !\SW[8]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[6]~input_o\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \ALT_INV_SW[8]~input_o\,
	dataf => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \vg1|colour[2]~6_combout\);

-- Location: LABCELL_X22_Y53_N39
\vg1|colour[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~5_combout\ = ( !\SW[8]~input_o\ & ( \SW[9]~input_o\ & ( (!\SW[7]~input_o\ & (!\SW[6]~input_o\ & ((\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- (\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \ALT_INV_SW[6]~input_o\,
	datae => \ALT_INV_SW[8]~input_o\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \vg1|colour[2]~5_combout\);

-- Location: LABCELL_X22_Y53_N18
\vg1|colour[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~7_combout\ = ( \vg1|colour[2]~6_combout\ & ( \vg1|colour[2]~5_combout\ & ( \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a5~portadataout\ ) ) ) # ( !\vg1|colour[2]~6_combout\ & ( \vg1|colour[2]~5_combout\ & ( 
-- \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a8\ ) ) ) # ( \vg1|colour[2]~6_combout\ & ( !\vg1|colour[2]~5_combout\ & ( \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a2~portadataout\ ) ) ) # ( !\vg1|colour[2]~6_combout\ & 
-- ( !\vg1|colour[2]~5_combout\ & ( \vg1|colour[2]~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a8\,
	datab => \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datac => \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datad => \vg1|ALT_INV_colour[2]~4_combout\,
	datae => \vg1|ALT_INV_colour[2]~6_combout\,
	dataf => \vg1|ALT_INV_colour[2]~5_combout\,
	combout => \vg1|colour[2]~7_combout\);

-- Location: LABCELL_X23_Y53_N12
\vg1|colour[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~10_combout\ = ( \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \vg1|colour[2]~7_combout\ & ( (!\vg1|colour[2]~8_combout\) # ((!\vg1|colour[2]~9_combout\ & 
-- ((\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8~portadataout\))) # (\vg1|colour[2]~9_combout\ & (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5~portadataout\))) ) ) ) # ( 
-- !\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \vg1|colour[2]~7_combout\ & ( (!\vg1|colour[2]~9_combout\ & (((!\vg1|colour[2]~8_combout\) # 
-- (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))) # (\vg1|colour[2]~9_combout\ & (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ((\vg1|colour[2]~8_combout\)))) ) ) ) # ( 
-- \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\vg1|colour[2]~7_combout\ & ( (!\vg1|colour[2]~9_combout\ & (((\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & \vg1|colour[2]~8_combout\)))) # 
-- (\vg1|colour[2]~9_combout\ & (((!\vg1|colour[2]~8_combout\)) # (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5~portadataout\))) ) ) ) # ( !\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- !\vg1|colour[2]~7_combout\ & ( (\vg1|colour[2]~8_combout\ & ((!\vg1|colour[2]~9_combout\ & ((\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a8~portadataout\))) # (\vg1|colour[2]~9_combout\ & 
-- (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datab => \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datac => \vg1|ALT_INV_colour[2]~9_combout\,
	datad => \vg1|ALT_INV_colour[2]~8_combout\,
	datae => \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \vg1|ALT_INV_colour[2]~7_combout\,
	combout => \vg1|colour[2]~10_combout\);

-- Location: MLABCELL_X39_Y53_N12
\vg1|colour[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~13_combout\ = ( \vg1|colour[2]~12_combout\ & ( \vg1|colour[2]~10_combout\ & ( (!\vg1|colour[2]~11_combout\ & ((\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # (\vg1|colour[2]~11_combout\ & 
-- (\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) ) ) ) # ( !\vg1|colour[2]~12_combout\ & ( \vg1|colour[2]~10_combout\ & ( (!\vg1|colour[2]~11_combout\) # (\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a8\) ) ) ) 
-- # ( \vg1|colour[2]~12_combout\ & ( !\vg1|colour[2]~10_combout\ & ( (!\vg1|colour[2]~11_combout\ & ((\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # (\vg1|colour[2]~11_combout\ & 
-- (\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) ) ) ) # ( !\vg1|colour[2]~12_combout\ & ( !\vg1|colour[2]~10_combout\ & ( (\vg1|colour[2]~11_combout\ & \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a8\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datab => \vg1|ALT_INV_colour[2]~11_combout\,
	datac => \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datad => \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a8\,
	datae => \vg1|ALT_INV_colour[2]~12_combout\,
	dataf => \vg1|ALT_INV_colour[2]~10_combout\,
	combout => \vg1|colour[2]~13_combout\);

-- Location: MLABCELL_X39_Y53_N42
\vg1|colour[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~14_combout\ = ( \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( (!\vg1|dani|animation~q\ & \alarmEnable~combout\) ) ) # ( !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- (!\vg1|dani|animation~q\ & (\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & \alarmEnable~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|dani|ALT_INV_animation~q\,
	datab => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datac => \ALT_INV_alarmEnable~combout\,
	dataf => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	combout => \vg1|colour[2]~14_combout\);

-- Location: M10K_X49_Y58_N0
\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F1F39E0E3E701FF3C1CFC07FFFFFFFFFFFFFFE00F0F39C061E701FF380CF007FFFFFFFFFFFFFFE7870F398F61E7F9FF31ECF1E7FFFFFFFFFFFFFFE7E727398FE4E7F9FF31FCE3E7FFFFFFFFFFFFFFE7E327398FE4E7F9FF31FCE7E7FFFFFFFFFFFFFFE0E33339C7E667F9F038FCE7E7FFFFFFFFFFFFFFE0E33339C1E66781C0383CE7E7FFFFFFFFFFFFFFFFE33939F0E72781C73E1CE7E7FFFFFFFFFFFFFF",
	mem_init0 => "FFE33939FC6727F98F3F8CE7E7FFFFFFFFFFFFFFFFC73939FC6727F98F3F8CE3E7FFFFFFFFFFFFFFEF873C39DC6787F9CF3B8CF1E7FFFFFFFFFFFFFFE00F3C39C0E78701C0381CF007FFFFFFFFFFFFFFF03F3E39E1E7C701E03C3CFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing2:vgadisp2|altsyncram:altsyncram_component|altsyncram_peo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y57_N0
\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing2:vgadisp2|altsyncram:altsyncram_component|altsyncram_peo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y57_N24
\vg1|colour[2]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~16_combout\ = ( \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( ((!\vg1|colour[2]~14_combout\ & 
-- ((\vg1|colour[2]~13_combout\))) # (\vg1|colour[2]~14_combout\ & (\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8~portadataout\))) # (\vg1|colour[2]~15_combout\) ) ) ) # ( 
-- !\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( (!\vg1|colour[2]~15_combout\ & ((!\vg1|colour[2]~14_combout\ & 
-- ((\vg1|colour[2]~13_combout\))) # (\vg1|colour[2]~14_combout\ & (\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))) # (\vg1|colour[2]~15_combout\ & (((\vg1|colour[2]~14_combout\)))) ) ) ) # ( 
-- \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( (!\vg1|colour[2]~15_combout\ & ((!\vg1|colour[2]~14_combout\ & 
-- ((\vg1|colour[2]~13_combout\))) # (\vg1|colour[2]~14_combout\ & (\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))) # (\vg1|colour[2]~15_combout\ & (((!\vg1|colour[2]~14_combout\)))) ) ) ) # ( 
-- !\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( (!\vg1|colour[2]~15_combout\ & ((!\vg1|colour[2]~14_combout\ & 
-- ((\vg1|colour[2]~13_combout\))) # (\vg1|colour[2]~14_combout\ & (\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_colour[2]~15_combout\,
	datab => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datac => \vg1|ALT_INV_colour[2]~13_combout\,
	datad => \vg1|ALT_INV_colour[2]~14_combout\,
	datae => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	combout => \vg1|colour[2]~16_combout\);

-- Location: LABCELL_X40_Y57_N54
\vg1|colour[2]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[2]~19_combout\ = ( \vg1|colour[2]~18_combout\ & ( \vg1|colour[2]~16_combout\ & ( (!\vg1|colour[2]~17_combout\ & ((\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # (\vg1|colour[2]~17_combout\ & 
-- (\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) ) ) ) # ( !\vg1|colour[2]~18_combout\ & ( \vg1|colour[2]~16_combout\ & ( (!\vg1|colour[2]~17_combout\) # 
-- (\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8~portadataout\) ) ) ) # ( \vg1|colour[2]~18_combout\ & ( !\vg1|colour[2]~16_combout\ & ( (!\vg1|colour[2]~17_combout\ & 
-- ((\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # (\vg1|colour[2]~17_combout\ & (\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) ) ) ) # ( !\vg1|colour[2]~18_combout\ & ( 
-- !\vg1|colour[2]~16_combout\ & ( (\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & \vg1|colour[2]~17_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datab => \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datac => \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datad => \vg1|ALT_INV_colour[2]~17_combout\,
	datae => \vg1|ALT_INV_colour[2]~18_combout\,
	dataf => \vg1|ALT_INV_colour[2]~16_combout\,
	combout => \vg1|colour[2]~19_combout\);

-- Location: FF_X42_Y61_N19
\vg1|VGA|controller|xCounter[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \vg1|VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|controller|xCounter[6]~DUPLICATE_q\);

-- Location: M10K_X49_Y62_N0
\vg1|VGA|VideoMemory|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF01DF0FFFFB9703FFFFFFFFFFFFDFFFFFFFFFFFFF18C0E075C7F037FFFFFFFFFFFFDFFFFFFFFFFFFF80FC39EFDF1ECFFFFFFFFFFFFF145BFBEFFFFFFF91E7581E1FF03FFFFFFFFFFFFF575BFF3F59FFFFC07007FFFF993FFFFFFFFFFFFF5443BEFFEFFFFFE14037FFEFF1FFFFFFFFFFFFFF145BFF3FEDFFFFE808BE20E98EFFFFFFFFFFFFFFF7DBFF3FB9FFFFE00038002A12FFFFFFFFFFFFFFFFFFFBEFFFFFFFF00008401E09FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00008401E09FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80011801401FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001000040BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000060073FFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFE0010060067FFFFFFFFFFFFFFFFFFFBEFFFFFFFFF134000030FFFFFFE67F363E67CEFFFBF59FFFFFF0000001C0FFFFFFFFFFE7FE7FCFFBFFFEFFFFFFF502E23F41FFFFFFE6613DFE7E4F7FF7FEDFFFFFF8707FFC21FFFFFFFFFFFE3FFFFBBFF3FB9FFFFFFD083FE20FFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFD083FE20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4327E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8CE7F11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FDDB01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE313FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7400003FFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFF8F00007FFFFFFFFFFE4",
	mem_init1 => "F9938E93FF3F59FFFFFFFB7E0107FFFFFFFFFFFFFFFFFFEFBFFFEFFFFFFFFCC2002FFFFFFFFFFFA6C99BFF9BFF3FEDFFFFFFFC3E7C2FFFFFFFFFFFFFFFFF8EF3FF3FB9FFFFFFFF4FFD1FFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFF4FFD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA788FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F9FFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFEFA3FFFFFFFFFFFFFFFE7FFE93FF3F59FFFFFFFFEFFBFFFFFFFFFFFFFFFFFFFFEFBF7FEFFFFFFFFFF007FFFFFF",
	mem_init0 => "FFFFFFFFFE61FF9BFFFFEDFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFCEF3FF3FB9FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7743EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB777BCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB7BDDFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "menu.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e4m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \vg1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \vg1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y61_N30
\vg1|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2) = ( !\vg1|VGA|user_input_translator|Add0~5_sumout\ & ( (\vg1|VGA|valid_160x120~0_combout\ & \vg1|VGA|user_input_translator|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|ALT_INV_valid_160x120~0_combout\,
	datab => \vg1|VGA|user_input_translator|ALT_INV_Add0~1_sumout\,
	dataf => \vg1|VGA|user_input_translator|ALT_INV_Add0~5_sumout\,
	combout => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2));

-- Location: LABCELL_X40_Y61_N36
\vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2) = ( \vg1|VGA|controller|controller_translator|Add1~5_sumout\ & ( !\vg1|VGA|controller|controller_translator|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vg1|VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	dataf => \vg1|VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2));

-- Location: M10K_X49_Y57_N0
\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFAAABFFEBFFABEAFEBFFABEBFEAEAFFFABFEAFFABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFEAAAAFFAAFFABEAFAAFFABEBFEAFAFFFAFFAAFFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFEAFFABFAABFABEAFAABFABEAFEAFAFFFAFFAAFFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAFFEAFAABFABEAFAABFABFAFEAFAAAAAFFAABEAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFEAFFEAFABBFABEAFABBFABFABEAFEAAABFEAEBEBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFEAABFAFABAFABEAFABAFABFEAAAFEBFEBFEBEBEBABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFEBFEAABFAFABEFABEAFABEFABFAAAAFEAFEBFEBEBEBEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFAFABEBABEAFABEBABFAFEAFFAFAFFEBEAAFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFEAFABEBABEAFABEBABEAFEAFFAFAFFABFAAFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFEBFABFAABEAFABFAABEAFEAFFABAFFAFFAAFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFEBFFABFABFAABEAFABFAABEAFEAFFEABFFAFFAAFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFEAAAAFFABFEABEAFABFEABFAAAAFFEABFFAFFABFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFAAAFFFABFEAFEAFABFEAFFEA",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing1:vgadisp1|altsyncram:altsyncram_component|altsyncram_oeo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2),
	portadatain => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y56_N0
\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFF80380F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03E3E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007F803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007F803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00401",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01F9F18F0F3E301FF3E1C7C07FFFFFFFFFFFFFFE00F0F18C061E301FF380C7807FFFFFFFFFFFFFFE3C70718CF60E3F9FF39EC71E7FFFFFFFFFFFFFFE3E30718CFE0E3F9FF39FC63E7FFFFFFFFFFFFFFE3E31718CFE2E3F9FF39FC63E7FFFFFFFFFFFFFFE0731318C3E263F9F0387C67E7FFFFFFFFFFFFFFE0731B18E0E36381E03C1C67E7FFFFFFFFFFFFFFFFF31918F0632381C73E0C67E7FFFFFFFFFFFFFF",
	mem_init0 => "FFE31918FC6323F9CF3F8C63E7FFFFFFFFFFFFFFFFE71C18FE6383F9CF3FCC63E7FFFFFFFFFFFFFFE7C71C18DC6383F9C73B8C71E7FFFFFFFFFFFFFFE00F1E18C0E3C301C0381C7807FFFFFFFFFFFFFFF03F1E38E1E3C701F03C3C7C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing1:vgadisp1|altsyncram:altsyncram_component|altsyncram_oeo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y56_N0
\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0F878F9F1FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFE0000",
	mem_init2 => "000000000000000FFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFE01FFFFF80FFFFFC007FFFFFFFFFFFFFFFFFFFFFE00FFFFF807FFFFC03FFFFFFFFFFFFFFFFFFFFFFE00FFFFF807FFFFC03FFFFFFFFFFFFFFFFFFFFFFF00FFFFF807FFFF803FFFFFFFFFFFFFFFFFFFFFFF003FFFF807FFFF807FFFFFFFFFFFFFFFFFFFFFFF003FFFF807FFFF807FFFFFFFFFFFFFFFFFFFFFFFC03FFFFE0FFFFE007FFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFC01FFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFC07FFFE3FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFC07FFFE3FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFC07FFFE0FFFF003FFFFFFFFFFFFFFFFFFFFFFFFFC01FFFE0FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFE0FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFE01FFF80FFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFF007FF80FFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFF007FF80FFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFF003FF80FFF007FFFFFFFFFFFFFFFFFFFFFFFFFFF003FF80FFF007FFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFF003FF80FFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFC03FF80FFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFE01FF80FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FF80FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFE007F80FFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF807F807F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF803F807F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803F807F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03F807E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007807E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007807E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807807001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80380F00FFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing1:vgadisp1|altsyncram:altsyncram_component|altsyncram_oeo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y54_N0
\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFEAFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEABFFFFFFFFFEFFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEBFFFFFFFFFFEFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFEABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFFFAFFFFFFFEFFFDFFFFFFFFAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1DF5DD5F70B55FFFFEFF5FFF75FFFEA1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "BEA7FDFFFFA3FF7FD6FFFFFF7FFFFA9F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD571EA5777FF0E01F5FFEFFFFFF75FDAADF7FFD557FFD7575FFFDFFF5F7D7FF7577FFFFFFFFFFFFFFFFB96FFF5F5AAAAB5FFEBF5FFDD5F6AFF5FFFDFD7F5FFFFFFFFFFFFFDFFFF55FD7FFFFFFFFFFFFFFFFABFFFFFFFFFEAAAABFB7FDFFFFFAFFFFFFFD57FFFFDF5D7D7FFFFDFFD5F7F55FFFFFFFFFFFFFFFFFAFFFFFFFFAAFFABABFAFFFFFFFEBFFFFFFFFFD555FFFFFD55555555FFFD57F5FFFFFFFFFFFFFFFFFEFFFFFFFFAAAFAFEBFEBFFFFFFAFFFFFFFFFFD555FFFFFD55555555FFFD57F5FFFFFFFFFFFFFFFFFEFFFFFFFFFFEABFFABFAABFFFABFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../about.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|about:vgaabout|altsyncram:altsyncram_component|altsyncram_esn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2),
	portadatain => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y51_N0
\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF01DF8FFFFBF743FFFFFFFFFFFFFFFFFFFFFFFFFF9EC3F1FFE7F0BFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FC3BFFDF1ECFFFFFFFFFFFFF9E6BFFEFFFFFFFB7EF5DFFDFF87FFFFFFFFFFFFF7FABFF3F68FCFFD07427FFFFFB3FFFFFFFFFFFFF7C239FDFEBFB7FE1533FFFFFF1FFFFFFFFFFFFFF9E6BFF1FBDFB7FE808FE20EDEEFFFFFFFFFFFFFFFFEBFF3EB4FCFFE0033C013B12FFFFFFFFFFFFFFFFFFFDEFFFFFFFF00038401F0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00038401F0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84019801401FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9001184040BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE04200E0073FFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFF44920600E7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFF374000070FFFFFFE67F363E27C7FFFBF68FCFFFF0090001E7FFFFFFFFFFFFDE7FCFF9FFFEBFB7FFFD02FF7FC9FFFFFFE6E12BDE7E4FFFF7FBDFB7FFF870FFFDA1FFFFFFFF7FFE3FFFFDBFF3EB4FCFFFFF8D7FF38FFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFF8D7FF38FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC33FF22FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFE05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE02003FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF8F000C7FFFFFFFFFFE6",
	mem_init1 => "7999CE91FF3F68FCFFFFFFFE21C7FFFFFFFFFFFEFFFBFFF79FDFEBFB7FFFFFD3E12FFFFFFFFFFFA64999BF9BFFBFBDFB7FFFFC3E7C2FFFFFFFFFFFFFFFFF8E79FF3EB4FCFFFFFFCFFF1FFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFCFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB883FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE78CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFEFABFFFFFFFFFFFFFFFE7FEE91FF3F68FCFFFFFFEFFFFFFFFFFFFFFFFFFFFFEFF79F3FEBFB7FFFFFF007FFFFFF",
	mem_init0 => "FFFFFFFFFE61EF9BFF5FBDFB7FFFFFF7FFFFFFFFFFFFFFFFFFFFC679FF1EB4FCFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC77436DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB37B6DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB37B55FFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../menu.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|menu:vgamenu|altsyncram:altsyncram_component|altsyncram_8pn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y48_N0
\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFBB56355FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB77B3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB67B39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB74379FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFB80F83CFEE03FF7C1EFE07FE0FF83EFDFC0FFFCFBFEF7DC7EFFBFF7BEEF9",
	mem_init2 => "F7FDF3F39E7DF3EFFFEFBFEE7FC7EFFBFF73FEF3F7FDF9E7CF7DE7EFFFE7BFEE7FD3EFFBFF73FEF7F7FDFDEFEF3DEFEFFFE7BFEE7FD9EFFBFF73FEE7F7FDFCEFEF3DCFEFFFF3BFEE3FD9EFFBE071FEE7F7FDFCEFEF9DCFEFFFF83C0F8FDCEF03CF7C7EE7F7FC1CEFEFC1CFEFFFE7BFEFE3DEEFFB9F7F1EE7F7FFFCEFEF3DCFEFFFEFBFEFF9DE6FFB9F7FCEE7F7FFFCEFEF7DCFEFFFEFBFEFF9DF6FFB9F7FCEF7F7FFFDEFEF7DEFEFFFEFBFEFF9DF0FFB9F7FCEF3F7FFF9EFEF7DE7EFFFE7BFEF7BDF8FFBCF7BDEF9F7FDF3EFEF3DF3EFFFF0380F87DF8E03E07C3EFE07FE0FEFEF81FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../menu.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|menu:vgamenu|altsyncram:altsyncram_component|altsyncram_8pn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y52_N0
\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFBFFFFF9F9E0F9FFFFFFFFFFFFFFFFFFFFFFFFFFFB3FFFFDFCFA73FFFFFFFFFFFFFFFFFFFFFFFFFFFB07FFFCFF01F7FFFFFFFFFFFFFFFFFFFFFFFFFFFBC0FFFCFF0FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFB9833FDFC0FCFFFFFFFFFFFFFFFFFFFFFFFFFFFF89C303DFC2F9FFFFFFFFFFFFFFFFFFFFFFFFFFFF09CF6FDFA6FBFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BCF679F31F38000000007FFFFFFFFFFFFFFFFFF7BCF261F7DF400000000001FFFFFFFFFFFFFFFFE720FB4007BF0000000000001FFFFFFFFFFFFFFFF33C9B47FF3F00000000000001FFFFFFFFFFFFFFF03C8B9FFF7E000000000000001FFFFFFFFFFFFFF03CFBDFF",
	mem_init2 => "E7C000000000000000FFFFFFFFFFFFFF77CFBE000F80000000000000007FFFFFFFFFFFFF764FBFFFFF800000000000000003FFFFFFFFFFFF674FBFFFFF8000000000000000007FFFFFFFFFFE679FBFFFFFC000000000000000001FFFFFFFFFFF2798BFFFFFC0000000000000000007FFFFFFFFFFA79EBFFFFF807FFFFFFF0000000001FFFFFFFFFFF7BFBFFFFF01FFFFFFFFFF000000007FFFFFFFFFF73FBFFFFF0FFFFFFFFFFFFC0000001FFFFFFFFFF87FBFFFFE1FFFFFFFFFFFFFF800001FFFFFFFFFFF7FBFFFFC1FFFFFFFFFFFFFFFF0001FFFFFFFFFFF7F7FFFF82FFFFFFFFFFFFCFFFE0013FFFFFFFFFF7F7FFFF87FFFFFFFFFFFC0FFFFFC23FFFFFFFF",
	mem_init1 => "FF3EFFFFFC7FFFFFFFFFFC0FFFFFE00FFFFFFFFFFFC0FFFFFC7FFC7FFFFFF03FFFFFE03FFFFFFFFFFFFFFFFFFE7FFE3FFFFFC3FFFFFFF7FFFFFFFFFFFFFFFFFFFF3FFF9FFFFF0FFFFFFFFF3FFFFFFFFFFFFFFFFFFF9FC7C7FFFE3FFFFFFFF83FFFFFFFFFFFFFFFFFFFDC07E1FFFC7FFFFFFFF8FFFFFFFFFFFFFFFFFFFFE1FF047FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00F0007C0007FE00FFFFFFFFFFFFFFFFFFFFFFFE3FFFE0703F8003001FFFFFFFFFFFFFFFFFFFFFFCC3FFFFE3E000003F0FFFFFFFFFFFFFFFFFFFFFF9100000E41FF00003FFFFFFFFFFFFFFFFFFFFFFFA7E000421FFE00400FFFFFFFFFFFFFFFFFFFFFFF9FE000739FFE1CC041FFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFF9FEE1866CFFE3C00783FFFFFFFFFFFFFFFFFFFFFBFEF00666FFE3E00FF0FFFE080664639E8199FFF8FEE08C667FE3C30FE00FFCDB3266DB6CD9B9FFF83E01D9C27FE0079F060FFDDF386E9F6C5C39FFF8C70013C93FF007387CE7FF1C3660C36C5D79FFF8738027E89FF80003FCE7FF5F2666D36D1C697FFA7C018DE44300003FF9CFFCDB3666DB6D9E617FFB3FFC31E6307FFFFFE31FFE0C38644644CEF0FFF18C00C3E7860FFFFF833FFFFFFFFFFFFFFFFFFFF0FE020FE1E3C3FFFE0E7FFFFFFFFFFFFFFFFFFFF800003FF8F9E07FC07CFFFFFFFFFFFFFFFFFFFFFE00013FFC3C0E0003F1FFFFFFFFFFFFFFFFFFFFFF00003FFC0F01F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../about.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|about:vgaabout|altsyncram:altsyncram_component|altsyncram_esn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y54_N0
\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFF83FFFFFFFFFF83FFFFFFFFFFC003FFFC400000000FFFFFFFFFFF0DFFFFFFFFFFF7FFFFFE7FFFFFFFFFFFFFFFFFFFCDFFFFFFFFFFF9FFFFFF3FFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFCFFFFFF9FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFE7FFFFF8FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFF8FFFFFCFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFC3FFFFE1FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF07FFFF8FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFF207FF827FFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFBE0001F0FFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFD7801FF83FFF807FFEFFEE248013008FFFFFFFFFCFFFFFFE000000FFFCFFE66CD9B26CDFFFFFFFFFE7",
	mem_init2 => "FFFFFF7FFFFFFFFDFFD70C59B26C3FFFFFFFFFF3FFFFFF3FFFFFFFF9FFD72C59830EBFFFFFFFFFF9FFFFFF3FFFFFFFF3FFB39D19B26E3FFFFFFFFFFCFFFFFF9FFFFFFFCFFFB39C99336F7FFFFFFFFFFE7FFFFE0FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFF1FFFF0E7FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFC3FFF7F1FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFF90000FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB83E218453FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1B3E36869FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5B3EB4868FFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFE4C3E21CE67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3FE7FE67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FE7FC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../about.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|about:vgaabout|altsyncram:altsyncram_component|altsyncram_esn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y52_N0
\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0001FFFFFFFFF000000000279CF34F39E40000000001FFFFFFFFF000000000279CF34F39E40000000001FFFFFFFFF000000000273E734E7CE40000000001FFFFFFFFF000000000273E734E7CE40000000001FFFFFFFFF000000000267E334CFC640000000001FFFFFFFFF000000000267F334CFE640000000001FFFFFFFFF000000000267F334CFE640000000001FFFFFFFFF00000000024FF9349FF240000000001FFFFFFFFF00000000020FF8341FF040000000001FFFFFFFFF00000000021FF8343FF040000000001FFFFFFFFF00000000021FFC343FF840000000001FFFFFFFFF0000000003FFFFF7FFFFC0000000001FFFFFFFFF0000000003FFFFF7FFF",
	mem_init2 => "FC0000000001FFFFFFFFF0000000003FFFFF7FFFFC0000000001FFFFFFFFF0000000003FFFFF7FFFFC0000000001FFFFFFFFF0000000003FFFFF7FFFFC0000000001FFFFFFFFF0000000003FFFFF7FFFFC0000000001FFFFFFFFF0000000003FFFFF7FFFFC0000000001FFFFFFFFF0000000003FFFFF7FFFFC0000000001FFFFFFFFF0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F801F8",
	mem_init1 => "1FF003CFE7E7CFE3FFFFFFFFFFFFFFFFF1F801E00FF003CFC7E7CFE3FFFFFFFFFFFFFFFFF1FFF9E7CFFFF3CFC3E7CFE3FFFFFFFFFFFFFFFFF1FFF9CFFFFFF3CF83E7CFE3FFFFFFFFFFFFFFFFF1FFF9CFFFFFF3CF93E7CFE3FFFFFFFFFFFFFFFFF1FFF9CFFFFFF3CF91E7CFE3FFFFFFFFFFFFFFFFF1FFF9C7FFFFF3CF39E7CFE3FFFFFFFFFFFFFFFFF1FFF9E1FFFFF3CF39E7CFE3FFFFFFFFFFFFFFFFF1FC01F07FF803CE7CE7CFE3FFFFFFFFFFFFFFFFF1FC01FC3FF803CE7CE7CFE3FFFFFFFFFFFFFFFFF1FFF9FF1FFFF3CCFC67CFE3FFFFFFFFFFFFFFFFF1FFF9FF9FFFF3CCFE67CFE3FFFFFFFFFFFFFFFFF1FFF9FF8FFFF3CCFE67CFE3FFFFFFFFFFFFFFFF",
	mem_init0 => "F1FFF9FF9FFFF3C9FF27CFE3FFFFFFFFFFFFFFFFF1FFF9EF9FFFF3C1FF07CFE3FFFFFFFFFFFFFFFE000801E01FF003C3FF07CC001FFFFFFFFFFFFFFE000801F07FF003C3FF87CC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../timeset.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|timeset:vgatimeset|altsyncram:altsyncram_component|altsyncram_e3o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y58_N0
\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFEFBD7BAFFFFFFFFFFFFE77706DFFFFC6EE0DBFFFF1BB836FFFFFFFFFFFEFE7FFFFFFFDFCFFFFFFFF7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFC1FFFFFFFFF07FFFFFFFFFFFFFFFFC00FFFFFFFF3E3FFFFFFFC00FFFFFFFFFFFFFFFF8007FFFF",
	mem_init2 => "FFEFFDFFFFFFF8007FFFFFFFFFFFFFFF0001FFFFFFDFFE7FFFFFF0001FFFFFFFFFFFFFFE0001FFFFFFBFFF7FFFFFE0001FFFFFFFFFFFFFFC0000FFFFFF7FFFBFFFFFC0000FFFFFFFFFFFFFFC0000FFFFFF7FFFBFFFFFC0000FFFFFFFFFFFFFF800007FFFFEFFFFDFFFFF800007FFFFFFFFFFFFF800007FFFFEFFFFDFFFFF800007FFFFFFFFFFFFF800007FFFFEFFFFDFFFFF800007FFFFFFFFFFFFF800007FFFFEFFFFDFFFFF800007FFFFFFFFFFFFF800007FFFFEFFFFDFFFFF800007FFFFFFFFFFFFFC0000FFFFFF7FFFBFFFFFC0000FFFFFFFFFFFFFFC0000FFFFFF7FFFBFFFFFC0000FFFFFFFFFFFFFFE0001FFFFFFBFFF7FFFFFE0001FFFFFFFFFFFFFFF",
	mem_init1 => "0001FFFFFFDFFF7FFFFFF0001FFFFFFFFFFFFFFF0003FFFFFFCFFCFFFFFFF0003FFFFFFFFFFFFFFFC00FFFFFFFF3F3FFFFFFFC00FFFFFFFFFFFFFFFFF03FFFFFFFFC0FFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFFFFFFF0000000003FFFFF7FFFFC0000000001FFFFFFFFF0000000003FFFFF7FFFFC0000000001FFFFFFFFF0000000003FFFFF7FFFFC0000000001FFFFFFFFF0000000003FFFFF7FFFFC0000000001FFFFFFFFF0000000003FFFFF7FFFFC0000000001FFFFFFFFF00000000027F3F34FE7E40000000001FFFFFFFFF00000000027E3F34FC7E40000000001FFFFFFFFF00000000027E1F34FC3E40000000001FFFFFFFFF00000000027C1F34F83E40000000001FFFFFFFFF00000000027C9F34F93E40000000001FFFFFFFFF00000000027C8F34F91E4000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../timeset.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|timeset:vgatimeset|altsyncram:altsyncram_component|altsyncram_e3o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y55_N0
\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DFF888CFFFE337B9BCDDC9BFDBBFFFF7F7EFEFDFDFF8888FFFDB37B9BCDDC8BFFBBFFFF7F7EFEFDFDFF8889FFFDB37B9BCDDC8BFDBFFFFF7F7EFEFDFDFFFFFFFFFC3839C1063C6BFD8FFFFF7F7EFEFDFDFFFFFFFFFBFFFFFFFFFC63FFBBFFFF7F7EFEFDFDFFFFFFFFFFFFFBFFFFFC63FF9BFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFF8F1FFC7FFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FF83FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFEFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFEFFFDFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFDFFEFFFBFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFDFFEFFFBFFFFFFFFFFFC2184461C386381FFFFFDDFFEFFFFFFFFFFFFFFFE7D366FD9B3773BFFFFFDDFFE3FFB7FFFFFFFFFFE60866E0BB8777BFFFFFE3FFEFFF8FFFFFFFFFFFE6D266ED9B2777BFFFFFFFFFFFFFFFFFFFFFFFFF83187071C18737BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFF73BFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "81FFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFE1871E311C3FFFFF007E00FC01FFFFFFFFFFFFFFFD36EDD9939FFFFF007E00FC01FFFFFFFFFFFFFFE086EDD99F9FFFFF7F7EFEFDFDFFFFFFFFFFFFFFED26EDD99FCFFFFF7F7EFEFDFDFFFFFFFFFFFFFFF1871E3C1FCFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFF939FFFFF7F7EFEFDFDFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFF9B9FFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFF983FFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../setdispenser.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|setdispenser:vgadispenser|altsyncram:altsyncram_component|altsyncram_cko1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y50_N0
\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFE00FFFFFFFFFFFFFFFFFFF9E78FC3FFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFD9A787D3FFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFE9276373FFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFE0402101FFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4462230F380FDC7FFFFFFFFFFFFFFFFFFFFFFFFC66F737EEBB9FDBBFFFFFFFFFFFFFFFFFFFFFFFFB66F73706979FFBBFFFFFFFFFFFFFFFFFFFFFFFFB66F7",
	mem_init1 => "376D9E9FD9FFFFFE1FFEFFF87FFFFFFFFFF8707383888E1FDC3FFFFDDFFEFFF7FFFFFFFFFFF7FFFFFFFFFE9FFFBFFFFDFFFC1FF7FFFFFFFFFFFFFFF7FFFFFB9FFFBFFFFDFFFEDFF7FFFFFFFFFFFFFFFFFFFFF80FF83FFFFE3FFEFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEBFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFE7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFEFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88E3C6230847108FDDFFFFF007E00FC01FFFFFFFCDDDBB379F73B9DFDDFFFFF007E00FC01FFFFFFF",
	mem_init0 => "CDDDBB379833B81FF01FFFF007E00FC01FFFFFFFCDDDBB379B73BDBFDD9FFFF007E00FC01FFFFFFFE0E3C7820C611CBFDDBFFFF007E00FC01FFFFFFFFFFFFFFFFFF3BC3FFC7FFFF007E00FC01FFFFFFFFFFFFFFFFFF7BE7FFCFFFFF007E00FC01FFFFFFFFFFFFFFFFFFC7E7FFDFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFF27CFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFE238FFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFE0B9FFFC1FFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFC899FFF9BFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFC898FFFE223111863851FDC7FFFF7F7EFEFDF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../setdispenser.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|setdispenser:vgadispenser|altsyncram:altsyncram_component|altsyncram_cko1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y53_N0
\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFD7FFFFFFFFFFFFFFFF7FFF5FFFFFFFFFFFFFFFF7ABF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "7FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55F7FF7D57DF7FFFFFFFFD57DFFDF55F7DFFFFFFFFF57DFFDF55F7DFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FF7FF7DF7FFFFFFFFFF7DFFDFFDF7DFFFFFFEA8AADFFDFFDF7DFFFFFFFFFFFFFFFFFFFFFFFFFDFF2AF2AA2F23AAABFFFFFFFDFFDFFDFDDFFFFFFEA8AADFFDFFDFDDFFFFFFFFFFFFFFFFFFFFFFFFFDFF6BF6B43F87BFAFFFFFF7FDFFDFD5FF5FFFFFFEAA02DFFDFD5FF5FFFFFFFFFFFFFFFFFFFFFFFFFDFF6BDCBF2EB6FFAFFFFFDFFDFF77FDFFDFFFFFFEA8AADFF77FDFFDFFFFFFFFFFFFFFFFFFFFFFFFFDDF6BDCBF6A77FBAFFFFFDFFDFF77FDFDDF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../setdispenser.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|setdispenser:vgadispenser|altsyncram:altsyncram_component|altsyncram_cko1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2),
	portadatain => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y49_N0
\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FF8FFEDFFFFFFFFE3180833180F182181FFFFF8FFFBFFE3FFFFFFFFF1BB9BB1BB9FBBB33BFFFFFFFFFFFFFFFFFFFFFFF8B793D1B79FB3D37BFFFFFFFFFFFFFFFFFFFFFFF83E98F0BE9838F37BFFFFC01F803F007FFFFFFFF3BE1C30BE1BBC337BFFFFC01F803F007FFFFFFFF3BE9B323E93BB337BFFFFC01F803F007FFFFFFFF3BB9BB33B9BBBB33BFFFFC01F803F007FFFFFFFF81808611808186181FFFFC01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
	mem_init2 => "01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F803F007F9CF07FFFFFFFFFFFFFFFFFFFFFFFC01F803F007F8CF77FFFFFFFFFFFFFFFFFFFFFFFC01F803F007F8867BFFFFFFFFFFFFFFFFFFFFFFFC01F803F007F2271FFFFFFFFF870107FFFFFFFFFDFDFBFBF7F7F66787FFFFFFFFCF7377FFFFFFFFFDFDFBFBF7F7F77367FFFFFFFFCEF27BFFFFFFFFFDFDFBFBF7F7E73377FFFFFFFFCFD31FFFFFFFFFFDFDFBFBF7F7E6210FFFFFFFFFCFC387FFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFECDD367FFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFF497377FFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFF03010FFFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00705CC3007E1C161E01FC0418707CC20C2090FF00601C43007E18061C01F80418603C420C2090FF3CC79C7",
	mem_init0 => "73CFF31E738E7F9CE3CE73C771E7199FE6CC3DC366CFF30F739E7F3CF01EF3C3780F109FFE0E07C37E0F0381F39E7FFCF01EF3C3780F149FFE0F01D17E0E03C0739E7FFCF9BEF3D17CDF149FFECEE1D87ECC73B8739E7FFCF83EF3D87C1F061FF3CE39D873CC738E738E7FFCF83EF3D87C1F061FF00601843006018061C01FF87C7860843E3E0E0FF8070384380701C0E1E01FF87C7860843E3E0F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../manual.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|manual:vgamanual|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y50_N0
\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFF803FFFFF9CF07FFBB3EF3E1EFCF3C7E1FFFFFFFF803FFFFF8CF77FF3B9CB359CECD3C3E9FFFFFFFF803FFFFF8867BFFBB9CD25DDF493B1B9FFFFFFFF803FFFFF2271FFF81C1C0C39F0201080FFFFFFFF803FFFFF66787FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFF77367FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFE73377FFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFE6210FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF18C04198C078C10C0FFFFFFFFFFFFFFFFFFFFFFF8DDCDD8DDCFDDD99DFFFFFFFFFFFFFFFFFFFFFFFC5BC9E8DBCFD9E9BDFFFFFFFFC1FFFFFFFFFFFFFC1F4C785F4C1C79BDFFFFFFFF003FFFFFFFFFFFF9DF0E1",
	mem_init1 => "85F0DDE19BDFFFFFFFE001FFFFFFFFFFFF9DF4D991F49DD99BDFFFFFFFC000FFFFFFFFFFFF9DDCDD99DCDDDD99DFFFFFFF80F07FFF0E0023FFC0C04308C040C30C0FFFFFFF81B07FFF9EE673FFFFFFFFFFFFFFFFFFFFFFFFFF03103FFF9DE733FFFFFFFFFFFFFFFFFFFFFFFFFF01803FFF9FA783FFFFFFFFFFFFFFFFFFFFFFFFFF01C03FFF0F8783FFFFFFFFFFFFFFFFFFFFFFFFFF01903FFF4FA7B3FFFFFFFFFFFFFFFFFFFFFFFFFF01903FFEE6E773FFFFFFFFFFFFFFFFFFFFFFFFFF80E07FFC420223FFFFFFC3188461C1FFFFFFFFFF80007FFFFFFFFFFFFFFFE78DCEF3DDFFFFFFFFFFC000FFFFFFFFFFFFFFFFE7C5C0F39EFFFFFFFFFFE001FFFFFFFFFF",
	mem_init0 => "FFFFFFE7C1EDF3C7FFFFFFFFFFF003FFFFFFFFFFFFFFFFE79DE5F3E1FFFFFFFFFFFC0FFFFFFFFFFFFFFFFF669DE1B359FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA49DF3D25DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81C0F3C0C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFE0FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFBFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFBFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFBFFE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../manual.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|manual:vgamanual|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y53_N54
\vg1|colour[1]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[1]~20_combout\ = ( \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a7\ & ( \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( (\vg1|colour[2]~0_combout\ & 
-- (((\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) # (\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1)))) ) ) ) # ( 
-- !\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a7\ & ( \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( (\vg1|colour[2]~0_combout\ & (!\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) 
-- & ((\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))) ) ) ) # ( \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a7\ & ( 
-- !\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( (\vg1|colour[2]~0_combout\ & (((\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & 
-- !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1)))) ) ) ) # ( !\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a7\ & ( 
-- !\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( (\vg1|colour[2]~0_combout\ & (!\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000101010001000100000100010001000001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_colour[2]~0_combout\,
	datab => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datac => \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datad => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\,
	dataf => \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	combout => \vg1|colour[1]~20_combout\);

-- Location: LABCELL_X22_Y53_N48
\vg1|colour[1]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[1]~21_combout\ = ( \vg1|colour[2]~2_combout\ & ( \vg1|colour[1]~20_combout\ & ( (!\vg1|colour[2]~3_combout\ & ((\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7~portadataout\))) # (\vg1|colour[2]~3_combout\ & 
-- (\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4~portadataout\)) ) ) ) # ( !\vg1|colour[2]~2_combout\ & ( \vg1|colour[1]~20_combout\ & ( (!\vg1|colour[2]~3_combout\) # 
-- (\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1~portadataout\) ) ) ) # ( \vg1|colour[2]~2_combout\ & ( !\vg1|colour[1]~20_combout\ & ( (!\vg1|colour[2]~3_combout\ & 
-- ((\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a7~portadataout\))) # (\vg1|colour[2]~3_combout\ & (\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a4~portadataout\)) ) ) ) # ( !\vg1|colour[2]~2_combout\ & ( 
-- !\vg1|colour[1]~20_combout\ & ( (\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & \vg1|colour[2]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datab => \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datac => \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datad => \vg1|ALT_INV_colour[2]~3_combout\,
	datae => \vg1|ALT_INV_colour[2]~2_combout\,
	dataf => \vg1|ALT_INV_colour[1]~20_combout\,
	combout => \vg1|colour[1]~21_combout\);

-- Location: LABCELL_X22_Y53_N30
\vg1|colour[1]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[1]~22_combout\ = ( \vg1|colour[2]~6_combout\ & ( \vg1|colour[2]~5_combout\ & ( \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a4~portadataout\ ) ) ) # ( !\vg1|colour[2]~6_combout\ & ( \vg1|colour[2]~5_combout\ & ( 
-- \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a7\ ) ) ) # ( \vg1|colour[2]~6_combout\ & ( !\vg1|colour[2]~5_combout\ & ( \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a1~portadataout\ ) ) ) # ( !\vg1|colour[2]~6_combout\ & 
-- ( !\vg1|colour[2]~5_combout\ & ( \vg1|colour[1]~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datab => \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datac => \vg1|ALT_INV_colour[1]~21_combout\,
	datad => \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\,
	datae => \vg1|ALT_INV_colour[2]~6_combout\,
	dataf => \vg1|ALT_INV_colour[2]~5_combout\,
	combout => \vg1|colour[1]~22_combout\);

-- Location: LABCELL_X23_Y53_N6
\vg1|colour[1]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[1]~23_combout\ = ( \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( \vg1|colour[1]~22_combout\ & ( (!\vg1|colour[2]~9_combout\) # ((!\vg1|colour[2]~8_combout\ & 
-- ((\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1~portadataout\))) # (\vg1|colour[2]~8_combout\ & (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) ) ) ) # ( 
-- !\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( \vg1|colour[1]~22_combout\ & ( (!\vg1|colour[2]~8_combout\ & (((!\vg1|colour[2]~9_combout\) # 
-- (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))) # (\vg1|colour[2]~8_combout\ & (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & (\vg1|colour[2]~9_combout\))) ) ) ) # ( 
-- \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( !\vg1|colour[1]~22_combout\ & ( (!\vg1|colour[2]~8_combout\ & (((\vg1|colour[2]~9_combout\ & \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))) 
-- # (\vg1|colour[2]~8_combout\ & (((!\vg1|colour[2]~9_combout\)) # (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) ) ) ) # ( !\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- !\vg1|colour[1]~22_combout\ & ( (\vg1|colour[2]~9_combout\ & ((!\vg1|colour[2]~8_combout\ & ((\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a1~portadataout\))) # (\vg1|colour[2]~8_combout\ & 
-- (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a4~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datab => \vg1|ALT_INV_colour[2]~8_combout\,
	datac => \vg1|ALT_INV_colour[2]~9_combout\,
	datad => \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datae => \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	dataf => \vg1|ALT_INV_colour[1]~22_combout\,
	combout => \vg1|colour[1]~23_combout\);

-- Location: MLABCELL_X39_Y53_N36
\vg1|colour[1]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[1]~24_combout\ = ( \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( \vg1|colour[1]~23_combout\ & ( (!\vg1|colour[2]~11_combout\) # ((!\vg1|colour[2]~12_combout\ & 
-- (\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a7\)) # (\vg1|colour[2]~12_combout\ & ((\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4~portadataout\)))) ) ) ) # ( 
-- !\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( \vg1|colour[1]~23_combout\ & ( (!\vg1|colour[2]~12_combout\ & (((!\vg1|colour[2]~11_combout\)) # (\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a7\))) # 
-- (\vg1|colour[2]~12_combout\ & (((\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & \vg1|colour[2]~11_combout\)))) ) ) ) # ( \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- !\vg1|colour[1]~23_combout\ & ( (!\vg1|colour[2]~12_combout\ & (\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a7\ & ((\vg1|colour[2]~11_combout\)))) # (\vg1|colour[2]~12_combout\ & (((!\vg1|colour[2]~11_combout\) # 
-- (\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4~portadataout\)))) ) ) ) # ( !\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( !\vg1|colour[1]~23_combout\ & ( (\vg1|colour[2]~11_combout\ & 
-- ((!\vg1|colour[2]~12_combout\ & (\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a7\)) # (\vg1|colour[2]~12_combout\ & ((\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a4~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\,
	datab => \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datac => \vg1|ALT_INV_colour[2]~12_combout\,
	datad => \vg1|ALT_INV_colour[2]~11_combout\,
	datae => \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	dataf => \vg1|ALT_INV_colour[1]~23_combout\,
	combout => \vg1|colour[1]~24_combout\);

-- Location: M10K_X49_Y56_N0
\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01F9F18F0F3E301FF3E1C7C07FFFFFFFFFFFFFFE00F0F18C061E301FF380C7807FFFFFFFFFFFFFFE3C70718CF60E3F9FF39EC71E7FFFFFFFFFFFFFFE3E30718CFE0E3F9FF39FC63E7FFFFFFFFFFFFFFE3E31718CFE2E3F9FF39FC63E7FFFFFFFFFFFFFFE0731318C3E263F9F0387C67E7FFFFFFFFFFFFFFE0731B18E0E36381E03C1C67E7FFFFFFFFFFFFFFFFF31918F0632381C73E0C67E7FFFFFFFFFFFFFF",
	mem_init0 => "FFE31918FC6323F9CF3F8C63E7FFFFFFFFFFFFFFFFE71C18FE6383F9CF3FCC63E7FFFFFFFFFFFFFFE7C71C18DC6383F9C73B8C71E7FFFFFFFFFFFFFFE00F1E18C0E3C301C0381C7807FFFFFFFFFFFFFFF03F1E38E1E3C701F03C3C7C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing2:vgadisp2|altsyncram:altsyncram_component|altsyncram_peo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y52_N0
\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing2:vgadisp2|altsyncram:altsyncram_component|altsyncram_peo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y57_N48
\vg1|colour[1]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[1]~25_combout\ = ( \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( \vg1|colour[2]~14_combout\ & ( (\vg1|colour[2]~15_combout\) # (\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a7\) ) ) ) # ( 
-- !\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( \vg1|colour[2]~14_combout\ & ( (\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a7\ & !\vg1|colour[2]~15_combout\) ) ) ) # ( 
-- \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( !\vg1|colour[2]~14_combout\ & ( (!\vg1|colour[2]~15_combout\ & (\vg1|colour[1]~24_combout\)) # (\vg1|colour[2]~15_combout\ & 
-- ((\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1~portadataout\))) ) ) ) # ( !\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( !\vg1|colour[2]~14_combout\ & ( (!\vg1|colour[2]~15_combout\ & 
-- (\vg1|colour[1]~24_combout\)) # (\vg1|colour[2]~15_combout\ & ((\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a1~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_colour[1]~24_combout\,
	datab => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\,
	datac => \vg1|ALT_INV_colour[2]~15_combout\,
	datad => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datae => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	dataf => \vg1|ALT_INV_colour[2]~14_combout\,
	combout => \vg1|colour[1]~25_combout\);

-- Location: LABCELL_X40_Y57_N45
\vg1|colour[1]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[1]~26_combout\ = ( \vg1|colour[2]~18_combout\ & ( \vg1|colour[1]~25_combout\ & ( (!\vg1|colour[2]~17_combout\ & (\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) # (\vg1|colour[2]~17_combout\ & 
-- ((\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) ) ) ) # ( !\vg1|colour[2]~18_combout\ & ( \vg1|colour[1]~25_combout\ & ( (!\vg1|colour[2]~17_combout\) # 
-- (\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7~portadataout\) ) ) ) # ( \vg1|colour[2]~18_combout\ & ( !\vg1|colour[1]~25_combout\ & ( (!\vg1|colour[2]~17_combout\ & 
-- (\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) # (\vg1|colour[2]~17_combout\ & ((\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) ) ) ) # ( !\vg1|colour[2]~18_combout\ & ( 
-- !\vg1|colour[1]~25_combout\ & ( (\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & \vg1|colour[2]~17_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datab => \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datac => \vg1|ALT_INV_colour[2]~17_combout\,
	datad => \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datae => \vg1|ALT_INV_colour[2]~18_combout\,
	dataf => \vg1|ALT_INV_colour[1]~25_combout\,
	combout => \vg1|colour[1]~26_combout\);

-- Location: M10K_X41_Y61_N0
\vg1|VGA|VideoMemory|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFDFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CD2EC2F30D00FFFFFFF0FFFB0DFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFB5EFFFFFBFFBFCBFDFFFFBFF7FFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC030FF2BB3FF0F00F0FFFFDFFFF30FCFFEFBFFC003FFC3030DFFCFFF0F3435F3013FFFFFFFFFFFFFFFFFCBFFD2F2FFFFD0FFFFF0FFEE0F3FFFAFFFC5C3D0FFF7FFFFFFFFF4FFFF00543FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFCFFFFFFFFFFFFFC01FDFF4F0C343FFFFCFDC0D3F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF40005FFFF400000000FFF40350FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF40005FFFF400000000FFF40350FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "menu.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e4m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	ena1 => \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2),
	portadatain => \vg1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \vg1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y61_N48
\vg1|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2) = ( !\vg1|VGA|user_input_translator|Add0~5_sumout\ & ( (\vg1|VGA|valid_160x120~0_combout\ & !\vg1|VGA|user_input_translator|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vg1|VGA|ALT_INV_valid_160x120~0_combout\,
	datad => \vg1|VGA|user_input_translator|ALT_INV_Add0~1_sumout\,
	dataf => \vg1|VGA|user_input_translator|ALT_INV_Add0~5_sumout\,
	combout => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2));

-- Location: LABCELL_X40_Y61_N51
\vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2) = ( !\vg1|VGA|controller|controller_translator|Add1~1_sumout\ & ( !\vg1|VGA|controller|controller_translator|Add1~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vg1|VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	dataf => \vg1|VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	combout => \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2));

-- Location: M10K_X41_Y60_N0
\vg1|VGA|VideoMemory|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFBD43F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD7BB5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE7B79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE4379FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F380F83CFCE03FE7C1CFC07FE0FF83CF9F80FFFCF3FCE79CFCFF3FE73CCF9",
	mem_init2 => "E7F9F3E79E79F3CFFFCF3FCEFFC7CFF3FE77FCF7E7F9F9EFCE79EFCFFFEF3FCEFFD3CFF3FE77FCE7E7F9F9EFCF79CFCFFFE73FCEFFD3CFF3FE77FCE7E7F9FDCFCF39CFCFFFF33FCE3FD9CFF3E071FCEFE7F9FCCFCF99DFCFFFF0380F0FDDCE03CE787CEFE7F83CCFCF81DFCFFFE73FCFC3DCCFF39E7E1CEFE7FFFCCFCF39DFCFFFCF3FCFF3DE4FF3BE7F9CE7E7FFFDCFCE79CFCFFFCF3FCFF9DE4FF3BE7FCCE7E7FFF9CFCE79CFCFFFCF3FCFFBDF0FF39E7FDCF3E7FFFBCFCE79E7CFFFE73FCEF3DF8FF39E779CF9E7F9F3CFCF39F3CFFFF0380F07DF8E03E0783CFC07FC0FCFCF81F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "menu.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e4m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \vg1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \vg1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: FF_X40_Y61_N25
\vg1|VGA|VideoMemory|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \vg1|VGA|controller|controller_translator|Add1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|VideoMemory|auto_generated|address_reg_b\(0));

-- Location: FF_X40_Y61_N41
\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \vg1|VGA|VideoMemory|auto_generated|address_reg_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(0));

-- Location: LABCELL_X40_Y61_N30
\vg1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\ = ( \vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- (\vg1|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\)) # (\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\vg1|VGA|VideoMemory|auto_generated|ram_block1a8\))) ) ) # ( !\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( 
-- (!\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\vg1|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\))) # (\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\vg1|VGA|VideoMemory|auto_generated|ram_block1a8\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datac => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\,
	datad => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	dataf => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	combout => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\);

-- Location: M10K_X49_Y60_N0
\vg1|VGA|VideoMemory|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFBB56355FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB77B3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB67B39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB74379FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFB80F83CFEE03FF7C1EFE07FE0FF83EFDFC0FFFCFBFEF7DC7EFFBFF7BEEF9",
	mem_init2 => "F7FDF3F39E7DF3EFFFEFBFEE7FC7EFFBFF73FEF3F7FDF9E7CF7DE7EFFFE7BFEE7FD3EFFBFF73FEF7F7FDFDEFEF3DEFEFFFE7BFEE7FD9EFFBFF73FEE7F7FDFCEFEF3DCFEFFFF3BFEE3FD9EFFBE071FEE7F7FDFCEFEF9DCFEFFFF83C0F8FDCEF03CF7C7EE7F7FC1CEFEFC1CFEFFFE7BFEFE3DEEFFB9F7F1EE7F7FFFCEFEF3DCFEFFFEFBFEFF9DE6FFB9F7FCEE7F7FFFCEFEF7DCFEFFFEFBFEFF9DF6FFB9F7FCEF7F7FFFDEFEF7DEFEFFFEFBFEFF9DF0FFB9F7FCEF3F7FFF9EFEF7DE7EFFFE7BFEF7BDF8FFBCF7BDEF9F7FDF3EFEF3DF3EFFFF0380F87DF8E03E07C3EFE07FE0FEFEF81FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "menu.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e4m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \vg1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \vg1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y61_N0
\vg1|VGA|VideoMemory|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF01DF8FFFFBF743FFFFFFFFFFFFFFFFFFFFFFFFFF9EC3F1FFE7F0BFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FC3BFFDF1ECFFFFFFFFFFFFF9E6BFFEFFFFFFFB7EF5DFFDFF87FFFFFFFFFFFFF7FABFF3F68FCFFD07427FFFFFB3FFFFFFFFFFFFF7C239FDFEBFB7FE1533FFFFFF1FFFFFFFFFFFFFF9E6BFF1FBDFB7FE808FE20EDEEFFFFFFFFFFFFFFFFEBFF3EB4FCFFE0033C013B12FFFFFFFFFFFFFFFFFFFDEFFFFFFFF00038401F0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00038401F0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84019801401FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9001184040BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE04200E0073FFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFF44920600E7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFF374000070FFFFFFE67F363E27C7FFFBF68FCFFFF0090001E7FFFFFFFFFFFFDE7FCFF9FFFEBFB7FFFD02FF7FC9FFFFFFE6E12BDE7E4FFFF7FBDFB7FFF870FFFDA1FFFFFFFF7FFE3FFFFDBFF3EB4FCFFFFF8D7FF38FFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFF8D7FF38FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC33FF22FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFE05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE02003FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF8F000C7FFFFFFFFFFE6",
	mem_init1 => "7999CE91FF3F68FCFFFFFFFE21C7FFFFFFFFFFFEFFFBFFF79FDFEBFB7FFFFFD3E12FFFFFFFFFFFA64999BF9BFFBFBDFB7FFFFC3E7C2FFFFFFFFFFFFFFFFF8E79FF3EB4FCFFFFFFCFFF1FFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFCFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB883FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE78CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFEFABFFFFFFFFFFFFFFFE7FEE91FF3F68FCFFFFFFEFFFFFFFFFFFFFFFFFFFFFEFF79F3FEBFB7FFFFFF007FFFFFF",
	mem_init0 => "FFFFFFFFFE61EF9BFF5FBDFB7FFFFFF7FFFFFFFFFFFFFFFFFFFFC679FF1EB4FCFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC77436DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB37B6DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB37B55FFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "menu.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e4m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \vg1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \vg1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y61_N54
\vg1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\ = ( \vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- ((\vg1|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\))) # (\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\vg1|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\)) ) ) # ( 
-- !\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\vg1|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\)) # (\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- ((\vg1|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datab => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datac => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datad => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	dataf => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	combout => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\);

-- Location: M10K_X38_Y54_N0
\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FC7CF8F1FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFE0000",
	mem_init2 => "000000000000000FFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFE01FFFFF80FFFFFC007FFFFFFFFFFFFFFFFFFFFFE00FFFFF807FFFFC03FFFFFFFFFFFFFFFFFFFFFFE00FFFFF807FFFFC03FFFFFFFFFFFFFFFFFFFFFFF00FFFFF807FFFF803FFFFFFFFFFFFFFFFFFFFFFF003FFFF807FFFF807FFFFFFFFFFFFFFFFFFFFFFF003FFFF807FFFF807FFFFFFFFFFFFFFFFFFFFFFFC03FFFFE0FFFFE007FFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFC01FFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFC07FFFE3FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFC07FFFE3FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFC07FFFE0FFFF003FFFFFFFFFFFFFFFFFFFFFFFFFC01FFFE0FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFE0FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFE01FFF80FFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFF007FF80FFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFF007FF80FFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFF003FF80FFF007FFFFFFFFFFFFFFFFFFFFFFFFFFF003FF80FFF007FFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFF003FF80FFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFC03FF80FFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFE01FF80FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FF80FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFE007F80FFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF807F807F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF803F807F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803F807F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03F807E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007807E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007807E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807807001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80380F00FFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing1:vgadisp1|altsyncram:altsyncram_component|altsyncram_oeo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y57_N0
\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0F87CF8F1FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing2:vgadisp2|altsyncram:altsyncram_component|altsyncram_peo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y54_N0
\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F8F9CF071F380FF1E0E7E03FFFFFFFFFFFFFFF0078F9CE031F380FF1C067803FFFFFFFFFFFFFFF3C7879CC730F3F8FF18E671E3FFFFFFFFFFFFFFF3E3979CCFF2F3F8FF19FE73E3FFFFFFFFFFFFFFF3F3939CC7F273F8FF18FE63E3FFFFFFFFFFFFFFF073939CC3F273F8F0187E63E3FFFFFFFFFFFFFFF073999CE0F33380E01C1E63E3FFFFFFFFFFFFFFFFF3999CF0733380C71E0E63E3FFFFFFFFFFFFFF",
	mem_init0 => "FFF39C9CFC7393F8C71F8E63E3FFFFFFFFFFFFFFFFE39C9CFE7393F8C71FCE73E3FFFFFFFFFFFFFFF7C79E1CEE73C3F8C71DCE71E3FFFFFFFFFFFFFFF00F9E1CE073C380E01C0E7803FFFFFFFFFFFFFFF81F9E1CE0F3C380F01C1E7E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing2:vgadisp2|altsyncram:altsyncram_component|altsyncram_peo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y55_N0
\vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAFFEAABFFEAFFEBEAFEAFFEBEAFEAEAFFFABFEAFFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAFFAAAABFEABFEBEAFEABFEBEAFEAFABFFABFAABFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAFFAFFAAFEABFEBEAFEABFEBEAFEAFABFFABFAABFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFEAFEABFEBEAFEABFEBFABEAFAAAAAFFAABFAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAFFAFFFAFEBAFE3EA7EBAFEBFABEAFEAAAAFFAEBEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDD5575CA5F003503EBAFEBC2FE3876BFE0AAFEAFEAFEAEAEBEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDD",
	mem_init0 => "FFF7E0FFAAB7AB6BE3EB6AFE3EBEBF8A2AFEAFEBFEAEAEBEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5557F5E25FF5750343EBEB6AFE3C3C3F8B6AFD052BFC35249EA5FFF5F757DF7557FFFFFFFFFFFFFFFFFD7FEA5F5FFFAF43FAEB42FC9D26BEA5EAFD292D5EBF2ABEAFFFFF5FFFF555D7FFFFFFFFFFFFFFFFFFFFEAFFFFFEAFEBFAA3EA7EBFAABEAFEAFD01ADFA1F08742FFFFDFDD5D7F55FFFFFFFFFFFFFFFFFFFFFEAFFBFFABFEBFAABEAFEBFAABEABEAFDE80550BFAA550155555FFFD5755FFFFFFFFFFFFFFFFFFFFFEAFFAAAABFEBFEABEAFEBFEABFAAAAFDE81550BFAA550155555FFFD5755FFFFFFFFFFFFFFFFFFFFFEAFFAAABFFEBFEABEAFEBFEABFEA",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing2:vgadisp2|altsyncram:altsyncram_component|altsyncram_peo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2),
	portadatain => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y50_N0
\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF01DF0FFFFB9703FFFFFFFFFFFFEFFFFFFFFFFFFF18C3E077C7F037FFFFFFFFFFFFEFFFFFFFFFFFFF80FC39EFDF1ECFFFFFFFFFFFFF8A6DFDF7FFFFFF91E7581E1FF03FFFFFFFFFFFFFABADFF1F6CFCFFC07027FFFF993FFFFFFFFFFFFFAA21DF5FEBFB7FE14037FFEFF17FFFFFFFFFFFFF8A6DFF9FB4FB7FE808B620E18EFFFFFFFFFFFFFFFBEDFF9FD4FCFFE00038002A12FFFFFFFFFFFFFFFFFFFDF7FFFFFFF00018401E0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00018401E0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84011801401FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001180040BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80400060013FFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFE4410060067FFFFFFFFFFFFFFFFFFFDF7FFFFFFFF334000030FFFFFFE22A173D23A77FFFF6CFCFFFF0090001C0FFFFFFFFEAFBDD3FA7FDFBFEBFB7FFF502FE7F41FFFFFFE2A01ADD3E27BFFFFB4FB7FFF8707FFC21FFFFFFFF7FFE1DFFFD9FF1FD4FCFFFFD083FE28FFFFFFFFFFFFFFDFFFFFFDF7FFFFFFFFD083FE28FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4327E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8CE7F11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FDDB01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE397FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7400003FFFFFFFFFFFFFFEFFFFFFDF7FFFFFFFFF8F00007FFFFFFFFFFC2",
	mem_init1 => "70894609FF1F6CFCFFFFFF7E01C7FFFFFFFFFFDEF7EB7FF7DF5FEBFB7FFFFCC2002FFFFFFFFFFF8240893F89FFBFB4FB7FFFFC3E7C2FFFFFFFFFFFFFFFFFC679FF1FD4FCFFFFFF4FFF1FFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFF4FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA788FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F9FFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFEFA3FFFFFFFFFFFFFFFE2AAE09FF9F6CFCFFFFFFEFFFFFFFFFFFFFFFFFFFEAAFF7DF3FEBFB7FFFFFF007FFFFFF",
	mem_init0 => "FFFFFFFFFE20AF89FF5FB4FB7FFFFFF7FFFFFFFFFFFFFFFFFFFFC679FF1FD4FCFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC73E36FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB3FF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF5FF77FFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../menu.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|menu:vgamenu|altsyncram:altsyncram_component|altsyncram_8pn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y55_N0
\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFEAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFEAAAAAAAAAAAAA",
	mem_init1 => "AAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFD7FFF2AAAAAAAAAAAAAAAA0FFFDFFFFFFFEAAAAAAAA0AAA8AAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFDFFFF",
	mem_init0 => "AAAAAAAAAAAAAAAAA2FFFFFFFFFFFAAAAAAAAA2AAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFDF55FAAA2A028AAAAAAAAA2D55FFFDFD5A2AAAAAAAA2A00AAA8A80A2AAAAAAAAAAAAAFFFFFFFFFFFDFFFFAAA2AAAA2AAAAAAAA2BF7FFFDFFEA8AAAAAAAA28AAAAA8AAAA8AAAAAAAAAAAAAFFFFFFFFFFFDFFFFAAA2AAAA8AAAAAAAA2BDFFFFDFFAAA2AAAAAAA28AAAAA8AAAAA2AAAAAAAAAAAAFFFFFFFFFFFDFFFFAAA0A02A82AAAAFEA2A7FFFFD7C0AA0AAAAAAA2A02AAA8280AA0AAAAAAAAAAAAFFFFFFFFFFFDFFFFEAA8AAAA8AAAAAFFA2ABFFFFF7AAAA2AAAAAAA2AAAAAAA2AAAA2AAAAAAAAAAAAFFFFFFFFFFFDFFDFEA8A2AAA2AAAABFFA2A2ABFF78AAA8AA",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../about.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|about:vgaabout|altsyncram:altsyncram_component|altsyncram_esn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2),
	portadatain => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y49_N0
\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000FFFFFFF83FFFFFFFFFFE00000000000000000000FFFFFFFADFFFFFFFFFFF00000000000000000000FFFFFFF85FFFFFFFFFFF80000000000000000000FFFFFFFD3FFFFFFFFFFFC0000000000000000000FFFFFFFF5FFFFFFFFFFFE0000000000000000000FFFFFFFF1FFFFFFFFFFFF8000000000000000000FFFFFFFFBFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFC00000000000000000FFEE26881100CFFFFFFFFFC00000000000000000FFE7665DBB6CDFFFFFFFFFE0",
	mem_init2 => "0000000000000001FFD70E5DBB6E1FFFFFFFFFF00000000000000003FFD32C1D830EBFFFFFFFFFF80000000000000003FF938C9DBB6E3FFFFFFFFFFC000000000000000FFFB19C8993673FFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF000000E00000007FFFFFFFFFFFFFFFFFFFFFFFFFC00007F0000000FFFFFFFFFFFFFFFFFFFFFFFFFFF80007FC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFF80001FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C1E208453FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BBE16C6CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF49BE96D68BFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFE4C3F31CE23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFF7FE63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FF3FC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E1C443C0206103F8861F1C2C7FFFFFFFFFFFFFEE5CEEE7E6773339FDCDCECE66FFFFFFFFFFFFFFEF7E6EE7E707933CFDCFE6EE46FFFFFFFFFF",
	mem_init0 => "FFFFE3FE6EE70727031CFDCFE6EE56FFFFFFFFFFFFFFF0FE6E06672E73FCFC0FE6EE52FFFFFFFFFFFFFFEE5E6EE6E78E73BCFDCDE6EE30FFFFFFFFFFFFFFE64CEEE6678E7399FDCCCEEE38FFFFFFFFFFFFFFE0C1C443039F0183F8841C44387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../about.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|about:vgaabout|altsyncram:altsyncram_component|altsyncram_esn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y57_N0
\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000FFFFFFFF8000001F800F80000000000000000000FFFFFFFF8000001FC00700000000000000000000FFFFFFFF8000000FF01F00000000000000000000FFFFFFFF8000001FF0FE00000000000000000000FFFFFFFF8000001FC0FC00000000000000000000FFFFFFFF8000001FC0F800000000000000000000FFFFFFFF8000601F80F800000000000000000000FFFFFFFF0000601F81F000000000000000000000FFFFFFFF0000601F01F000000000000000000000FFFFFFFE0000300003F000000000000000000000FFFFFFFE0000300003F000000000000000000000FFFFFFFE0000380007E000000000000000000000FFFFFFFE00003C00",
	mem_init2 => "07C000000000000000000000FFFFFFFE00003E000F8000000000000000000000FFFFFFFE00003FFFFF8000000000000000000000FFFFFFFE00003FFFFF8000000000000000000000FFFFFFFE00003FFFFFC000000000000000000000FFFFFFFF00003FFFFFC000000000000000000000FFFFFFFFE0003FFFFF8000000000000000000000FFFFFFFFF0003FFFFF0000000000000000000000FFFFFFFFF0003FFFFF0000000000000000000000FFFFFFFFFB003FFFFE0000000000000000000000FFFFFFFFFF003FFFFC0000000000000000000000FFFFFFFFFF007FFFF80000000000000000000000FFFFFFFFFF007FFFF80000000000000000000000FFFFFFFF",
	mem_init1 => "FF00FFFFFC0000000000000000000000FFFFFFFFFFC0FFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFC000000000010000000000FFFFFFFFFFFFFFFFFF8180000001FF0000000000FFFFFFFFFFFFFFFFFF87E000401FFE0040000000FFFFFFFFFFFFFFFFFF9FE000701FFE1CC0400000",
	mem_init0 => "FFFFFFFFFFFFFFFFFF9FEE18600FFE3C00780000FFFFFFFFFFFFFFFFFFBFEF00600FFE3E00FF0000E080624639EC098FFF8FEE08C007FE3C30FE0000CCB3366D96E499DFFF83E01D8007FE0079F80000FDBB866DD666C3DFFF8070010003FF0073800000F1E3260C3662CBDFFF8038020001FF8000000000F5E3766D9668E7DFFF8000000000000000000000ECB3666CB648E757FF8000000000000000000000F0C18266324CFF0FFF0000000000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFF8000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../about.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|about:vgaabout|altsyncram:altsyncram_component|altsyncram_esn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y51_N0
\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0001FFFFFFFFF7CFFEF9FF8000000000000000000001FFFFFFFFF7C3FEF87F8000000000000000000001FFFFFFFFF7E0FEFC1F8000000000000000000001FFFFFFFFF7F83EFF078000000000000000000001FFFFFFFFF7FE3EFFC78000000000000000000001FFFFFFFFF7FF1EFFE38000000000000000000001FFFFFFFFF7FF9EFFF38000000000000000000001FFFFFFFFF7FF9EFFF38000000000000000000001FFFFFFFFF7CF1EF9E38000000000000000000001FFFFFFFFF7C03EF8078000000000000000000001FFFFFFFFF7E0FEFC1F8000000000000000000001FFFFFFFFF7FFFEFFFF8000000000000000000001FFFFFFFFF7FFFEFFFF8000000000",
	mem_init2 => "000000000001FFFFFFFFF7FFFEFFFF8000000000000000000001FFFFFFFFF7FFFEFFFF8000000000000000000001FFFFFFFFF7FFFEFFFF8000000000000000000001FFFFFFFFF7FFFEFFFF8000000000000000000001FFFFFFFFF7FFFEFFFF8000000000000000000001FFFFFFFFF7FFFEFFFF8000000000000000000001FFFFFFFFF0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FC01F8",
	mem_init1 => "1FF803E7E7E7CFF3FFFFFFFFFFFFFFFFF9FC01F00FF803E7C7E7CFF3FFFFFFFFFFFFFFFFF9FFF9E3EFFFF3E7C3E7CFF3FFFFFFFFFFFFFFFFF9FFF9C7FFFFF3E7C3E7CFF3FFFFFFFFFFFFFFFFF9FFF9CFFFFFF3E791E7CFF3FFFFFFFFFFFFFFFFF9FFF9C7FFFFF3E799E7CFF3FFFFFFFFFFFFFFFFF9FFF9E7FFFFF3E739E7CFF3FFFFFFFFFFFFFFFFF9FFF9E1FFFFF3E73CE7CFF3FFFFFFFFFFFFFFFFF9FE01F07FFC03E73CE7CFF3FFFFFFFFFFFFFFFFF9FE01FC1FFC03E67C67CFF3FFFFFFFFFFFFFFFFF9FFF9FF1FFFF3E67E67CFF3FFFFFFFFFFFFFFFFF9FFF9FF8FFFF3E4FE67CFF3FFFFFFFFFFFFFFFFF9FFF9FFCFFFF3E4FF27CFF3FFFFFFFFFFFFFFFF",
	mem_init0 => "F9FFF9FFCFFFF3E4FF27CFF3FFFFFFFFFFFFFFFFF9FFF9E78FFFF3E1FF07CFF3FFFFFFFFFFFFFFFF000C01E01FF803E1FF87CE001FFFFFFFFFFFFFFF000C01F07FF803E3FF87CE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../timeset.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|timeset:vgatimeset|altsyncram:altsyncram_component|altsyncram_e3o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y55_N0
\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFF6FFDBFBFFFFFFFFFFFEF7FF46FFFFDC7FE8DFFFF71FFA37FFFFFFFFFFFE7F7FFFFFFFCFEFFFFFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFC1FFFFFFFFF07FFFFFFFFFFFFFFFFCF8FFFFFFFF003FFFFFFFC00FFFFFFFFFFFFFFFFBFF7FFFF",
	mem_init2 => "FFE001FFFFFFF8007FFFFFFFFFFFFFFF7FF9FFFFFFC0007FFFFFF0001FFFFFFFFFFFFFFEFFFDFFFFFF80007FFFFFE0001FFFFFFFFFFFFFFDFFFEFFFFFF00003FFFFFC0000FFFFFFFFFFFFFFDFFFEFFFFFF00003FFFFFC0000FFFFFFFFFFFFFFBFFFF7FFFFE00001FFFFF800007FFFFFFFFFFFFFBFFFF7FFFFE00001FFFFF800007FFFFFFFFFFFFFBFFFF7FFFFE00001FFFFF800007FFFFFFFFFFFFFBFFFF7FFFFE00001FFFFF800007FFFFFFFFFFFFFBFFFF7FFFFE00001FFFFF800007FFFFFFFFFFFFFDFFFEFFFFFF00003FFFFFC0000FFFFFFFFFFFFFFDFFFEFFFFFF00003FFFFFC0000FFFFFFFFFFFFFFEFFFDFFFFFF80007FFFFFE0001FFFFFFFFFFFFFFF",
	mem_init1 => "7FFDFFFFFFC0007FFFFFF0001FFFFFFFFFFFFFFF3FF3FFFFFFC000FFFFFFF0003FFFFFFFFFFFFFFFCFCFFFFFFFF003FFFFFFFC00FFFFFFFFFFFFFFFFF03FFFFFFFFC0FFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFFFFFFF7FFFEFFFF8000000000000000000001FFFFFFFFF7FFFEFFFF8000000000000000000001FFFFFFFFF7FFFEFFFF8000000000000000000001FFFFFFFFF7FFFEFFFF8000000000000000000001FFFFFFFFF7FFFEFFFF8000000000000000000001FFFFFFFFF7F03EFE078000000000000000000001FFFFFFFFF7E01EFC038000000000000000000001FFFFFFFFF7C7DEF8FB8000000000000000000001FFFFFFFFF78FFEF1FF8000000000000000000001FFFFFFFFF79FFEF3FF8000000000000000000001FFFFFFFFF78FFEF1FF800000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../timeset.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|timeset:vgatimeset|altsyncram:altsyncram_component|altsyncram_e3o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y51_N0
\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFF803FFFFFFFFFFFF999E7BE1EFEFBE7E1FFFFFFFF803FFFFFFFFFFFFB99E5B5CEF6DBC3E9FFFFFFFF803FFFFFFFFFFFF99DCDB4CDF6DBB9B9FFFFFFFF803FFFFFFFFFFFFC0E1C0C1DF03110C0FFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF184061C84078618E07FFFFFFFFFFFFFFFFFFFFFFCCCCDCCECCFCDCDDCFFFFFFFFFFFFFFFFFFFFFFFE4DCDEC6DCFCDED9CFFFFFFFFC1FFFFFFFFFFFFFC0F4C7C6F4E0C7DBCFFFFFFFF003FFFFFFFFFFFF9CF0E1",
	mem_init1 => "D2F0CCE1DBCFFFFFFFE001FFFFFFFFFFFF9CF4DCD0F4DCDCD9CFFFFFFFC000FFFFFFFFFFFF9CDCCCD8DCCCCCDDCFFFFFFF80007FFFFFFFFFFFC06041886060418E07FFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFE3180471E1FFFFFFFFFF80007FFFFFFFFFFFFFFFF7CCCEFBDCFFFFFFFFFFC000FFFFFFFFFFFFFFFFF7E4E0FBDEFFFFFFFFFFE001FFFFFFFFFF",
	mem_init0 => "FFFFFFF7C0E4FBC7FFFFFFFFFFF003FFFFFFFFFFFFFFFFF79CE5FBE1FFFFFFFFFFFC0FFFFFFFFFFFFFFFFFB69CF1DB5CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB69CF1DB4CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81C073C0C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FE0FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFFBFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFFBFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../manual.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|manual:vgamanual|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y51_N0
\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFAFFEFFFFFFFFFE3080C39080F0C31C0FFFFF87FF9FFF1FFFFFFFFF9999B99D99F9B9BB9FFFFFFFFFFFFFFFFFFFFFFFC9B9BD8DB9F9BDB39FFFFFFFFFFFFFFFFFFFFFFF81E98F8DE9C18FB79FFFFC01F803F007FFFFFFFF39E1C3A5E199C3B79FFFFC01F803F007FFFFFFFF39E9B9A1E9B9B9B39FFFFC01F803F007FFFFFFFF39B999B1B99999BB9FFFFC01F803F007FFFFFFFF80C08310C0C0831C0FFFFC01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
	mem_init2 => "01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F803F007FFFFFFFFFFFFFFC70187FFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFEF3373FFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFEF737BFFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFEFD31FFFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFEFC387FFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFF6DD373FFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFF6D7333FFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFF038107FFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFBFBF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F803F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80385CE1803E0E160F01FC0018787CE00C20D87F00201C61003E08060C01FC0018703C600C20987F3CE79C7",
	mem_init0 => "33CFF39E71863F9CF3CE71C739E798DFF6CE3CC336CFF38F318E3FBCF00E71C3380798DFFE0E07C33E0F0381F19E3FFCF81E71C33C0F90DFFE0F81C93E0E03E0719E3FFCF89E71C93C4F965FFECE71C83ECE739C718E3FFCF8BE71C83C5F965FF3CE39CC33CE738E718E3FFCFC3E71CC3E1F861FF8030184180200C060C01FF83C3C20841E1E0707F8030386180300C0E0E01FF83E7C20861F3E0F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../manual.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|manual:vgamanual|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y53_N0
\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6AAFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD45FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE96FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFA2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4000AFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFEABFFABD4A9550F521502ABEAEAAAFFFFFFFFFFFFFFFD4000AFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFAFAFFEFF3FA7F1FDE5F4FEBFBEBEBFFFFFFFFFFFFFFFD4000AFFFFFFFFFFFFFFFFFFFFFFFFFFFEBEBFEBFEFF3FE7F177E7F4FEAEFEFEBFFFFFFFFFFFFFFFD4000AFFFFFFFFFFFFFFFFFFFFFFFFFFAABEBFEBFEFF2BF7E95FEF74FFABFFEEBFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../manual.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|manual:vgamanual|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2),
	portadatain => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y53_N18
\vg1|colour[0]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[0]~27_combout\ = ( \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( (\vg1|colour[2]~0_combout\ & 
-- \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6~portadataout\) ) ) ) # ( !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- (\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & \vg1|colour[2]~0_combout\) ) ) ) # ( \vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( (\vg1|colour[2]~0_combout\ & \vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a6~portadataout\) ) ) ) # ( 
-- !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( !\vg1|vgadisp2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( (\vg1|vgamanual|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & 
-- \vg1|colour[2]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000111100000101000001010000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datab => \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datac => \vg1|ALT_INV_colour[2]~0_combout\,
	datad => \vg1|vgamanual|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datae => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	dataf => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	combout => \vg1|colour[0]~27_combout\);

-- Location: M10K_X14_Y57_N0
\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFE00FFFFFFFFFFFFFFFFFFFDF7CFC3FFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFEDB787D3FFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFEDB77373FFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFE0622181FFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2223110F380FDC3FFFFFFFFFFFFFFFFFFFFFFFFC7677B3E6B99FD99FFFFFFFFFFFFFFFFFFFFFFFF93677B3069B9FFB9FFFFFFFFFFFFFFFFFFFFFFFF93677",
	mem_init1 => "B324CE9FD9FFFFFE1FFEFFF87FFFFFFFFFF8703381888E1FDC3FFFFCEFFEFFF3FFFFFFFFFFF7FFFFFFFFFE9FFFBFFFFDFFFC0FF7FFFFFFFFFFFFFFF3FFFFFB9FFFBFFFFEFFFEDFF3FFFFFFFFFFFFFFFFFFFFFC0FF83FFFFF1FFEDFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEBFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFE7FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC461C3118863108FDDFFFFF007E00FC01FFFFFFFECCC99B3DF3B99DFDDFFFFF007E00FC01FFFFFFF",
	mem_init0 => "ECCC99B3D83B9C1FF01FFFF007E00FC01FFFFFFFECCC99B3D93B9C9FDDDFFFF007E00FC01FFFFFFFE061C3800C611CBFDDBFFFF007E00FC01FFFFFFFFFFFFFFFFFFB9E3FFC3FFFF007E00FC01FFFFFFFFFFFFFFFFFFBBE3FFC7FFFF007E00FC01FFFFFFFFFFFFFFFFFFE3E7FFCFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFF33CFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFE2387FFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFE099FFFC1FFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFC899FFF99FFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFCCCCFFFE111188C61858FDC3FFFF7F7EFEFDF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../setdispenser.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|setdispenser:vgadispenser|altsyncram:altsyncram_component|altsyncram_cko1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y49_N0
\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DFFCCCC7FFE3B3BD9ECCCCDFD99FFFF7F7EFEFDFDFFCCC87FFC9B3BD9ECCC8DFF99FFFF7F7EFEFDFDFFCCC9FFFC9B3BD9ECCCADFD9FFFFF7F7EFEFDFDFFFFFFFFFC3819C0061CA5FDCFFFFF7F7EFEFDFDFFFFFFFFFBFFFFFFFFFC61FF9BFFFF7F7EFEFDFDFFFFFFFFFFFFF9FFFFFC71FF9BFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFF870FFC7FFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FF83FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFEFFFEFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFDEFFEFFFDFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFDEFFEFFFBFFFFFFFFFFFE2186221C1863C0FFFFFDEFFEFFFBFFFFFFFFFFFF7C3367C99337B9FFFFFDDFFEBFFBFFFFFFFFFFFF60876609987739FFFFFE1FFE7FFC7FFFFFFFFFFF64B366499B3779FFFFFFFFFFFFFFFFFFFFFFFFF83187031C087379FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39FFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFF3B9FFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "C0FFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFE1870E188C3FFFFF007E00FC01FFFFFFFFFFFFFFFC3264CD9B9FFFFF007E00FC01FFFFFFFFFFFFFFE08664CD9FCFFFFF7F7EFEFDFDFFFFFFFFFFFFFFE4B264CD9FCFFFFF7F7EFEFDFDFFFFFFFFFFFFFFF1870E1C1FCFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFF9BCFFFFF7F7EFEFDFDFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFF999FFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFF883FFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7EFEFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../setdispenser.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|setdispenser:vgadispenser|altsyncram:altsyncram_component|altsyncram_cko1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X22_Y53_N24
\vg1|colour[0]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[0]~28_combout\ = ( \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a6\ & ( (!\vg1|colour[2]~3_combout\ & (((\vg1|colour[2]~2_combout\)) # 
-- (\vg1|colour[0]~27_combout\))) # (\vg1|colour[2]~3_combout\ & (((!\vg1|colour[2]~2_combout\) # (\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))) ) ) ) # ( 
-- !\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a6\ & ( (!\vg1|colour[2]~3_combout\ & (((\vg1|colour[2]~2_combout\)) # (\vg1|colour[0]~27_combout\))) # 
-- (\vg1|colour[2]~3_combout\ & (((\vg1|colour[2]~2_combout\ & \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))) ) ) ) # ( \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- !\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a6\ & ( (!\vg1|colour[2]~3_combout\ & (\vg1|colour[0]~27_combout\ & (!\vg1|colour[2]~2_combout\))) # (\vg1|colour[2]~3_combout\ & (((!\vg1|colour[2]~2_combout\) # 
-- (\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))) ) ) ) # ( !\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a6\ & ( 
-- (!\vg1|colour[2]~3_combout\ & (\vg1|colour[0]~27_combout\ & (!\vg1|colour[2]~2_combout\))) # (\vg1|colour[2]~3_combout\ & (((\vg1|colour[2]~2_combout\ & \vg1|vgadispenser|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_colour[0]~27_combout\,
	datab => \vg1|ALT_INV_colour[2]~3_combout\,
	datac => \vg1|ALT_INV_colour[2]~2_combout\,
	datad => \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datae => \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \vg1|vgadispenser|altsyncram_component|auto_generated|ALT_INV_ram_block1a6\,
	combout => \vg1|colour[0]~28_combout\);

-- Location: LABCELL_X22_Y53_N54
\vg1|colour[0]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[0]~29_combout\ = ( \vg1|colour[2]~6_combout\ & ( \vg1|colour[0]~28_combout\ & ( (!\vg1|colour[2]~5_combout\ & (\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\vg1|colour[2]~5_combout\ & 
-- ((\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3~portadataout\))) ) ) ) # ( !\vg1|colour[2]~6_combout\ & ( \vg1|colour[0]~28_combout\ & ( (!\vg1|colour[2]~5_combout\) # (\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a6\) 
-- ) ) ) # ( \vg1|colour[2]~6_combout\ & ( !\vg1|colour[0]~28_combout\ & ( (!\vg1|colour[2]~5_combout\ & (\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\vg1|colour[2]~5_combout\ & 
-- ((\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a3~portadataout\))) ) ) ) # ( !\vg1|colour[2]~6_combout\ & ( !\vg1|colour[0]~28_combout\ & ( (\vg1|vgatimeset|altsyncram_component|auto_generated|ram_block1a6\ & \vg1|colour[2]~5_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datab => \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datac => \vg1|vgatimeset|altsyncram_component|auto_generated|ALT_INV_ram_block1a6\,
	datad => \vg1|ALT_INV_colour[2]~5_combout\,
	datae => \vg1|ALT_INV_colour[2]~6_combout\,
	dataf => \vg1|ALT_INV_colour[0]~28_combout\,
	combout => \vg1|colour[0]~29_combout\);

-- Location: LABCELL_X23_Y53_N24
\vg1|colour[0]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[0]~30_combout\ = ( \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( \vg1|colour[0]~29_combout\ & ( (!\vg1|colour[2]~8_combout\ & (((!\vg1|colour[2]~9_combout\) # 
-- (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))) # (\vg1|colour[2]~8_combout\ & (((\vg1|colour[2]~9_combout\)) # (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6~portadataout\))) ) ) ) # ( 
-- !\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( \vg1|colour[0]~29_combout\ & ( (!\vg1|colour[2]~8_combout\ & (((!\vg1|colour[2]~9_combout\) # 
-- (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))) # (\vg1|colour[2]~8_combout\ & (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & (!\vg1|colour[2]~9_combout\))) ) ) ) # ( 
-- \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\vg1|colour[0]~29_combout\ & ( (!\vg1|colour[2]~8_combout\ & (((\vg1|colour[2]~9_combout\ & \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))) 
-- # (\vg1|colour[2]~8_combout\ & (((\vg1|colour[2]~9_combout\)) # (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6~portadataout\))) ) ) ) # ( !\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- !\vg1|colour[0]~29_combout\ & ( (!\vg1|colour[2]~8_combout\ & (((\vg1|colour[2]~9_combout\ & \vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))) # (\vg1|colour[2]~8_combout\ & 
-- (\vg1|vgaabout|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & (!\vg1|colour[2]~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datab => \vg1|ALT_INV_colour[2]~8_combout\,
	datac => \vg1|ALT_INV_colour[2]~9_combout\,
	datad => \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datae => \vg1|vgaabout|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	dataf => \vg1|ALT_INV_colour[0]~29_combout\,
	combout => \vg1|colour[0]~30_combout\);

-- Location: M10K_X41_Y49_N0
\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFBF5E35FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF6FF5BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF67F39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF7633DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF980781C7EE01FF7C0E7E07FE07FC3E7CFC0FFFCF9FE73DC7EFF9FF79EE79",
	mem_init2 => "F7FCF3F3CE7CF3EFFFE79FE67FC3EFF9FF73FE73F7FCF9F7EF3CE7EFFFE79FE67FCBEFF9FF73FE73F7FCFCE7EF3CE7EFFFF79FE67FC9EFF9FF73FE77F7FCFCE7E7BCEFEFFFF39FE73FCDEFF9F079FE67F7FCFEE7E79CCFEFFFF81C0787CCEF01CF7C3E67F7FC1EE7E7C0CFEFFFF79FE7E3CE6FF9DF7F1E67F7FFFEE7E7BCCFEFFFE79FE7F9CE6FF99F7FCE77F7FFFCE7E73CEFEFFFE79FE7FDCF2FF99F7FEE73F7FFFCE7E73CE7EFFFE79FE7F9CF8FF9DF7FCE73F7FFF9E7E73CE7EFFFE79FE779CF8FF9CF7BCE79F7FDF3E7E73CF3EFFFF8180787CFCE01E07C3E7E07FE07E7E7C0FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../menu.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|menu:vgamenu|altsyncram:altsyncram_component|altsyncram_8pn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y53_N30
\vg1|colour[0]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[0]~31_combout\ = ( \vg1|colour[0]~30_combout\ & ( \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( (!\vg1|colour[2]~11_combout\) # ((!\vg1|colour[2]~12_combout\ & 
-- ((\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a6\))) # (\vg1|colour[2]~12_combout\ & (\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3~portadataout\))) ) ) ) # ( !\vg1|colour[0]~30_combout\ & ( 
-- \vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( (!\vg1|colour[2]~11_combout\ & (((\vg1|colour[2]~12_combout\)))) # (\vg1|colour[2]~11_combout\ & ((!\vg1|colour[2]~12_combout\ & 
-- ((\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a6\))) # (\vg1|colour[2]~12_combout\ & (\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))) ) ) ) # ( \vg1|colour[0]~30_combout\ & ( 
-- !\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( (!\vg1|colour[2]~11_combout\ & (((!\vg1|colour[2]~12_combout\)))) # (\vg1|colour[2]~11_combout\ & ((!\vg1|colour[2]~12_combout\ & 
-- ((\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a6\))) # (\vg1|colour[2]~12_combout\ & (\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))) ) ) ) # ( !\vg1|colour[0]~30_combout\ & ( 
-- !\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( (\vg1|colour[2]~11_combout\ & ((!\vg1|colour[2]~12_combout\ & ((\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a6\))) # (\vg1|colour[2]~12_combout\ & 
-- (\vg1|vgamenu|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datab => \vg1|ALT_INV_colour[2]~11_combout\,
	datac => \vg1|ALT_INV_colour[2]~12_combout\,
	datad => \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a6\,
	datae => \vg1|ALT_INV_colour[0]~30_combout\,
	dataf => \vg1|vgamenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \vg1|colour[0]~31_combout\);

-- Location: LABCELL_X40_Y57_N36
\vg1|colour[0]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[0]~32_combout\ = ( \vg1|colour[2]~14_combout\ & ( \vg1|colour[2]~15_combout\ & ( \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ ) ) ) # ( !\vg1|colour[2]~14_combout\ & ( \vg1|colour[2]~15_combout\ & ( 
-- \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ ) ) ) # ( \vg1|colour[2]~14_combout\ & ( !\vg1|colour[2]~15_combout\ & ( \vg1|vgadisp2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ ) ) ) # ( 
-- !\vg1|colour[2]~14_combout\ & ( !\vg1|colour[2]~15_combout\ & ( \vg1|colour[0]~31_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datab => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datac => \vg1|vgadisp2|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datad => \vg1|ALT_INV_colour[0]~31_combout\,
	datae => \vg1|ALT_INV_colour[2]~14_combout\,
	dataf => \vg1|ALT_INV_colour[2]~15_combout\,
	combout => \vg1|colour[0]~32_combout\);

-- Location: M10K_X41_Y55_N0
\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFF80380F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03E3E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007F803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007F803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00401",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F8F9CF071F380FF1E0E7E03FFFFFFFFFFFFFFF0078F9CE031F380FF1C067803FFFFFFFFFFFFFFF3C7879CC730F3F8FF18E671E3FFFFFFFFFFFFFFF3E3979CCFF2F3F8FF19FE73E3FFFFFFFFFFFFFFF3F3939CC7F273F8FF18FE63E3FFFFFFFFFFFFFFF073939CC3F273F8F0187E63E3FFFFFFFFFFFFFFF073999CE0F33380E01C1E63E3FFFFFFFFFFFFFFFFF3999CF0733380C71E0E63E3FFFFFFFFFFFFFF",
	mem_init0 => "FFF39C9CFC7393F8C71F8E63E3FFFFFFFFFFFFFFFFE39C9CFE7393F8C71FCE73E3FFFFFFFFFFFFFFF7C79E1CEE73C3F8C71DCE71E3FFFFFFFFFFFFFFF00F9E1CE073C380E01C0E7803FFFFFFFFFFFFFFF81F9E1CE0F3C380F01C1E7E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing1:vgadisp1|altsyncram:altsyncram_component|altsyncram_oeo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadisp2|altsyncram_component|auto_generated|rden_decode|w_anode143w\(2),
	portadatain => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y55_N0
\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init1 => "55555555555555555555555555555555555540554001554055415054055414155050555415405500555555555555555555555555555555555555405500001540554150540554140550505550154055005555555555555555555555555555555555554055055015401541505401541505505015505500150055555555555555555555555555555555555555550554054115415054115415015054000055041500155555555555555555555555555555555555515505550541054150541054154150540000550414141555555555555555555555555555555555554155001505410541505410541540005405415504141415555555555555555555555555555555",
	mem_init0 => "55554155001505414141505414141540005505415414041415555555555555555555555555555555555540555555054141415054141415055055054154150414055555555555555555555555555555555555405555550541504150541504150550550105541500140555555555555555555555555555555555554055555405415041505415041405505541055415005505555555555555555555555555555555555540551550154154015054154015055055400550150055055555555555555555555555555555555555405500005541540150541540150000554015505540550155555555555555555555555555555555554055400155415401505415401540",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../dispensing1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|dispensing1:vgadisp1|altsyncram:altsyncram_component|altsyncram_oeo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vg1|vgadispenser|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2),
	portadatain => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y57_N30
\vg1|colour[0]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|colour[0]~33_combout\ = ( \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (!\vg1|colour[2]~18_combout\ & (((\vg1|colour[2]~17_combout\) 
-- # (\vg1|colour[0]~32_combout\)))) # (\vg1|colour[2]~18_combout\ & (((!\vg1|colour[2]~17_combout\)) # (\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3~portadataout\))) ) ) ) # ( 
-- !\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (!\vg1|colour[2]~18_combout\ & (((\vg1|colour[2]~17_combout\) # 
-- (\vg1|colour[0]~32_combout\)))) # (\vg1|colour[2]~18_combout\ & (\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ((\vg1|colour[2]~17_combout\)))) ) ) ) # ( 
-- \vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (!\vg1|colour[2]~18_combout\ & (((\vg1|colour[0]~32_combout\ & 
-- !\vg1|colour[2]~17_combout\)))) # (\vg1|colour[2]~18_combout\ & (((!\vg1|colour[2]~17_combout\)) # (\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3~portadataout\))) ) ) ) # ( 
-- !\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (!\vg1|colour[2]~18_combout\ & (((\vg1|colour[0]~32_combout\ & 
-- !\vg1|colour[2]~17_combout\)))) # (\vg1|colour[2]~18_combout\ & (\vg1|vgadisp1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ((\vg1|colour[2]~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|ALT_INV_colour[2]~18_combout\,
	datab => \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datac => \vg1|ALT_INV_colour[0]~32_combout\,
	datad => \vg1|ALT_INV_colour[2]~17_combout\,
	datae => \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \vg1|vgadisp1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	combout => \vg1|colour[0]~33_combout\);

-- Location: M10K_X38_Y60_N0
\vg1|VGA|VideoMemory|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFBF5E35FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF6FF5BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF67F39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF7633DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF980781C7EE01FF7C0E7E07FE07FC3E7CFC0FFFCF9FE73DC7EFF9FF79EE79",
	mem_init2 => "F7FCF3F3CE7CF3EFFFE79FE67FC3EFF9FF73FE73F7FCF9F7EF3CE7EFFFE79FE67FCBEFF9FF73FE73F7FCFCE7EF3CE7EFFFF79FE67FC9EFF9FF73FE77F7FCFCE7E7BCEFEFFFF39FE73FCDEFF9F079FE67F7FCFEE7E79CCFEFFFF81C0787CCEF01CF7C3E67F7FC1EE7E7C0CFEFFFF79FE7E3CE6FF9DF7F1E67F7FFFEE7E7BCCFEFFFE79FE7F9CE6FF99F7FCE77F7FFFCE7E73CEFEFFFE79FE7FDCF2FF99F7FEE73F7FFFCE7E73CE7EFFFE79FE7F9CF8FF9DF7FCE73F7FFF9E7E73CE7EFFFE79FE779CF8FF9CF7BCE79F7FDF3E7E73CF3EFFFF8180787CFCE01E07C3E7E07FE07E7E7C0FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "menu.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e4m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \vg1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \vg1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y62_N0
\vg1|VGA|VideoMemory|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF01DF0FFFFB9703FFFFFFFFFFFFEFFFFFFFFFFFFF18C3E077C7F037FFFFFFFFFFFFEFFFFFFFFFFFFF80FC39EFDF1ECFFFFFFFFFFFFF8A6DFDF7FFFFFF91E7581E1FF03FFFFFFFFFFFFFABADFF1F6CFCFFC07027FFFF993FFFFFFFFFFFFFAA21DF5FEBFB7FE14037FFEFF17FFFFFFFFFFFFF8A6DFF9FB4FB7FE808B620E18EFFFFFFFFFFFFFFFBEDFF9FD4FCFFE00038002A12FFFFFFFFFFFFFFFFFFFDF7FFFFFFF00018401E0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00018401E0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84011801401FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001180040BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80400060013FFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFE4410060067FFFFFFFFFFFFFFFFFFFDF7FFFFFFFF334000030FFFFFFE22A173D23A77FFFF6CFCFFFF0090001C0FFFFFFFFEAFBDD3FA7FDFBFEBFB7FFF502FE7F41FFFFFFE2A01ADD3E27BFFFFB4FB7FFF8707FFC21FFFFFFFF7FFE1DFFFD9FF1FD4FCFFFFD083FE28FFFFFFFFFFFFFFDFFFFFFDF7FFFFFFFFD083FE28FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4327E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8CE7F11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FDDB01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE397FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7400003FFFFFFFFFFFFFFEFFFFFFDF7FFFFFFFFF8F00007FFFFFFFFFFC2",
	mem_init1 => "70894609FF1F6CFCFFFFFF7E01C7FFFFFFFFFFDEF7EB7FF7DF5FEBFB7FFFFCC2002FFFFFFFFFFF8240893F89FFBFB4FB7FFFFC3E7C2FFFFFFFFFFFFFFFFFC679FF1FD4FCFFFFFF4FFF1FFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFF4FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA788FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F9FFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFEFA3FFFFFFFFFFFFFFFE2AAE09FF9F6CFCFFFFFFEFFFFFFFFFFFFFFFFFFFEAAFF7DF3FEBFB7FFFFFF007FFFFFF",
	mem_init0 => "FFFFFFFFFE20AF89FF5FB4FB7FFFFFF7FFFFFFFFFFFFFFFFFFFFC679FF1FD4FCFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC73E36FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB3FF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF5FF77FFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "menu.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e4m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \vg1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \vg1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y61_N0
\vg1|VGA|VideoMemory|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init1 => "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555155155555555555555555555555555555555555555555555555555555544400104505001001555555415514115550555555555555555555555555555555555555555555555444",
	mem_init0 => "55515055555155155155155515555545155555555555555555555555555555555555555555555400015051055010010155551555141415451554001554101045505550510145100155555555555555555415550505555501555501544411555055541414055515555555550555500041555555555555555555555555555555555551551555555555555400545505041015555454404150055555555555555555555555555555555555555555555555555554540000555500000000055540100555555555555555555555555555555555555555555555555555545400005555000000000555401005555555555555555555555555555555555555555555555555",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "menu.mif",
	init_file_layout => "port_a",
	logical_ram_name => "VGA:vg1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e4m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \vg1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \vg1|VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	ena1 => \vg1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2),
	portadatain => \vg1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \vg1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \vg1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y61_N39
\vg1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\ = ( \vg1|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ & ( ((!\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- (\vg1|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\)) # (\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\vg1|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\)))) # 
-- (\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(1)) ) ) # ( !\vg1|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ & ( (!\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- ((!\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\vg1|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\)) # (\vg1|VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- ((\vg1|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101001110111010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datac => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datad => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	dataf => \vg1|VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	combout => \vg1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 2);
-- pragma translate_on
END structure;


