// Seed: 359879570
module module_0;
  for (id_1 = 1; id_1; id_1 = 1) begin : id_2
    wire id_3, id_4;
    assign id_4 = id_3;
  end
  id_5 :
  assert property (@(negedge id_1) 1)
  else $display(id_5, id_1, 1);
  always_comb @(id_5) begin
    id_1 <= 1;
    id_1 = 1;
  end
endmodule
module module_1 #(
    parameter id_19 = 32'd39,
    parameter id_20 = 32'd12
) (
    input uwire id_0
    , id_15,
    output tri id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wor id_5,
    output wire id_6,
    input tri0 id_7,
    output tri id_8,
    output wire id_9,
    output tri0 id_10,
    output tri1 id_11,
    input wire id_12,
    output wand id_13
);
  wire id_16;
  wire id_17, id_18;
  generate
    defparam id_19.id_20 = 1;
    `undef pp_21
  endgenerate
  module_0();
endmodule
