Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun May  8 20:11:35 2022
| Host         : divyanshu-HP-ENVY-x360-Convertible-13-bd0xxx running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file lightDisplay_timing_summary_routed.rpt -pb lightDisplay_timing_summary_routed.pb -rpx lightDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : lightDisplay
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: counter_new_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: counter_new_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.725      -64.396                     15                   47        0.292        0.000                      0                   47        4.500        0.000                       0                    48  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.725      -64.396                     15                   47        0.292        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           15  Failing Endpoints,  Worst Slack       -4.725ns,  Total Violation      -64.396ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.725ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.678ns  (logic 5.859ns (39.916%)  route 8.819ns (60.084%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     4.589    Clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.379     4.968 f  counter_reg[1]/Q
                         net (fo=26, routed)          0.786     5.754    counter_reg[1]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.105     5.859 r  state2[8]_i_81/O
                         net (fo=1, routed)           0.000     5.859    state2[8]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.299 r  state2_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.299    state2_reg[8]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.397 r  state2_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.397    state2_reg[8]_i_35_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.495 r  state2_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.495    state2_reg[8]_i_15_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  state2_reg[8]_i_5/CO[3]
                         net (fo=413, routed)         1.001     7.593    counter_new5
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.105     7.698 f  counter_2[4]_i_40/O
                         net (fo=33, routed)          0.984     8.682    p_0_in__0[13]
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.105     8.787 r  state2[2]_i_118/O
                         net (fo=1, routed)           0.283     9.070    state2[2]_i_118_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     9.404 r  state2_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.404    state2_reg[2]_i_72_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.603 r  state2_reg[2]_i_40/O[2]
                         net (fo=3, routed)           0.685    10.288    state2_reg[2]_i_40_n_5
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.244    10.532 r  state2[2]_i_30/O
                         net (fo=1, routed)           0.256    10.787    state2[2]_i_30_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    11.105 r  state2_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.105    state2_reg[2]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.203 r  state2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008    11.211    state2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.309 r  state2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.309    state2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.574 r  state2_reg[6]_i_3/O[1]
                         net (fo=18, routed)          0.646    12.220    state2_reg[6]_i_3_n_6
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.250    12.470 r  counter_new[0]_i_120/O
                         net (fo=1, routed)           0.556    13.026    counter_new[0]_i_120_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    13.355 r  counter_new_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.355    counter_new_reg[0]_i_98_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.453 r  counter_new_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.453    counter_new_reg[0]_i_76_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.718 r  counter_new_reg[0]_i_51/O[1]
                         net (fo=3, routed)           0.276    13.994    counter_new_reg[0]_i_51_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I2_O)        0.250    14.244 r  counter_new[0]_i_75/O
                         net (fo=3, routed)           0.464    14.708    counter_new[0]_i_75_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I3_O)        0.105    14.813 r  counter_new[0]_i_41/O
                         net (fo=1, routed)           0.383    15.196    counter_new[0]_i_41_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.514 r  counter_new_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.514    counter_new_reg[0]_i_21_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    15.694 r  counter_new_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.392    16.086    counter_new_reg[0]_i_4_n_7
    SLICE_X63Y30         LUT4 (Prop_lut4_I0_O)        0.249    16.335 r  counter_new[0]_i_34/O
                         net (fo=1, routed)           0.384    16.719    counter_new[0]_i_34_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    17.137 r  counter_new_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.137    counter_new_reg[0]_i_12_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.235 r  counter_new_reg[0]_i_3/CO[3]
                         net (fo=10, routed)          0.692    17.927    counter_new_reg[0]_i_3_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I3_O)        0.105    18.032 f  state2[9]_i_9/O
                         net (fo=2, routed)           0.773    18.806    counter_new20_in[5]
    SLICE_X65Y31         LUT6 (Prop_lut6_I4_O)        0.105    18.911 r  state2[9]_i_3/O
                         net (fo=3, routed)           0.251    19.162    state2[9]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I2_O)        0.105    19.267 r  state2[9]_i_1/O
                         net (fo=1, routed)           0.000    19.267    counter_new1[9]
    SLICE_X62Y31         FDRE                                         r  state2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.323    14.323    Clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  state2_reg[9]/C
                         clock pessimism              0.225    14.548    
                         clock uncertainty           -0.035    14.513    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.030    14.543    state2_reg[9]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -19.267    
  -------------------------------------------------------------------
                         slack                                 -4.725    

Slack (VIOLATED) :        -4.610ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.563ns  (logic 5.859ns (40.231%)  route 8.704ns (59.769%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     4.589    Clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.379     4.968 f  counter_reg[1]/Q
                         net (fo=26, routed)          0.786     5.754    counter_reg[1]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.105     5.859 r  state2[8]_i_81/O
                         net (fo=1, routed)           0.000     5.859    state2[8]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.299 r  state2_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.299    state2_reg[8]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.397 r  state2_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.397    state2_reg[8]_i_35_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.495 r  state2_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.495    state2_reg[8]_i_15_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  state2_reg[8]_i_5/CO[3]
                         net (fo=413, routed)         1.001     7.593    counter_new5
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.105     7.698 f  counter_2[4]_i_40/O
                         net (fo=33, routed)          0.984     8.682    p_0_in__0[13]
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.105     8.787 r  state2[2]_i_118/O
                         net (fo=1, routed)           0.283     9.070    state2[2]_i_118_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     9.404 r  state2_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.404    state2_reg[2]_i_72_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.603 r  state2_reg[2]_i_40/O[2]
                         net (fo=3, routed)           0.685    10.288    state2_reg[2]_i_40_n_5
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.244    10.532 r  state2[2]_i_30/O
                         net (fo=1, routed)           0.256    10.787    state2[2]_i_30_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    11.105 r  state2_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.105    state2_reg[2]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.203 r  state2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008    11.211    state2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.309 r  state2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.309    state2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.574 r  state2_reg[6]_i_3/O[1]
                         net (fo=18, routed)          0.646    12.220    state2_reg[6]_i_3_n_6
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.250    12.470 r  counter_new[0]_i_120/O
                         net (fo=1, routed)           0.556    13.026    counter_new[0]_i_120_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    13.355 r  counter_new_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.355    counter_new_reg[0]_i_98_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.453 r  counter_new_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.453    counter_new_reg[0]_i_76_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.718 r  counter_new_reg[0]_i_51/O[1]
                         net (fo=3, routed)           0.276    13.994    counter_new_reg[0]_i_51_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I2_O)        0.250    14.244 r  counter_new[0]_i_75/O
                         net (fo=3, routed)           0.464    14.708    counter_new[0]_i_75_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I3_O)        0.105    14.813 r  counter_new[0]_i_41/O
                         net (fo=1, routed)           0.383    15.196    counter_new[0]_i_41_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.514 r  counter_new_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.514    counter_new_reg[0]_i_21_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    15.694 r  counter_new_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.392    16.086    counter_new_reg[0]_i_4_n_7
    SLICE_X63Y30         LUT4 (Prop_lut4_I0_O)        0.249    16.335 r  counter_new[0]_i_34/O
                         net (fo=1, routed)           0.384    16.719    counter_new[0]_i_34_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    17.137 r  counter_new_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.137    counter_new_reg[0]_i_12_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.235 r  counter_new_reg[0]_i_3/CO[3]
                         net (fo=10, routed)          0.692    17.927    counter_new_reg[0]_i_3_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I3_O)        0.105    18.032 f  state2[9]_i_9/O
                         net (fo=2, routed)           0.773    18.806    counter_new20_in[5]
    SLICE_X65Y31         LUT6 (Prop_lut6_I4_O)        0.105    18.911 r  state2[9]_i_3/O
                         net (fo=3, routed)           0.136    19.047    state2[9]_i_3_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I1_O)        0.105    19.152 r  state2[7]_i_1/O
                         net (fo=1, routed)           0.000    19.152    counter_new1[7]
    SLICE_X65Y31         FDRE                                         r  state2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.323    14.323    Clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  state2_reg[7]/C
                         clock pessimism              0.225    14.548    
                         clock uncertainty           -0.035    14.513    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)        0.030    14.543    state2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -19.152    
  -------------------------------------------------------------------
                         slack                                 -4.610    

Slack (VIOLATED) :        -4.605ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.560ns  (logic 5.859ns (40.240%)  route 8.701ns (59.760%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     4.589    Clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.379     4.968 f  counter_reg[1]/Q
                         net (fo=26, routed)          0.786     5.754    counter_reg[1]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.105     5.859 r  state2[8]_i_81/O
                         net (fo=1, routed)           0.000     5.859    state2[8]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.299 r  state2_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.299    state2_reg[8]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.397 r  state2_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.397    state2_reg[8]_i_35_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.495 r  state2_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.495    state2_reg[8]_i_15_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  state2_reg[8]_i_5/CO[3]
                         net (fo=413, routed)         1.001     7.593    counter_new5
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.105     7.698 f  counter_2[4]_i_40/O
                         net (fo=33, routed)          0.984     8.682    p_0_in__0[13]
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.105     8.787 r  state2[2]_i_118/O
                         net (fo=1, routed)           0.283     9.070    state2[2]_i_118_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     9.404 r  state2_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.404    state2_reg[2]_i_72_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.603 r  state2_reg[2]_i_40/O[2]
                         net (fo=3, routed)           0.685    10.288    state2_reg[2]_i_40_n_5
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.244    10.532 r  state2[2]_i_30/O
                         net (fo=1, routed)           0.256    10.787    state2[2]_i_30_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    11.105 r  state2_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.105    state2_reg[2]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.203 r  state2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008    11.211    state2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.309 r  state2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.309    state2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.574 r  state2_reg[6]_i_3/O[1]
                         net (fo=18, routed)          0.646    12.220    state2_reg[6]_i_3_n_6
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.250    12.470 r  counter_new[0]_i_120/O
                         net (fo=1, routed)           0.556    13.026    counter_new[0]_i_120_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    13.355 r  counter_new_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.355    counter_new_reg[0]_i_98_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.453 r  counter_new_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.453    counter_new_reg[0]_i_76_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.718 r  counter_new_reg[0]_i_51/O[1]
                         net (fo=3, routed)           0.276    13.994    counter_new_reg[0]_i_51_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I2_O)        0.250    14.244 r  counter_new[0]_i_75/O
                         net (fo=3, routed)           0.464    14.708    counter_new[0]_i_75_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I3_O)        0.105    14.813 r  counter_new[0]_i_41/O
                         net (fo=1, routed)           0.383    15.196    counter_new[0]_i_41_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.514 r  counter_new_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.514    counter_new_reg[0]_i_21_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    15.694 r  counter_new_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.392    16.086    counter_new_reg[0]_i_4_n_7
    SLICE_X63Y30         LUT4 (Prop_lut4_I0_O)        0.249    16.335 r  counter_new[0]_i_34/O
                         net (fo=1, routed)           0.384    16.719    counter_new[0]_i_34_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    17.137 r  counter_new_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.137    counter_new_reg[0]_i_12_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.235 r  counter_new_reg[0]_i_3/CO[3]
                         net (fo=10, routed)          0.692    17.927    counter_new_reg[0]_i_3_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I3_O)        0.105    18.032 f  state2[9]_i_9/O
                         net (fo=2, routed)           0.773    18.806    counter_new20_in[5]
    SLICE_X65Y31         LUT6 (Prop_lut6_I4_O)        0.105    18.911 r  state2[9]_i_3/O
                         net (fo=3, routed)           0.133    19.044    state2[9]_i_3_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.149 r  state2[8]_i_1/O
                         net (fo=1, routed)           0.000    19.149    counter_new1[8]
    SLICE_X65Y31         FDRE                                         r  state2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.323    14.323    Clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  state2_reg[8]/C
                         clock pessimism              0.225    14.548    
                         clock uncertainty           -0.035    14.513    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)        0.032    14.545    state2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -19.149    
  -------------------------------------------------------------------
                         slack                                 -4.605    

Slack (VIOLATED) :        -4.514ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.468ns  (logic 5.859ns (40.496%)  route 8.609ns (59.504%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     4.589    Clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.379     4.968 f  counter_reg[1]/Q
                         net (fo=26, routed)          0.786     5.754    counter_reg[1]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.105     5.859 r  state2[8]_i_81/O
                         net (fo=1, routed)           0.000     5.859    state2[8]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.299 r  state2_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.299    state2_reg[8]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.397 r  state2_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.397    state2_reg[8]_i_35_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.495 r  state2_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.495    state2_reg[8]_i_15_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  state2_reg[8]_i_5/CO[3]
                         net (fo=413, routed)         1.001     7.593    counter_new5
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.105     7.698 f  counter_2[4]_i_40/O
                         net (fo=33, routed)          0.984     8.682    p_0_in__0[13]
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.105     8.787 r  state2[2]_i_118/O
                         net (fo=1, routed)           0.283     9.070    state2[2]_i_118_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     9.404 r  state2_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.404    state2_reg[2]_i_72_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.603 r  state2_reg[2]_i_40/O[2]
                         net (fo=3, routed)           0.685    10.288    state2_reg[2]_i_40_n_5
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.244    10.532 r  state2[2]_i_30/O
                         net (fo=1, routed)           0.256    10.787    state2[2]_i_30_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    11.105 r  state2_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.105    state2_reg[2]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.203 r  state2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008    11.211    state2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.309 r  state2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.309    state2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.574 r  state2_reg[6]_i_3/O[1]
                         net (fo=18, routed)          0.646    12.220    state2_reg[6]_i_3_n_6
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.250    12.470 r  counter_new[0]_i_120/O
                         net (fo=1, routed)           0.556    13.026    counter_new[0]_i_120_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    13.355 r  counter_new_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.355    counter_new_reg[0]_i_98_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.453 r  counter_new_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.453    counter_new_reg[0]_i_76_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.718 r  counter_new_reg[0]_i_51/O[1]
                         net (fo=3, routed)           0.276    13.994    counter_new_reg[0]_i_51_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I2_O)        0.250    14.244 r  counter_new[0]_i_75/O
                         net (fo=3, routed)           0.464    14.708    counter_new[0]_i_75_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I3_O)        0.105    14.813 r  counter_new[0]_i_41/O
                         net (fo=1, routed)           0.383    15.196    counter_new[0]_i_41_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.514 r  counter_new_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.514    counter_new_reg[0]_i_21_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    15.694 r  counter_new_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.392    16.086    counter_new_reg[0]_i_4_n_7
    SLICE_X63Y30         LUT4 (Prop_lut4_I0_O)        0.249    16.335 r  counter_new[0]_i_34/O
                         net (fo=1, routed)           0.384    16.719    counter_new[0]_i_34_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    17.137 r  counter_new_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.137    counter_new_reg[0]_i_12_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.235 r  counter_new_reg[0]_i_3/CO[3]
                         net (fo=10, routed)          0.780    18.015    counter_new_reg[0]_i_3_n_0
    SLICE_X62Y32         LUT5 (Prop_lut5_I3_O)        0.105    18.120 f  counter_new[0]_i_1/O
                         net (fo=2, routed)           0.393    18.513    counter_new20_in[0]
    SLICE_X61Y31         LUT6 (Prop_lut6_I2_O)        0.105    18.618 r  state2[3]_i_2/O
                         net (fo=1, routed)           0.334    18.952    state2[3]_i_2_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I1_O)        0.105    19.057 r  state2[3]_i_1/O
                         net (fo=1, routed)           0.000    19.057    counter_new1[3]
    SLICE_X61Y32         FDRE                                         r  state2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.323    14.323    Clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  state2_reg[3]/C
                         clock pessimism              0.225    14.548    
                         clock uncertainty           -0.035    14.513    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.030    14.543    state2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -19.057    
  -------------------------------------------------------------------
                         slack                                 -4.514    

Slack (VIOLATED) :        -4.470ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.423ns  (logic 5.964ns (41.351%)  route 8.459ns (58.649%))
  Logic Levels:           29  (CARRY4=17 LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     4.589    Clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.379     4.968 f  counter_reg[1]/Q
                         net (fo=26, routed)          0.786     5.754    counter_reg[1]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.105     5.859 r  state2[8]_i_81/O
                         net (fo=1, routed)           0.000     5.859    state2[8]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.299 r  state2_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.299    state2_reg[8]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.397 r  state2_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.397    state2_reg[8]_i_35_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.495 r  state2_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.495    state2_reg[8]_i_15_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  state2_reg[8]_i_5/CO[3]
                         net (fo=413, routed)         1.001     7.593    counter_new5
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.105     7.698 f  counter_2[4]_i_40/O
                         net (fo=33, routed)          0.984     8.682    p_0_in__0[13]
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.105     8.787 r  state2[2]_i_118/O
                         net (fo=1, routed)           0.283     9.070    state2[2]_i_118_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     9.404 r  state2_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.404    state2_reg[2]_i_72_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.603 r  state2_reg[2]_i_40/O[2]
                         net (fo=3, routed)           0.685    10.288    state2_reg[2]_i_40_n_5
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.244    10.532 r  state2[2]_i_30/O
                         net (fo=1, routed)           0.256    10.787    state2[2]_i_30_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    11.105 r  state2_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.105    state2_reg[2]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.203 r  state2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008    11.211    state2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.309 r  state2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.309    state2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.574 r  state2_reg[6]_i_3/O[1]
                         net (fo=18, routed)          0.646    12.220    state2_reg[6]_i_3_n_6
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.250    12.470 r  counter_new[0]_i_120/O
                         net (fo=1, routed)           0.556    13.026    counter_new[0]_i_120_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    13.355 r  counter_new_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.355    counter_new_reg[0]_i_98_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.453 r  counter_new_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.453    counter_new_reg[0]_i_76_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.718 r  counter_new_reg[0]_i_51/O[1]
                         net (fo=3, routed)           0.276    13.994    counter_new_reg[0]_i_51_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I2_O)        0.250    14.244 r  counter_new[0]_i_75/O
                         net (fo=3, routed)           0.464    14.708    counter_new[0]_i_75_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I3_O)        0.105    14.813 r  counter_new[0]_i_41/O
                         net (fo=1, routed)           0.383    15.196    counter_new[0]_i_41_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.514 r  counter_new_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.514    counter_new_reg[0]_i_21_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    15.694 r  counter_new_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.392    16.086    counter_new_reg[0]_i_4_n_7
    SLICE_X63Y30         LUT4 (Prop_lut4_I0_O)        0.249    16.335 r  counter_new[0]_i_34/O
                         net (fo=1, routed)           0.384    16.719    counter_new[0]_i_34_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    17.137 r  counter_new_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.137    counter_new_reg[0]_i_12_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.235 r  counter_new_reg[0]_i_3/CO[3]
                         net (fo=10, routed)          0.540    17.775    counter_new_reg[0]_i_3_n_0
    SLICE_X61Y31         LUT5 (Prop_lut5_I4_O)        0.105    17.880 r  state2[8]_i_3/O
                         net (fo=12, routed)          0.323    18.202    state2[8]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I3_O)        0.105    18.307 f  state2[2]_i_2/O
                         net (fo=5, routed)           0.373    18.680    state2[2]_i_2_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.105    18.785 r  state2[5]_i_2/O
                         net (fo=1, routed)           0.122    18.907    state2[5]_i_2_n_0
    SLICE_X62Y30         LUT5 (Prop_lut5_I1_O)        0.105    19.012 r  state2[5]_i_1/O
                         net (fo=1, routed)           0.000    19.012    counter_new1[5]
    SLICE_X62Y30         FDRE                                         r  state2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.322    14.322    Clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  state2_reg[5]/C
                         clock pessimism              0.225    14.547    
                         clock uncertainty           -0.035    14.512    
    SLICE_X62Y30         FDRE (Setup_fdre_C_D)        0.030    14.542    state2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -19.012    
  -------------------------------------------------------------------
                         slack                                 -4.470    

Slack (VIOLATED) :        -4.462ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.418ns  (logic 5.964ns (41.365%)  route 8.454ns (58.635%))
  Logic Levels:           29  (CARRY4=17 LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     4.589    Clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.379     4.968 f  counter_reg[1]/Q
                         net (fo=26, routed)          0.786     5.754    counter_reg[1]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.105     5.859 r  state2[8]_i_81/O
                         net (fo=1, routed)           0.000     5.859    state2[8]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.299 r  state2_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.299    state2_reg[8]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.397 r  state2_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.397    state2_reg[8]_i_35_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.495 r  state2_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.495    state2_reg[8]_i_15_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  state2_reg[8]_i_5/CO[3]
                         net (fo=413, routed)         1.001     7.593    counter_new5
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.105     7.698 f  counter_2[4]_i_40/O
                         net (fo=33, routed)          0.984     8.682    p_0_in__0[13]
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.105     8.787 r  state2[2]_i_118/O
                         net (fo=1, routed)           0.283     9.070    state2[2]_i_118_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     9.404 r  state2_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.404    state2_reg[2]_i_72_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.603 r  state2_reg[2]_i_40/O[2]
                         net (fo=3, routed)           0.685    10.288    state2_reg[2]_i_40_n_5
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.244    10.532 r  state2[2]_i_30/O
                         net (fo=1, routed)           0.256    10.787    state2[2]_i_30_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    11.105 r  state2_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.105    state2_reg[2]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.203 r  state2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008    11.211    state2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.309 r  state2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.309    state2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.574 r  state2_reg[6]_i_3/O[1]
                         net (fo=18, routed)          0.646    12.220    state2_reg[6]_i_3_n_6
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.250    12.470 r  counter_new[0]_i_120/O
                         net (fo=1, routed)           0.556    13.026    counter_new[0]_i_120_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    13.355 r  counter_new_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.355    counter_new_reg[0]_i_98_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.453 r  counter_new_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.453    counter_new_reg[0]_i_76_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.718 r  counter_new_reg[0]_i_51/O[1]
                         net (fo=3, routed)           0.276    13.994    counter_new_reg[0]_i_51_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I2_O)        0.250    14.244 r  counter_new[0]_i_75/O
                         net (fo=3, routed)           0.464    14.708    counter_new[0]_i_75_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I3_O)        0.105    14.813 r  counter_new[0]_i_41/O
                         net (fo=1, routed)           0.383    15.196    counter_new[0]_i_41_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.514 r  counter_new_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.514    counter_new_reg[0]_i_21_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    15.694 r  counter_new_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.392    16.086    counter_new_reg[0]_i_4_n_7
    SLICE_X63Y30         LUT4 (Prop_lut4_I0_O)        0.249    16.335 r  counter_new[0]_i_34/O
                         net (fo=1, routed)           0.384    16.719    counter_new[0]_i_34_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    17.137 r  counter_new_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.137    counter_new_reg[0]_i_12_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.235 r  counter_new_reg[0]_i_3/CO[3]
                         net (fo=10, routed)          0.540    17.775    counter_new_reg[0]_i_3_n_0
    SLICE_X61Y31         LUT5 (Prop_lut5_I4_O)        0.105    17.880 r  state2[8]_i_3/O
                         net (fo=12, routed)          0.323    18.202    state2[8]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I3_O)        0.105    18.307 r  state2[2]_i_2/O
                         net (fo=5, routed)           0.377    18.684    state2[2]_i_2_n_0
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.105    18.789 r  state2[4]_i_2/O
                         net (fo=1, routed)           0.113    18.902    state2[4]_i_2_n_0
    SLICE_X61Y32         LUT5 (Prop_lut5_I1_O)        0.105    19.007 r  state2[4]_i_1/O
                         net (fo=1, routed)           0.000    19.007    counter_new1[4]
    SLICE_X61Y32         FDRE                                         r  state2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.323    14.323    Clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  state2_reg[4]/C
                         clock pessimism              0.225    14.548    
                         clock uncertainty           -0.035    14.513    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.032    14.545    state2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -19.007    
  -------------------------------------------------------------------
                         slack                                 -4.462    

Slack (VIOLATED) :        -4.457ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.410ns  (logic 5.859ns (40.660%)  route 8.551ns (59.340%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     4.589    Clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.379     4.968 f  counter_reg[1]/Q
                         net (fo=26, routed)          0.786     5.754    counter_reg[1]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.105     5.859 r  state2[8]_i_81/O
                         net (fo=1, routed)           0.000     5.859    state2[8]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.299 r  state2_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.299    state2_reg[8]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.397 r  state2_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.397    state2_reg[8]_i_35_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.495 r  state2_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.495    state2_reg[8]_i_15_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  state2_reg[8]_i_5/CO[3]
                         net (fo=413, routed)         1.001     7.593    counter_new5
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.105     7.698 f  counter_2[4]_i_40/O
                         net (fo=33, routed)          0.984     8.682    p_0_in__0[13]
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.105     8.787 r  state2[2]_i_118/O
                         net (fo=1, routed)           0.283     9.070    state2[2]_i_118_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     9.404 r  state2_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.404    state2_reg[2]_i_72_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.603 r  state2_reg[2]_i_40/O[2]
                         net (fo=3, routed)           0.685    10.288    state2_reg[2]_i_40_n_5
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.244    10.532 r  state2[2]_i_30/O
                         net (fo=1, routed)           0.256    10.787    state2[2]_i_30_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    11.105 r  state2_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.105    state2_reg[2]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.203 r  state2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008    11.211    state2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.309 r  state2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.309    state2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.574 r  state2_reg[6]_i_3/O[1]
                         net (fo=18, routed)          0.646    12.220    state2_reg[6]_i_3_n_6
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.250    12.470 r  counter_new[0]_i_120/O
                         net (fo=1, routed)           0.556    13.026    counter_new[0]_i_120_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    13.355 r  counter_new_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.355    counter_new_reg[0]_i_98_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.453 r  counter_new_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.453    counter_new_reg[0]_i_76_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.718 r  counter_new_reg[0]_i_51/O[1]
                         net (fo=3, routed)           0.276    13.994    counter_new_reg[0]_i_51_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I2_O)        0.250    14.244 r  counter_new[0]_i_75/O
                         net (fo=3, routed)           0.464    14.708    counter_new[0]_i_75_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I3_O)        0.105    14.813 r  counter_new[0]_i_41/O
                         net (fo=1, routed)           0.383    15.196    counter_new[0]_i_41_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.514 r  counter_new_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.514    counter_new_reg[0]_i_21_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    15.694 r  counter_new_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.392    16.086    counter_new_reg[0]_i_4_n_7
    SLICE_X63Y30         LUT4 (Prop_lut4_I0_O)        0.249    16.335 r  counter_new[0]_i_34/O
                         net (fo=1, routed)           0.384    16.719    counter_new[0]_i_34_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    17.137 r  counter_new_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.137    counter_new_reg[0]_i_12_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.235 r  counter_new_reg[0]_i_3/CO[3]
                         net (fo=10, routed)          0.692    17.927    counter_new_reg[0]_i_3_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I3_O)        0.105    18.032 r  state2[9]_i_9/O
                         net (fo=2, routed)           0.641    18.673    counter_new20_in[5]
    SLICE_X65Y30         LUT5 (Prop_lut5_I0_O)        0.105    18.778 r  state2[6]_i_2/O
                         net (fo=1, routed)           0.116    18.894    state2[6]_i_2_n_0
    SLICE_X65Y30         LUT5 (Prop_lut5_I1_O)        0.105    18.999 r  state2[6]_i_1/O
                         net (fo=1, routed)           0.000    18.999    counter_new1[6]
    SLICE_X65Y30         FDRE                                         r  state2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.322    14.322    Clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  state2_reg[6]/C
                         clock pessimism              0.225    14.547    
                         clock uncertainty           -0.035    14.512    
    SLICE_X65Y30         FDRE (Setup_fdre_C_D)        0.030    14.542    state2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -18.999    
  -------------------------------------------------------------------
                         slack                                 -4.457    

Slack (VIOLATED) :        -4.342ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.269ns  (logic 6.074ns (42.567%)  route 8.195ns (57.433%))
  Logic Levels:           27  (CARRY4=15 LUT2=1 LUT3=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     4.589    Clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.379     4.968 f  counter_reg[1]/Q
                         net (fo=26, routed)          0.786     5.754    counter_reg[1]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.105     5.859 r  state2[8]_i_81/O
                         net (fo=1, routed)           0.000     5.859    state2[8]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.299 r  state2_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.299    state2_reg[8]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.397 r  state2_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.397    state2_reg[8]_i_35_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.495 r  state2_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.495    state2_reg[8]_i_15_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  state2_reg[8]_i_5/CO[3]
                         net (fo=413, routed)         1.001     7.593    counter_new5
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.105     7.698 r  counter_2[4]_i_40/O
                         net (fo=33, routed)          0.643     8.341    p_0_in__0[13]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.105     8.446 r  counter_2[4]_i_88/O
                         net (fo=1, routed)           0.736     9.183    counter_2[4]_i_88_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     9.601 r  counter_2_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.008     9.609    counter_2_reg[4]_i_30_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.809 r  counter_2_reg[4]_i_42/O[2]
                         net (fo=3, routed)           0.851    10.660    counter_2_reg[4]_i_42_n_5
    SLICE_X54Y29         LUT3 (Prop_lut3_I1_O)        0.253    10.913 r  counter_2[4]_i_122/O
                         net (fo=2, routed)           0.134    11.047    counter_2[4]_i_122_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I3_O)        0.105    11.152 r  counter_2[4]_i_45/O
                         net (fo=2, routed)           0.656    11.809    counter_2[4]_i_45_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.105    11.914 r  counter_2[4]_i_49/O
                         net (fo=1, routed)           0.000    11.914    counter_2[4]_i_49_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.358 r  counter_2_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.358    counter_2_reg[4]_i_17_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.458 r  counter_2_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.458    counter_2_reg[0]_i_47_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.715 r  counter_2_reg[0]_i_26/O[1]
                         net (fo=15, routed)          0.514    13.229    counter_2_reg[0]_i_26_n_6
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.245    13.474 r  counter_2[0]_i_151/O
                         net (fo=1, routed)           0.396    13.870    counter_2[0]_i_151_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.362    14.232 r  counter_2_reg[0]_i_113/O[3]
                         net (fo=3, routed)           0.261    14.493    counter_2_reg[0]_i_113_n_4
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.257    14.750 r  counter_2[0]_i_70/O
                         net (fo=1, routed)           0.487    15.237    counter_2[0]_i_70_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.555 r  counter_2_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.555    counter_2_reg[0]_i_37_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.820 r  counter_2_reg[0]_i_16/O[1]
                         net (fo=3, routed)           0.770    16.590    counter_2_reg[0]_i_16_n_6
    SLICE_X46Y28         LUT6 (Prop_lut6_I3_O)        0.250    16.840 r  counter_2[0]_i_65/O
                         net (fo=1, routed)           0.000    16.840    counter_2[0]_i_65_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.154 r  counter_2_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.154    counter_2_reg[0]_i_28_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.254 r  counter_2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.254    counter_2_reg[0]_i_9_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    17.445 r  counter_2_reg[0]_i_4/CO[2]
                         net (fo=3, routed)           0.475    17.920    counter_2_reg[0]_i_4_n_1
    SLICE_X50Y30         LUT5 (Prop_lut5_I3_O)        0.252    18.172 f  counter_2[0]_i_1/O
                         net (fo=2, routed)           0.230    18.402    counter_2[0]_i_1_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.105    18.507 r  counter_2[4]_i_2/O
                         net (fo=2, routed)           0.246    18.753    counter_2[4]_i_2_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.105    18.858 r  counter_2[4]_i_1/O
                         net (fo=1, routed)           0.000    18.858    counter_2[4]_i_1_n_0
    SLICE_X50Y31         FDRE                                         r  counter_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.255    14.255    Clk_IBUF_BUFG
    SLICE_X50Y31         FDRE                                         r  counter_2_reg[4]/C
                         clock pessimism              0.225    14.480    
                         clock uncertainty           -0.035    14.445    
    SLICE_X50Y31         FDRE (Setup_fdre_C_D)        0.072    14.517    counter_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -18.858    
  -------------------------------------------------------------------
                         slack                                 -4.342    

Slack (VIOLATED) :        -4.337ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.267ns  (logic 6.074ns (42.574%)  route 8.193ns (57.426%))
  Logic Levels:           27  (CARRY4=15 LUT2=1 LUT3=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     4.589    Clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.379     4.968 f  counter_reg[1]/Q
                         net (fo=26, routed)          0.786     5.754    counter_reg[1]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.105     5.859 r  state2[8]_i_81/O
                         net (fo=1, routed)           0.000     5.859    state2[8]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.299 r  state2_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.299    state2_reg[8]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.397 r  state2_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.397    state2_reg[8]_i_35_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.495 r  state2_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.495    state2_reg[8]_i_15_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  state2_reg[8]_i_5/CO[3]
                         net (fo=413, routed)         1.001     7.593    counter_new5
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.105     7.698 r  counter_2[4]_i_40/O
                         net (fo=33, routed)          0.643     8.341    p_0_in__0[13]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.105     8.446 r  counter_2[4]_i_88/O
                         net (fo=1, routed)           0.736     9.183    counter_2[4]_i_88_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     9.601 r  counter_2_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.008     9.609    counter_2_reg[4]_i_30_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.809 r  counter_2_reg[4]_i_42/O[2]
                         net (fo=3, routed)           0.851    10.660    counter_2_reg[4]_i_42_n_5
    SLICE_X54Y29         LUT3 (Prop_lut3_I1_O)        0.253    10.913 r  counter_2[4]_i_122/O
                         net (fo=2, routed)           0.134    11.047    counter_2[4]_i_122_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I3_O)        0.105    11.152 r  counter_2[4]_i_45/O
                         net (fo=2, routed)           0.656    11.809    counter_2[4]_i_45_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.105    11.914 r  counter_2[4]_i_49/O
                         net (fo=1, routed)           0.000    11.914    counter_2[4]_i_49_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.358 r  counter_2_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.358    counter_2_reg[4]_i_17_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.458 r  counter_2_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.458    counter_2_reg[0]_i_47_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.715 r  counter_2_reg[0]_i_26/O[1]
                         net (fo=15, routed)          0.514    13.229    counter_2_reg[0]_i_26_n_6
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.245    13.474 r  counter_2[0]_i_151/O
                         net (fo=1, routed)           0.396    13.870    counter_2[0]_i_151_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.362    14.232 r  counter_2_reg[0]_i_113/O[3]
                         net (fo=3, routed)           0.261    14.493    counter_2_reg[0]_i_113_n_4
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.257    14.750 r  counter_2[0]_i_70/O
                         net (fo=1, routed)           0.487    15.237    counter_2[0]_i_70_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.555 r  counter_2_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    15.555    counter_2_reg[0]_i_37_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    15.820 r  counter_2_reg[0]_i_16/O[1]
                         net (fo=3, routed)           0.770    16.590    counter_2_reg[0]_i_16_n_6
    SLICE_X46Y28         LUT6 (Prop_lut6_I3_O)        0.250    16.840 r  counter_2[0]_i_65/O
                         net (fo=1, routed)           0.000    16.840    counter_2[0]_i_65_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    17.154 r  counter_2_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.154    counter_2_reg[0]_i_28_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.254 r  counter_2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.254    counter_2_reg[0]_i_9_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    17.445 r  counter_2_reg[0]_i_4/CO[2]
                         net (fo=3, routed)           0.467    17.912    counter_2_reg[0]_i_4_n_1
    SLICE_X50Y30         LUT5 (Prop_lut5_I4_O)        0.252    18.164 r  counter_2[4]_i_4/O
                         net (fo=6, routed)           0.360    18.524    counter_2[4]_i_4_n_0
    SLICE_X50Y31         LUT5 (Prop_lut5_I3_O)        0.105    18.629 r  counter_2[2]_i_2/O
                         net (fo=1, routed)           0.122    18.751    counter_2[2]_i_2_n_0
    SLICE_X50Y31         LUT5 (Prop_lut5_I1_O)        0.105    18.856 r  counter_2[2]_i_1/O
                         net (fo=1, routed)           0.000    18.856    counter_2[2]_i_1_n_0
    SLICE_X50Y31         FDRE                                         r  counter_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.255    14.255    Clk_IBUF_BUFG
    SLICE_X50Y31         FDRE                                         r  counter_2_reg[2]/C
                         clock pessimism              0.225    14.480    
                         clock uncertainty           -0.035    14.445    
    SLICE_X50Y31         FDRE (Setup_fdre_C_D)        0.074    14.519    counter_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -18.856    
  -------------------------------------------------------------------
                         slack                                 -4.337    

Slack (VIOLATED) :        -4.288ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.240ns  (logic 5.859ns (41.144%)  route 8.381ns (58.856%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     4.589    Clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.379     4.968 f  counter_reg[1]/Q
                         net (fo=26, routed)          0.786     5.754    counter_reg[1]
    SLICE_X57Y16         LUT2 (Prop_lut2_I0_O)        0.105     5.859 r  state2[8]_i_81/O
                         net (fo=1, routed)           0.000     5.859    state2[8]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.299 r  state2_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.299    state2_reg[8]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.397 r  state2_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.397    state2_reg[8]_i_35_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.495 r  state2_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.495    state2_reg[8]_i_15_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.593 r  state2_reg[8]_i_5/CO[3]
                         net (fo=413, routed)         1.001     7.593    counter_new5
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.105     7.698 f  counter_2[4]_i_40/O
                         net (fo=33, routed)          0.984     8.682    p_0_in__0[13]
    SLICE_X63Y23         LUT6 (Prop_lut6_I2_O)        0.105     8.787 r  state2[2]_i_118/O
                         net (fo=1, routed)           0.283     9.070    state2[2]_i_118_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     9.404 r  state2_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.404    state2_reg[2]_i_72_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.603 r  state2_reg[2]_i_40/O[2]
                         net (fo=3, routed)           0.685    10.288    state2_reg[2]_i_40_n_5
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.244    10.532 r  state2[2]_i_30/O
                         net (fo=1, routed)           0.256    10.787    state2[2]_i_30_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    11.105 r  state2_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.105    state2_reg[2]_i_13_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.203 r  state2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008    11.211    state2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.309 r  state2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.309    state2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.574 r  state2_reg[6]_i_3/O[1]
                         net (fo=18, routed)          0.646    12.220    state2_reg[6]_i_3_n_6
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.250    12.470 r  counter_new[0]_i_120/O
                         net (fo=1, routed)           0.556    13.026    counter_new[0]_i_120_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    13.355 r  counter_new_reg[0]_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.355    counter_new_reg[0]_i_98_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.453 r  counter_new_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.453    counter_new_reg[0]_i_76_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.718 r  counter_new_reg[0]_i_51/O[1]
                         net (fo=3, routed)           0.276    13.994    counter_new_reg[0]_i_51_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I2_O)        0.250    14.244 r  counter_new[0]_i_75/O
                         net (fo=3, routed)           0.464    14.708    counter_new[0]_i_75_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I3_O)        0.105    14.813 r  counter_new[0]_i_41/O
                         net (fo=1, routed)           0.383    15.196    counter_new[0]_i_41_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    15.514 r  counter_new_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.514    counter_new_reg[0]_i_21_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    15.694 r  counter_new_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.392    16.086    counter_new_reg[0]_i_4_n_7
    SLICE_X63Y30         LUT4 (Prop_lut4_I0_O)        0.249    16.335 r  counter_new[0]_i_34/O
                         net (fo=1, routed)           0.384    16.719    counter_new[0]_i_34_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    17.137 r  counter_new_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.137    counter_new_reg[0]_i_12_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.235 r  counter_new_reg[0]_i_3/CO[3]
                         net (fo=10, routed)          0.540    17.775    counter_new_reg[0]_i_3_n_0
    SLICE_X61Y31         LUT5 (Prop_lut5_I4_O)        0.105    17.880 r  state2[8]_i_3/O
                         net (fo=12, routed)          0.323    18.202    state2[8]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I3_O)        0.105    18.307 r  state2[2]_i_2/O
                         net (fo=5, routed)           0.417    18.724    state2[2]_i_2_n_0
    SLICE_X61Y31         LUT5 (Prop_lut5_I1_O)        0.105    18.829 r  state2[2]_i_1/O
                         net (fo=1, routed)           0.000    18.829    counter_new1[2]
    SLICE_X61Y31         FDRE                                         r  state2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.322    14.322    Clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  state2_reg[2]/C
                         clock pessimism              0.225    14.547    
                         clock uncertainty           -0.035    14.512    
    SLICE_X61Y31         FDRE (Setup_fdre_C_D)        0.030    14.542    state2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -18.829    
  -------------------------------------------------------------------
                         slack                                 -4.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.256ns (64.558%)  route 0.141ns (35.442%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.438    Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  counter_reg[16]/Q
                         net (fo=19, routed)          0.141     1.720    counter_reg[16]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    counter_reg[16]_i_1_n_7
    SLICE_X57Y24         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.821     1.948    Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.105     1.543    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.256ns (63.460%)  route 0.147ns (36.540%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.556     1.439    Clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter_reg[12]/Q
                         net (fo=19, routed)          0.147     1.728    counter_reg[12]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    counter_reg[12]_i_1_n_7
    SLICE_X57Y23         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.822     1.949    Clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.105     1.544    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.249ns (60.272%)  route 0.164ns (39.728%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.438    Clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  counter_reg[23]/Q
                         net (fo=23, routed)          0.164     1.743    counter_reg[23]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    counter_reg[20]_i_1_n_4
    SLICE_X57Y25         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.821     1.948    Clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y25         FDRE (Hold_fdre_C_D)         0.105     1.543    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.252ns (60.394%)  route 0.165ns (39.606%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.556     1.439    Clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter_reg[14]/Q
                         net (fo=27, routed)          0.165     1.745    counter_reg[14]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    counter_reg[12]_i_1_n_5
    SLICE_X57Y23         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.822     1.949    Clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.105     1.544    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.252ns (60.122%)  route 0.167ns (39.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.558     1.441    Clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  counter_reg[6]/Q
                         net (fo=23, routed)          0.167     1.749    counter_reg[6]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    counter_reg[4]_i_1_n_5
    SLICE_X57Y21         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.825     1.952    Clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.105     1.546    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.685%)  route 0.166ns (39.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.438    Clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  counter_reg[20]/Q
                         net (fo=18, routed)          0.166     1.745    counter_reg[20]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    counter_reg[20]_i_1_n_7
    SLICE_X57Y25         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.821     1.948    Clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y25         FDRE (Hold_fdre_C_D)         0.105     1.543    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.249ns (58.710%)  route 0.175ns (41.290%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.556     1.439    Clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter_reg[15]/Q
                         net (fo=24, routed)          0.175     1.755    counter_reg[15]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    counter_reg[12]_i_1_n_4
    SLICE_X57Y23         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.822     1.949    Clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.105     1.544    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.249ns (58.626%)  route 0.176ns (41.374%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.556     1.439    Clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter_reg[27]/Q
                         net (fo=28, routed)          0.176     1.756    counter_reg[27]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    counter_reg[24]_i_1_n_4
    SLICE_X57Y26         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.822     1.949    Clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  counter_reg[27]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.105     1.544    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.256ns (59.979%)  route 0.171ns (40.021%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.558     1.441    Clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  counter_reg[28]/Q
                         net (fo=25, routed)          0.171     1.753    counter_reg[28]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    counter_reg[28]_i_1_n_7
    SLICE_X57Y27         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.824     1.951    Clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X57Y27         FDRE (Hold_fdre_C_D)         0.105     1.546    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.532%)  route 0.174ns (40.468%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.556     1.439    Clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  counter_reg[24]/Q
                         net (fo=17, routed)          0.174     1.754    counter_reg[24]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    counter_reg[24]_i_1_n_7
    SLICE_X57Y26         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.822     1.949    Clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.105     1.544    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y31   counter_2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y31   counter_2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y30   counter_2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y22   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y17   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y23   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y23   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y23   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y23   counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   state2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y30   state2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   state2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   state2_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   state2_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   counter_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   counter_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y31   counter_2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y31   counter_2_reg[1]/C



