Command: vcs -full64 -l comp.log -sverilog -debug_access+all -kdb -lca -P /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/novas.tab \
/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a \
../rtl/mod10_counter.v +incdir+../env +incdir+../env_lib +incdir+../test ../env_lib/mod_if.sv \
../test/mod_pkg.sv ../test/top.sv
                         Chronologic VCS (TM)
       Version T-2022.06-SP1_Full64 -- Thu Jun 27 15:45:02 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file '../rtl/mod10_counter.v'
Parsing design file '../env_lib/mod_if.sv'
Parsing design file '../test/mod_pkg.sv'
Parsing included file '../env_lib/mod_trans.sv'.
Back to file '../test/mod_pkg.sv'.
Parsing included file '../env_lib/mod_gen.sv'.
Back to file '../test/mod_pkg.sv'.
Parsing included file '../env_lib/mod_wr_drv.sv'.
Back to file '../test/mod_pkg.sv'.
Parsing included file '../env_lib/mod_wr_mon.sv'.
Back to file '../test/mod_pkg.sv'.
Parsing included file '../env_lib/mod_rd_mon.sv'.
Back to file '../test/mod_pkg.sv'.
Parsing included file '../env_lib/mod_model.sv'.
Back to file '../test/mod_pkg.sv'.
Parsing included file '../env_lib/mod_sb.sv'.
Back to file '../test/mod_pkg.sv'.
Parsing included file '../env/mod_env.sv'.
Back to file '../test/mod_pkg.sv'.
Parsing included file '../test/test.sv'.
Back to file '../test/mod_pkg.sv'.
Parsing design file '../test/top.sv'
Top Level Modules:
       top
No TimeScale specified
Starting vcs inline pass...

5 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module mod10_counter
recompiling module mod_if
recompiling package mod_pkg
recompiling module top
All of 5 modules done
make[1]: Entering directory '/home1/BPRN08/VegiJ/VLSI_RN/SV_LABS/mini_project/modulo_10_load_up_down_counter/sim/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib -L/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _1104495_archive_1.so \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a \
-lvcsnew -lsimprofile -luclinative /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/vcs_save_restore_new.o /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home1/BPRN08/VegiJ/VLSI_RN/SV_LABS/mini_project/modulo_10_load_up_down_counter/sim/csrc' \

CPU time: .654 seconds to compile + .524 seconds to elab + .429 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
