/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [9:0] _02_;
  reg [6:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [18:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire [7:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [27:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_67z;
  wire [4:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_72z;
  wire celloutsig_0_77z;
  wire [2:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [36:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = !(in_data[140] ? in_data[179] : in_data[99]);
  assign celloutsig_0_48z = ~celloutsig_0_9z;
  assign celloutsig_1_5z = ~in_data[102];
  assign celloutsig_1_9z = ~celloutsig_1_1z[2];
  assign celloutsig_0_41z = ~((celloutsig_0_39z[1] | celloutsig_0_38z) & (celloutsig_0_0z | celloutsig_0_34z));
  assign celloutsig_0_57z = ~((celloutsig_0_24z | celloutsig_0_16z[7]) & (celloutsig_0_43z | celloutsig_0_47z[5]));
  assign celloutsig_0_67z = ~((celloutsig_0_54z[4] | celloutsig_0_23z[4]) & (celloutsig_0_57z | celloutsig_0_5z));
  assign celloutsig_0_8z = ~((in_data[31] | celloutsig_0_2z) & (celloutsig_0_2z | celloutsig_0_3z));
  assign celloutsig_0_10z = ~((in_data[50] | celloutsig_0_9z) & (celloutsig_0_6z | celloutsig_0_6z));
  assign celloutsig_0_30z = in_data[95] ^ celloutsig_0_29z[12];
  assign celloutsig_0_35z = celloutsig_0_30z ^ _00_;
  assign celloutsig_0_70z = celloutsig_0_42z ^ celloutsig_0_8z;
  assign celloutsig_1_16z = celloutsig_1_6z[1] ^ celloutsig_1_8z[6];
  reg [2:0] _17_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 3'h0;
    else _17_ <= { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_6z };
  assign { _01_[2:1], _00_ } = _17_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 10'h000;
    else _02_ <= { celloutsig_0_7z[0], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_14z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_7z[1:0], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_29z = { celloutsig_0_16z[6], celloutsig_0_16z[3:0], celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_23z } / { 1'h1, _02_[8:0], celloutsig_0_15z, _03_, celloutsig_0_5z };
  assign celloutsig_1_13z = { celloutsig_1_8z[2], celloutsig_1_11z, celloutsig_1_3z } / { 1'h1, celloutsig_1_1z[1:0] };
  assign celloutsig_0_46z = { celloutsig_0_5z, celloutsig_0_40z, celloutsig_0_3z } / { 1'h1, in_data[52:51] };
  assign celloutsig_0_23z = _03_[5:0] / { 1'h1, _03_[2:1], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } == { in_data[188:170], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_1z[5], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_16z } == { in_data[182:162], celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_0_12z = { in_data[9:0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z } == { celloutsig_0_4z, _01_[2:1], _00_, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_5z, _01_[2:1], _00_, celloutsig_0_0z };
  assign celloutsig_0_24z = { in_data[44:30], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_13z } == { celloutsig_0_21z, celloutsig_0_21z, _01_[2:1], _00_, celloutsig_0_14z, celloutsig_0_13z, _01_[2:1], _00_, _01_[2:1], _00_, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_25z = { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_14z } == { celloutsig_0_21z, celloutsig_0_0z, _01_[2:1], _00_ };
  assign celloutsig_0_58z = { celloutsig_0_8z, celloutsig_0_36z, celloutsig_0_33z, celloutsig_0_48z, celloutsig_0_9z, celloutsig_0_48z, celloutsig_0_35z, celloutsig_0_35z } >= { celloutsig_0_29z[11:2], celloutsig_0_22z };
  assign celloutsig_0_21z = _03_[5:0] >= { celloutsig_0_16z[7:5], celloutsig_0_16z[6], celloutsig_0_16z[3], celloutsig_0_0z };
  assign celloutsig_0_42z = { _03_[5:0], _01_[2:1], _00_, celloutsig_0_10z } > { celloutsig_0_10z, celloutsig_0_16z[8:5], celloutsig_0_16z[6], celloutsig_0_16z[3:0] };
  assign celloutsig_0_53z = { celloutsig_0_39z[4:2], celloutsig_0_24z } > { _03_[5:3], celloutsig_0_1z };
  assign celloutsig_0_64z = { celloutsig_0_56z, celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_26z } > celloutsig_0_31z[3:0];
  assign celloutsig_0_77z = { celloutsig_0_23z[5:3], celloutsig_0_38z, celloutsig_0_37z, celloutsig_0_63z } > { celloutsig_0_51z[4], celloutsig_0_22z, celloutsig_0_42z, celloutsig_0_55z, celloutsig_0_37z, celloutsig_0_72z };
  assign celloutsig_0_19z = { celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_6z } > _02_[9:7];
  assign celloutsig_0_2z = { in_data[0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } > in_data[20:12];
  assign celloutsig_0_0z = in_data[14:6] <= in_data[70:62];
  assign celloutsig_0_38z = celloutsig_0_29z[11:8] <= { celloutsig_0_33z[2:1], celloutsig_0_30z, celloutsig_0_13z };
  assign celloutsig_0_45z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_41z, celloutsig_0_4z, celloutsig_0_0z } <= { celloutsig_0_30z, celloutsig_0_5z, celloutsig_0_33z };
  assign celloutsig_0_6z = in_data[55:39] <= { in_data[56:42], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_83z = { celloutsig_0_67z, celloutsig_0_72z, celloutsig_0_53z, celloutsig_0_23z, celloutsig_0_40z, celloutsig_0_9z, celloutsig_0_60z } <= { celloutsig_0_31z[5:0], celloutsig_0_63z, celloutsig_0_61z, celloutsig_0_49z, celloutsig_0_6z, celloutsig_0_49z, celloutsig_0_24z };
  assign celloutsig_0_43z = celloutsig_0_18z & ~(celloutsig_0_13z);
  assign celloutsig_0_60z = celloutsig_0_56z & ~(celloutsig_0_43z);
  assign celloutsig_0_27z = celloutsig_0_4z & ~(celloutsig_0_24z);
  assign celloutsig_0_37z = { celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z } % { 1'h1, _02_[7:3], celloutsig_0_6z, celloutsig_0_21z };
  assign celloutsig_0_47z = { celloutsig_0_46z[1:0], celloutsig_0_5z, celloutsig_0_27z, _01_[2:1], _00_, celloutsig_0_41z } % { 1'h1, _03_[5:1], celloutsig_0_3z, celloutsig_0_36z };
  assign celloutsig_1_2z = { in_data[131:126], celloutsig_1_0z } % { 1'h1, in_data[161:156] };
  assign celloutsig_1_6z = { in_data[167:154], celloutsig_1_3z } % { 1'h1, in_data[180:174], celloutsig_1_2z };
  assign celloutsig_0_31z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_15z } * { _02_[4:1], celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_30z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } * in_data[112:99];
  assign celloutsig_0_56z = { celloutsig_0_23z[1], _03_ } != celloutsig_0_29z[16:9];
  assign celloutsig_0_22z = { in_data[36:27], celloutsig_0_5z } != { celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_36z = { celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_6z, celloutsig_0_16z[8:5], celloutsig_0_16z[6], celloutsig_0_16z[3:0], celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_22z } !== { celloutsig_0_23z[4:0], celloutsig_0_31z, celloutsig_0_21z, _01_[2:1], _00_, celloutsig_0_12z };
  assign celloutsig_0_54z = ~ in_data[74:47];
  assign celloutsig_0_68z = ~ { celloutsig_0_15z, celloutsig_0_44z, celloutsig_0_10z, celloutsig_0_41z, celloutsig_0_62z };
  assign celloutsig_1_8z = ~ celloutsig_1_6z[8:2];
  assign celloutsig_0_44z = | { _03_[4], celloutsig_0_21z, celloutsig_0_8z };
  assign celloutsig_0_59z = | { celloutsig_0_37z[5:1], celloutsig_0_22z };
  assign celloutsig_0_40z = ^ { celloutsig_0_37z[4:0], celloutsig_0_2z };
  assign celloutsig_0_5z = ^ in_data[16:14];
  assign celloutsig_0_69z = ^ { celloutsig_0_34z, celloutsig_0_63z, celloutsig_0_19z, celloutsig_0_61z, celloutsig_0_68z, celloutsig_0_59z, celloutsig_0_48z, celloutsig_0_63z, celloutsig_0_64z, celloutsig_0_31z, celloutsig_0_53z, celloutsig_0_48z, celloutsig_0_56z };
  assign celloutsig_1_11z = ^ { celloutsig_1_8z[4], celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_13z = ^ { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_14z = ^ { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_51z = celloutsig_0_29z[5:0] >> { in_data[8:5], celloutsig_0_25z, celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_6z[9:7] >> { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_17z = { celloutsig_1_7z[12:1], celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_13z } >> { in_data[136:101], celloutsig_1_16z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z } << { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_82z = { celloutsig_0_23z[5:3], celloutsig_0_72z, celloutsig_0_58z, celloutsig_0_62z, celloutsig_0_38z, celloutsig_0_30z, celloutsig_0_69z } << { celloutsig_0_16z[5], celloutsig_0_16z[6], celloutsig_0_16z[3], celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_40z, celloutsig_0_77z, celloutsig_0_43z, celloutsig_0_21z };
  assign celloutsig_1_1z = in_data[122:117] <<< in_data[180:175];
  assign celloutsig_1_19z = in_data[159:144] <<< { celloutsig_1_17z[25:20], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_33z = { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_27z } >>> { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_39z = { _02_[8:7], celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_35z } >>> { celloutsig_0_8z, celloutsig_0_23z };
  assign celloutsig_1_15z = { celloutsig_1_6z[4:2], celloutsig_1_5z } >>> celloutsig_1_7z[11:8];
  assign celloutsig_0_32z = ~((celloutsig_0_31z[7] & celloutsig_0_22z) | celloutsig_0_6z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_2z) | celloutsig_0_2z);
  assign celloutsig_0_4z = ~((celloutsig_0_2z & celloutsig_0_1z) | celloutsig_0_3z);
  assign celloutsig_0_62z = ~((celloutsig_0_58z & celloutsig_0_36z) | celloutsig_0_23z[1]);
  assign celloutsig_1_14z = ~((celloutsig_1_5z & celloutsig_1_9z) | celloutsig_1_1z[5]);
  assign celloutsig_0_15z = ~((celloutsig_0_9z & celloutsig_0_1z) | celloutsig_0_4z);
  assign celloutsig_0_18z = ~((in_data[34] & celloutsig_0_10z) | celloutsig_0_10z);
  assign celloutsig_0_26z = ~((celloutsig_0_23z[3] & celloutsig_0_19z) | celloutsig_0_13z);
  assign celloutsig_0_34z = ~((celloutsig_0_10z & celloutsig_0_9z) | (celloutsig_0_13z & celloutsig_0_22z));
  assign celloutsig_0_49z = ~((celloutsig_0_25z & celloutsig_0_32z) | (celloutsig_0_44z & _01_[1]));
  assign celloutsig_0_55z = ~((celloutsig_0_1z & celloutsig_0_46z[2]) | (celloutsig_0_18z & celloutsig_0_48z));
  assign celloutsig_0_61z = ~((celloutsig_0_40z & celloutsig_0_46z[1]) | (celloutsig_0_33z[3] & celloutsig_0_19z));
  assign celloutsig_0_63z = ~((celloutsig_0_44z & celloutsig_0_18z) | (celloutsig_0_5z & celloutsig_0_5z));
  assign celloutsig_0_72z = ~((celloutsig_0_45z & celloutsig_0_70z) | (celloutsig_0_22z & celloutsig_0_42z));
  assign celloutsig_0_9z = ~((celloutsig_0_6z & celloutsig_0_0z) | (celloutsig_0_2z & celloutsig_0_2z));
  assign celloutsig_0_1z = ~((in_data[22] & in_data[72]) | (celloutsig_0_0z & in_data[94]));
  assign { celloutsig_0_16z[0], celloutsig_0_16z[5], celloutsig_0_16z[3:1], celloutsig_0_16z[8:6] } = ~ { celloutsig_0_15z, celloutsig_0_14z, _01_[2:1], _00_, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z };
  assign _01_[0] = _00_;
  assign celloutsig_0_16z[4] = celloutsig_0_16z[6];
  assign { out_data[128], out_data[111:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
