Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Apr 27 14:09:34 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file encryption_top_timing_summary_routed.rpt -pb encryption_top_timing_summary_routed.pb -rpx encryption_top_timing_summary_routed.rpx -warn_on_violation
| Design       : encryption_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  194         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (65)
6. checking no_output_delay (129)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.062        0.000                      0                 9261        0.024        0.000                      0                 9261        4.500        0.000                       0                  4763  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.062        0.000                      0                 9261        0.024        0.000                      0                 9261        4.500        0.000                       0                  4763  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.739ns  (logic 1.808ns (18.565%)  route 7.931ns (81.435%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.592     4.661    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y127        FDCE                                         r  key_exp_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDCE (Prop_fdce_C_Q)         0.456     5.117 r  key_exp_inst/count_reg[0]/Q
                         net (fo=135, routed)         1.243     6.360    key_exp_inst/count[0]
    SLICE_X47Y125        LUT4 (Prop_lut4_I3_O)        0.152     6.512 r  key_exp_inst/round_keys[4][127]_i_2/O
                         net (fo=227, routed)         1.298     7.810    key_exp_inst/round_keys[4][127]_i_2_n_0
    SLICE_X45Y109        LUT4 (Prop_lut4_I0_O)        0.332     8.142 f  key_exp_inst/g0_b0_i_37/O
                         net (fo=1, routed)           0.484     8.626    key_exp_inst/g0_b0_i_37_n_0
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124     8.750 f  key_exp_inst/g0_b0_i_24/O
                         net (fo=1, routed)           0.573     9.324    key_exp_inst/g0_b0_i_24_n_0
    SLICE_X45Y110        LUT3 (Prop_lut3_I2_O)        0.124     9.448 r  key_exp_inst/g0_b0_i_6/O
                         net (fo=33, routed)          1.068    10.515    key_exp_inst/g0_b0_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  key_exp_inst/g2_b2/O
                         net (fo=1, routed)           0.606    11.245    key_exp_inst/g2_b2_n_0
    SLICE_X48Y108        LUT5 (Prop_lut5_I0_O)        0.124    11.369 r  key_exp_inst/round_keys[1][98]_i_3/O
                         net (fo=1, routed)           0.298    11.667    key_exp_inst/round_keys[1][98]_i_3_n_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.791 r  key_exp_inst/round_keys[1][98]_i_2/O
                         net (fo=12, routed)          0.821    12.612    key_exp_inst/round_keys[1][98]_i_2_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  key_exp_inst/round_keys[1][34]_i_2/O
                         net (fo=11, routed)          0.625    13.361    key_exp_inst/round_keys[1][34]_i_2_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I5_O)        0.124    13.485 r  key_exp_inst/round_keys[1][2]_i_1/O
                         net (fo=10, routed)          0.916    14.400    key_exp_inst/round_keys_reg[7]_0[2]
    SLICE_X35Y108        FDCE                                         r  key_exp_inst/round_keys_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.502    14.328    key_exp_inst/clk_IBUF_BUFG
    SLICE_X35Y108        FDCE                                         r  key_exp_inst/round_keys_reg[4][2]/C
                         clock pessimism              0.251    14.579    
                         clock uncertainty           -0.035    14.544    
    SLICE_X35Y108        FDCE (Setup_fdce_C_D)       -0.081    14.463    key_exp_inst/round_keys_reg[4][2]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -14.400    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[7][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.722ns  (logic 1.808ns (18.597%)  route 7.914ns (81.403%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.592     4.661    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y127        FDCE                                         r  key_exp_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDCE (Prop_fdce_C_Q)         0.456     5.117 r  key_exp_inst/count_reg[0]/Q
                         net (fo=135, routed)         1.243     6.360    key_exp_inst/count[0]
    SLICE_X47Y125        LUT4 (Prop_lut4_I3_O)        0.152     6.512 r  key_exp_inst/round_keys[4][127]_i_2/O
                         net (fo=227, routed)         1.298     7.810    key_exp_inst/round_keys[4][127]_i_2_n_0
    SLICE_X45Y109        LUT4 (Prop_lut4_I0_O)        0.332     8.142 f  key_exp_inst/g0_b0_i_37/O
                         net (fo=1, routed)           0.484     8.626    key_exp_inst/g0_b0_i_37_n_0
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124     8.750 f  key_exp_inst/g0_b0_i_24/O
                         net (fo=1, routed)           0.573     9.324    key_exp_inst/g0_b0_i_24_n_0
    SLICE_X45Y110        LUT3 (Prop_lut3_I2_O)        0.124     9.448 r  key_exp_inst/g0_b0_i_6/O
                         net (fo=33, routed)          1.068    10.515    key_exp_inst/g0_b0_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  key_exp_inst/g2_b2/O
                         net (fo=1, routed)           0.606    11.245    key_exp_inst/g2_b2_n_0
    SLICE_X48Y108        LUT5 (Prop_lut5_I0_O)        0.124    11.369 r  key_exp_inst/round_keys[1][98]_i_3/O
                         net (fo=1, routed)           0.298    11.667    key_exp_inst/round_keys[1][98]_i_3_n_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.791 r  key_exp_inst/round_keys[1][98]_i_2/O
                         net (fo=12, routed)          0.821    12.612    key_exp_inst/round_keys[1][98]_i_2_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  key_exp_inst/round_keys[1][34]_i_2/O
                         net (fo=11, routed)          0.625    13.361    key_exp_inst/round_keys[1][34]_i_2_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I5_O)        0.124    13.485 r  key_exp_inst/round_keys[1][2]_i_1/O
                         net (fo=10, routed)          0.899    14.383    key_exp_inst/round_keys_reg[7]_0[2]
    SLICE_X32Y107        FDCE                                         r  key_exp_inst/round_keys_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.503    14.329    key_exp_inst/clk_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  key_exp_inst/round_keys_reg[7][2]/C
                         clock pessimism              0.251    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X32Y107        FDCE (Setup_fdce_C_D)       -0.093    14.452    key_exp_inst/round_keys_reg[7][2]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.728ns  (logic 1.808ns (18.586%)  route 7.920ns (81.414%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 14.330 - 10.000 ) 
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.592     4.661    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y127        FDCE                                         r  key_exp_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDCE (Prop_fdce_C_Q)         0.456     5.117 r  key_exp_inst/count_reg[0]/Q
                         net (fo=135, routed)         1.243     6.360    key_exp_inst/count[0]
    SLICE_X47Y125        LUT4 (Prop_lut4_I3_O)        0.152     6.512 r  key_exp_inst/round_keys[4][127]_i_2/O
                         net (fo=227, routed)         1.298     7.810    key_exp_inst/round_keys[4][127]_i_2_n_0
    SLICE_X45Y109        LUT4 (Prop_lut4_I0_O)        0.332     8.142 f  key_exp_inst/g0_b0_i_37/O
                         net (fo=1, routed)           0.484     8.626    key_exp_inst/g0_b0_i_37_n_0
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124     8.750 f  key_exp_inst/g0_b0_i_24/O
                         net (fo=1, routed)           0.573     9.324    key_exp_inst/g0_b0_i_24_n_0
    SLICE_X45Y110        LUT3 (Prop_lut3_I2_O)        0.124     9.448 r  key_exp_inst/g0_b0_i_6/O
                         net (fo=33, routed)          1.068    10.515    key_exp_inst/g0_b0_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  key_exp_inst/g2_b2/O
                         net (fo=1, routed)           0.606    11.245    key_exp_inst/g2_b2_n_0
    SLICE_X48Y108        LUT5 (Prop_lut5_I0_O)        0.124    11.369 r  key_exp_inst/round_keys[1][98]_i_3/O
                         net (fo=1, routed)           0.298    11.667    key_exp_inst/round_keys[1][98]_i_3_n_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.791 r  key_exp_inst/round_keys[1][98]_i_2/O
                         net (fo=12, routed)          0.821    12.612    key_exp_inst/round_keys[1][98]_i_2_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  key_exp_inst/round_keys[1][34]_i_2/O
                         net (fo=11, routed)          0.625    13.361    key_exp_inst/round_keys[1][34]_i_2_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I5_O)        0.124    13.485 r  key_exp_inst/round_keys[1][2]_i_1/O
                         net (fo=10, routed)          0.904    14.389    key_exp_inst/round_keys_reg[7]_0[2]
    SLICE_X33Y106        FDCE                                         r  key_exp_inst/round_keys_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.504    14.330    key_exp_inst/clk_IBUF_BUFG
    SLICE_X33Y106        FDCE                                         r  key_exp_inst/round_keys_reg[2][2]/C
                         clock pessimism              0.251    14.581    
                         clock uncertainty           -0.035    14.546    
    SLICE_X33Y106        FDCE (Setup_fdce_C_D)       -0.081    14.465    key_exp_inst/round_keys_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -14.389    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[9][24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.682ns  (logic 1.805ns (18.643%)  route 7.877ns (81.357%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.592     4.661    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y127        FDCE                                         r  key_exp_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDCE (Prop_fdce_C_Q)         0.456     5.117 r  key_exp_inst/count_reg[1]/Q
                         net (fo=138, routed)         1.261     6.378    key_exp_inst/count[1]
    SLICE_X53Y126        LUT4 (Prop_lut4_I3_O)        0.154     6.532 r  key_exp_inst/round_keys[5][119]_i_2/O
                         net (fo=111, routed)         1.058     7.591    key_exp_inst/round_keys[5][119]_i_2_n_0
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.327     7.918 f  key_exp_inst/g0_b0__2_i_33/O
                         net (fo=1, routed)           0.489     8.406    key_exp_inst/g0_b0__2_i_33_n_0
    SLICE_X41Y129        LUT5 (Prop_lut5_I0_O)        0.124     8.530 f  key_exp_inst/g0_b0__2_i_20/O
                         net (fo=1, routed)           0.409     8.939    key_exp_inst/g0_b0__2_i_20_n_0
    SLICE_X43Y129        LUT3 (Prop_lut3_I1_O)        0.124     9.063 r  key_exp_inst/g0_b0__2_i_4/O
                         net (fo=33, routed)          1.453    10.517    key_exp_inst/g0_b0__2_i_4_n_0
    SLICE_X54Y121        LUT6 (Prop_lut6_I3_O)        0.124    10.641 r  key_exp_inst/g0_b0__2/O
                         net (fo=2, routed)           0.503    11.144    key_exp_inst/g0_b0__2_n_0
    SLICE_X54Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.268 r  key_exp_inst/sbox0_inferred__2/round_keys[1][88]_i_7/O
                         net (fo=1, routed)           0.452    11.720    key_exp_inst/sbox0_inferred__2/round_keys[1][88]_i_7_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I3_O)        0.124    11.844 r  key_exp_inst/round_keys[1][88]_i_4/O
                         net (fo=2, routed)           0.540    12.384    key_exp_inst/round_keys[1][88]_i_4_n_0
    SLICE_X59Y125        LUT6 (Prop_lut6_I2_O)        0.124    12.508 r  key_exp_inst/round_keys[1][56]_i_2/O
                         net (fo=11, routed)          0.786    13.294    key_exp_inst/round_keys[1][56]_i_2_n_0
    SLICE_X58Y117        LUT6 (Prop_lut6_I5_O)        0.124    13.418 r  key_exp_inst/round_keys[1][24]_i_1/O
                         net (fo=10, routed)          0.926    14.343    key_exp_inst/round_keys_reg[7]_0[24]
    SLICE_X53Y113        FDCE                                         r  key_exp_inst/round_keys_reg[9][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.483    14.309    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y113        FDCE                                         r  key_exp_inst/round_keys_reg[9][24]/C
                         clock pessimism              0.322    14.631    
                         clock uncertainty           -0.035    14.596    
    SLICE_X53Y113        FDCE (Setup_fdce_C_D)       -0.095    14.501    key_exp_inst/round_keys_reg[9][24]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -14.343    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[8][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.615ns  (logic 1.808ns (18.804%)  route 7.807ns (81.196%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.592     4.661    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y127        FDCE                                         r  key_exp_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDCE (Prop_fdce_C_Q)         0.456     5.117 r  key_exp_inst/count_reg[0]/Q
                         net (fo=135, routed)         1.243     6.360    key_exp_inst/count[0]
    SLICE_X47Y125        LUT4 (Prop_lut4_I3_O)        0.152     6.512 r  key_exp_inst/round_keys[4][127]_i_2/O
                         net (fo=227, routed)         1.298     7.810    key_exp_inst/round_keys[4][127]_i_2_n_0
    SLICE_X45Y109        LUT4 (Prop_lut4_I0_O)        0.332     8.142 f  key_exp_inst/g0_b0_i_37/O
                         net (fo=1, routed)           0.484     8.626    key_exp_inst/g0_b0_i_37_n_0
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124     8.750 f  key_exp_inst/g0_b0_i_24/O
                         net (fo=1, routed)           0.573     9.324    key_exp_inst/g0_b0_i_24_n_0
    SLICE_X45Y110        LUT3 (Prop_lut3_I2_O)        0.124     9.448 r  key_exp_inst/g0_b0_i_6/O
                         net (fo=33, routed)          1.068    10.515    key_exp_inst/g0_b0_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  key_exp_inst/g2_b2/O
                         net (fo=1, routed)           0.606    11.245    key_exp_inst/g2_b2_n_0
    SLICE_X48Y108        LUT5 (Prop_lut5_I0_O)        0.124    11.369 r  key_exp_inst/round_keys[1][98]_i_3/O
                         net (fo=1, routed)           0.298    11.667    key_exp_inst/round_keys[1][98]_i_3_n_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.791 r  key_exp_inst/round_keys[1][98]_i_2/O
                         net (fo=12, routed)          0.821    12.612    key_exp_inst/round_keys[1][98]_i_2_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  key_exp_inst/round_keys[1][34]_i_2/O
                         net (fo=11, routed)          0.625    13.361    key_exp_inst/round_keys[1][34]_i_2_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I5_O)        0.124    13.485 r  key_exp_inst/round_keys[1][2]_i_1/O
                         net (fo=10, routed)          0.792    14.277    key_exp_inst/round_keys_reg[7]_0[2]
    SLICE_X31Y107        FDCE                                         r  key_exp_inst/round_keys_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.503    14.329    key_exp_inst/clk_IBUF_BUFG
    SLICE_X31Y107        FDCE                                         r  key_exp_inst/round_keys_reg[8][2]/C
                         clock pessimism              0.251    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X31Y107        FDCE (Setup_fdce_C_D)       -0.067    14.478    key_exp_inst/round_keys_reg[8][2]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 2.033ns (21.085%)  route 7.609ns (78.915%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.592     4.661    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y127        FDCE                                         r  key_exp_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDCE (Prop_fdce_C_Q)         0.456     5.117 r  key_exp_inst/count_reg[1]/Q
                         net (fo=138, routed)         1.261     6.378    key_exp_inst/count[1]
    SLICE_X53Y126        LUT4 (Prop_lut4_I3_O)        0.154     6.532 r  key_exp_inst/round_keys[5][119]_i_2/O
                         net (fo=111, routed)         0.971     7.504    key_exp_inst/round_keys[5][119]_i_2_n_0
    SLICE_X51Y117        LUT4 (Prop_lut4_I2_O)        0.327     7.831 f  key_exp_inst/g0_b0_i_26/O
                         net (fo=1, routed)           0.413     8.244    key_exp_inst/g0_b0_i_26_n_0
    SLICE_X51Y116        LUT5 (Prop_lut5_I0_O)        0.124     8.368 f  key_exp_inst/g0_b0_i_9/O
                         net (fo=1, routed)           0.695     9.062    key_exp_inst/g0_b0_i_9_n_0
    SLICE_X51Y111        LUT3 (Prop_lut3_I2_O)        0.124     9.186 r  key_exp_inst/g0_b0_i_1/O
                         net (fo=33, routed)          1.142    10.329    key_exp_inst/g0_b0_i_1_n_0
    SLICE_X49Y111        LUT6 (Prop_lut6_I0_O)        0.124    10.453 r  key_exp_inst/g3_b0/O
                         net (fo=1, routed)           0.643    11.096    key_exp_inst/g3_b0_n_0
    SLICE_X49Y111        LUT5 (Prop_lut5_I4_O)        0.150    11.246 r  key_exp_inst/round_keys[1][96]_i_3/O
                         net (fo=1, routed)           0.638    11.884    key_exp_inst/round_keys[1][96]_i_3_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I0_O)        0.326    12.210 r  key_exp_inst/round_keys[1][96]_i_2/O
                         net (fo=12, routed)          0.198    12.408    key_exp_inst/round_keys[1][96]_i_2_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I2_O)        0.124    12.532 r  key_exp_inst/round_keys[1][32]_i_2/O
                         net (fo=11, routed)          0.738    13.270    key_exp_inst/round_keys[1][32]_i_2_n_0
    SLICE_X34Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.394 r  key_exp_inst/round_keys[1][0]_i_1/O
                         net (fo=10, routed)          0.910    14.304    key_exp_inst/round_keys_reg[7]_0[0]
    SLICE_X52Y107        FDCE                                         r  key_exp_inst/round_keys_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.487    14.313    key_exp_inst/clk_IBUF_BUFG
    SLICE_X52Y107        FDCE                                         r  key_exp_inst/round_keys_reg[7][0]/C
                         clock pessimism              0.322    14.635    
                         clock uncertainty           -0.035    14.600    
    SLICE_X52Y107        FDCE (Setup_fdce_C_D)       -0.081    14.519    key_exp_inst/round_keys_reg[7][0]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -14.304    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[10][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 1.808ns (18.788%)  route 7.815ns (81.212%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.592     4.661    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y127        FDCE                                         r  key_exp_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDCE (Prop_fdce_C_Q)         0.456     5.117 r  key_exp_inst/count_reg[0]/Q
                         net (fo=135, routed)         1.243     6.360    key_exp_inst/count[0]
    SLICE_X47Y125        LUT4 (Prop_lut4_I3_O)        0.152     6.512 r  key_exp_inst/round_keys[4][127]_i_2/O
                         net (fo=227, routed)         1.298     7.810    key_exp_inst/round_keys[4][127]_i_2_n_0
    SLICE_X45Y109        LUT4 (Prop_lut4_I0_O)        0.332     8.142 f  key_exp_inst/g0_b0_i_37/O
                         net (fo=1, routed)           0.484     8.626    key_exp_inst/g0_b0_i_37_n_0
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124     8.750 f  key_exp_inst/g0_b0_i_24/O
                         net (fo=1, routed)           0.573     9.324    key_exp_inst/g0_b0_i_24_n_0
    SLICE_X45Y110        LUT3 (Prop_lut3_I2_O)        0.124     9.448 r  key_exp_inst/g0_b0_i_6/O
                         net (fo=33, routed)          1.068    10.515    key_exp_inst/g0_b0_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  key_exp_inst/g2_b2/O
                         net (fo=1, routed)           0.606    11.245    key_exp_inst/g2_b2_n_0
    SLICE_X48Y108        LUT5 (Prop_lut5_I0_O)        0.124    11.369 r  key_exp_inst/round_keys[1][98]_i_3/O
                         net (fo=1, routed)           0.298    11.667    key_exp_inst/round_keys[1][98]_i_3_n_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.791 r  key_exp_inst/round_keys[1][98]_i_2/O
                         net (fo=12, routed)          0.821    12.612    key_exp_inst/round_keys[1][98]_i_2_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  key_exp_inst/round_keys[1][34]_i_2/O
                         net (fo=11, routed)          0.625    13.361    key_exp_inst/round_keys[1][34]_i_2_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I5_O)        0.124    13.485 r  key_exp_inst/round_keys[1][2]_i_1/O
                         net (fo=10, routed)          0.800    14.285    key_exp_inst/round_keys_reg[7]_0[2]
    SLICE_X38Y106        FDCE                                         r  key_exp_inst/round_keys_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.502    14.328    key_exp_inst/clk_IBUF_BUFG
    SLICE_X38Y106        FDCE                                         r  key_exp_inst/round_keys_reg[10][2]/C
                         clock pessimism              0.251    14.579    
                         clock uncertainty           -0.035    14.544    
    SLICE_X38Y106        FDCE (Setup_fdce_C_D)       -0.028    14.516    key_exp_inst/round_keys_reg[10][2]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[9][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.584ns  (logic 1.808ns (18.864%)  route 7.776ns (81.136%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.592     4.661    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y127        FDCE                                         r  key_exp_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDCE (Prop_fdce_C_Q)         0.456     5.117 r  key_exp_inst/count_reg[0]/Q
                         net (fo=135, routed)         1.243     6.360    key_exp_inst/count[0]
    SLICE_X47Y125        LUT4 (Prop_lut4_I3_O)        0.152     6.512 r  key_exp_inst/round_keys[4][127]_i_2/O
                         net (fo=227, routed)         1.298     7.810    key_exp_inst/round_keys[4][127]_i_2_n_0
    SLICE_X45Y109        LUT4 (Prop_lut4_I0_O)        0.332     8.142 f  key_exp_inst/g0_b0_i_37/O
                         net (fo=1, routed)           0.484     8.626    key_exp_inst/g0_b0_i_37_n_0
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124     8.750 f  key_exp_inst/g0_b0_i_24/O
                         net (fo=1, routed)           0.573     9.324    key_exp_inst/g0_b0_i_24_n_0
    SLICE_X45Y110        LUT3 (Prop_lut3_I2_O)        0.124     9.448 r  key_exp_inst/g0_b0_i_6/O
                         net (fo=33, routed)          1.068    10.515    key_exp_inst/g0_b0_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  key_exp_inst/g2_b2/O
                         net (fo=1, routed)           0.606    11.245    key_exp_inst/g2_b2_n_0
    SLICE_X48Y108        LUT5 (Prop_lut5_I0_O)        0.124    11.369 r  key_exp_inst/round_keys[1][98]_i_3/O
                         net (fo=1, routed)           0.298    11.667    key_exp_inst/round_keys[1][98]_i_3_n_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.791 r  key_exp_inst/round_keys[1][98]_i_2/O
                         net (fo=12, routed)          0.821    12.612    key_exp_inst/round_keys[1][98]_i_2_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  key_exp_inst/round_keys[1][34]_i_2/O
                         net (fo=11, routed)          0.625    13.361    key_exp_inst/round_keys[1][34]_i_2_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I5_O)        0.124    13.485 r  key_exp_inst/round_keys[1][2]_i_1/O
                         net (fo=10, routed)          0.761    14.246    key_exp_inst/round_keys_reg[7]_0[2]
    SLICE_X37Y106        FDCE                                         r  key_exp_inst/round_keys_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.503    14.329    key_exp_inst/clk_IBUF_BUFG
    SLICE_X37Y106        FDCE                                         r  key_exp_inst/round_keys_reg[9][2]/C
                         clock pessimism              0.251    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X37Y106        FDCE (Setup_fdce_C_D)       -0.061    14.484    key_exp_inst/round_keys_reg[9][2]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -14.246    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 1.684ns (17.660%)  route 7.851ns (82.340%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.592     4.661    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y127        FDCE                                         r  key_exp_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDCE (Prop_fdce_C_Q)         0.456     5.117 r  key_exp_inst/count_reg[0]/Q
                         net (fo=135, routed)         1.243     6.360    key_exp_inst/count[0]
    SLICE_X47Y125        LUT4 (Prop_lut4_I3_O)        0.152     6.512 r  key_exp_inst/round_keys[4][127]_i_2/O
                         net (fo=227, routed)         1.561     8.074    key_exp_inst/round_keys[4][127]_i_2_n_0
    SLICE_X53Y114        LUT6 (Prop_lut6_I3_O)        0.332     8.406 r  key_exp_inst/g0_b0_i_13/O
                         net (fo=1, routed)           0.433     8.839    key_exp_inst/g0_b0_i_13_n_0
    SLICE_X53Y114        LUT3 (Prop_lut3_I0_O)        0.124     8.963 r  key_exp_inst/g0_b0_i_3/O
                         net (fo=33, routed)          1.351    10.314    key_exp_inst/g0_b0_i_3_n_0
    SLICE_X48Y110        LUT6 (Prop_lut6_I2_O)        0.124    10.438 r  key_exp_inst/g2_b7/O
                         net (fo=1, routed)           0.609    11.047    key_exp_inst/g2_b7_n_0
    SLICE_X48Y110        LUT5 (Prop_lut5_I0_O)        0.124    11.171 r  key_exp_inst/round_keys[1][103]_i_3/O
                         net (fo=1, routed)           0.581    11.752    key_exp_inst/round_keys[1][103]_i_3_n_0
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.876 r  key_exp_inst/round_keys[1][103]_i_2/O
                         net (fo=12, routed)          0.499    12.375    key_exp_inst/round_keys[1][103]_i_2_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I2_O)        0.124    12.499 r  key_exp_inst/round_keys[1][39]_i_2/O
                         net (fo=11, routed)          0.536    13.035    key_exp_inst/round_keys[1][39]_i_2_n_0
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.159 r  key_exp_inst/round_keys[1][7]_i_1/O
                         net (fo=10, routed)          1.038    14.197    key_exp_inst/round_keys_reg[7]_0[7]
    SLICE_X33Y107        FDCE                                         r  key_exp_inst/round_keys_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.503    14.329    key_exp_inst/clk_IBUF_BUFG
    SLICE_X33Y107        FDCE                                         r  key_exp_inst/round_keys_reg[1][7]/C
                         clock pessimism              0.251    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X33Y107        FDCE (Setup_fdce_C_D)       -0.105    14.440    key_exp_inst/round_keys_reg[1][7]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -14.197    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 1.808ns (18.940%)  route 7.738ns (81.060%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.592     4.661    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y127        FDCE                                         r  key_exp_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDCE (Prop_fdce_C_Q)         0.456     5.117 r  key_exp_inst/count_reg[0]/Q
                         net (fo=135, routed)         1.243     6.360    key_exp_inst/count[0]
    SLICE_X47Y125        LUT4 (Prop_lut4_I3_O)        0.152     6.512 r  key_exp_inst/round_keys[4][127]_i_2/O
                         net (fo=227, routed)         1.298     7.810    key_exp_inst/round_keys[4][127]_i_2_n_0
    SLICE_X45Y109        LUT4 (Prop_lut4_I0_O)        0.332     8.142 f  key_exp_inst/g0_b0_i_37/O
                         net (fo=1, routed)           0.484     8.626    key_exp_inst/g0_b0_i_37_n_0
    SLICE_X45Y110        LUT5 (Prop_lut5_I4_O)        0.124     8.750 f  key_exp_inst/g0_b0_i_24/O
                         net (fo=1, routed)           0.573     9.324    key_exp_inst/g0_b0_i_24_n_0
    SLICE_X45Y110        LUT3 (Prop_lut3_I2_O)        0.124     9.448 r  key_exp_inst/g0_b0_i_6/O
                         net (fo=33, routed)          1.068    10.515    key_exp_inst/g0_b0_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.639 r  key_exp_inst/g2_b2/O
                         net (fo=1, routed)           0.606    11.245    key_exp_inst/g2_b2_n_0
    SLICE_X48Y108        LUT5 (Prop_lut5_I0_O)        0.124    11.369 r  key_exp_inst/round_keys[1][98]_i_3/O
                         net (fo=1, routed)           0.298    11.667    key_exp_inst/round_keys[1][98]_i_3_n_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.791 r  key_exp_inst/round_keys[1][98]_i_2/O
                         net (fo=12, routed)          0.821    12.612    key_exp_inst/round_keys[1][98]_i_2_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I2_O)        0.124    12.736 r  key_exp_inst/round_keys[1][34]_i_2/O
                         net (fo=11, routed)          0.625    13.361    key_exp_inst/round_keys[1][34]_i_2_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I5_O)        0.124    13.485 r  key_exp_inst/round_keys[1][2]_i_1/O
                         net (fo=10, routed)          0.723    14.207    key_exp_inst/round_keys_reg[7]_0[2]
    SLICE_X33Y107        FDCE                                         r  key_exp_inst/round_keys_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.503    14.329    key_exp_inst/clk_IBUF_BUFG
    SLICE_X33Y107        FDCE                                         r  key_exp_inst/round_keys_reg[1][2]/C
                         clock pessimism              0.251    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X33Y107        FDCE (Setup_fdce_C_D)       -0.093    14.452    key_exp_inst/round_keys_reg[1][2]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -14.207    
  -------------------------------------------------------------------
                         slack                                  0.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 key_exp_inst/round_keys_reg[5][24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_key_5_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.143%)  route 0.210ns (59.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.552     1.405    key_exp_inst/clk_IBUF_BUFG
    SLICE_X55Y117        FDCE                                         r  key_exp_inst/round_keys_reg[5][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDCE (Prop_fdce_C_Q)         0.141     1.546 r  key_exp_inst/round_keys_reg[5][24]/Q
                         net (fo=2, routed)           0.210     1.756    key_exp_inst/round_keys_reg[5]__0[24]
    SLICE_X50Y117        FDRE                                         r  key_exp_inst/round_key_5_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.821     1.920    key_exp_inst/clk_IBUF_BUFG
    SLICE_X50Y117        FDRE                                         r  key_exp_inst/round_key_5_reg[24]/C
                         clock pessimism             -0.251     1.669    
    SLICE_X50Y117        FDRE (Hold_fdre_C_D)         0.063     1.732    key_exp_inst/round_key_5_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 key_exp_inst/round_keys_reg[0][26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_key_0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.104%)  route 0.229ns (61.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.556     1.409    key_exp_inst/clk_IBUF_BUFG
    SLICE_X49Y114        FDCE                                         r  key_exp_inst/round_keys_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141     1.550 r  key_exp_inst/round_keys_reg[0][26]/Q
                         net (fo=2, routed)           0.229     1.779    key_exp_inst/round_keys_reg_n_0_[0][26]
    SLICE_X52Y113        FDRE                                         r  key_exp_inst/round_key_0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.822     1.922    key_exp_inst/clk_IBUF_BUFG
    SLICE_X52Y113        FDRE                                         r  key_exp_inst/round_key_0_reg[26]/C
                         clock pessimism             -0.251     1.671    
    SLICE_X52Y113        FDRE (Hold_fdre_C_D)         0.070     1.741    key_exp_inst/round_key_0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 key_exp_inst/round_keys_reg[4][24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_key_4_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.596%)  route 0.224ns (61.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.552     1.405    key_exp_inst/clk_IBUF_BUFG
    SLICE_X52Y117        FDCE                                         r  key_exp_inst/round_keys_reg[4][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y117        FDCE (Prop_fdce_C_Q)         0.141     1.546 r  key_exp_inst/round_keys_reg[4][24]/Q
                         net (fo=2, routed)           0.224     1.770    key_exp_inst/round_keys_reg[4]__0[24]
    SLICE_X50Y118        FDRE                                         r  key_exp_inst/round_key_4_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.820     1.919    key_exp_inst/clk_IBUF_BUFG
    SLICE_X50Y118        FDRE                                         r  key_exp_inst/round_key_4_reg[24]/C
                         clock pessimism             -0.251     1.668    
    SLICE_X50Y118        FDRE (Hold_fdre_C_D)         0.063     1.731    key_exp_inst/round_key_4_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 key_exp_inst/round_keys_reg[6][33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_key_6_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.332%)  route 0.237ns (62.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.558     1.411    key_exp_inst/clk_IBUF_BUFG
    SLICE_X52Y103        FDCE                                         r  key_exp_inst/round_keys_reg[6][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141     1.552 r  key_exp_inst/round_keys_reg[6][33]/Q
                         net (fo=3, routed)           0.237     1.788    key_exp_inst/round_keys_reg[6]__0[33]
    SLICE_X51Y100        FDRE                                         r  key_exp_inst/round_key_6_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.830     1.929    key_exp_inst/clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  key_exp_inst/round_key_6_reg[33]/C
                         clock pessimism             -0.251     1.678    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.070     1.748    key_exp_inst/round_key_6_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 key_exp_inst/round_keys_reg[1][28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_key_1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.061%)  route 0.208ns (55.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.552     1.405    key_exp_inst/clk_IBUF_BUFG
    SLICE_X54Y117        FDCE                                         r  key_exp_inst/round_keys_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_fdce_C_Q)         0.164     1.569 r  key_exp_inst/round_keys_reg[1][28]/Q
                         net (fo=2, routed)           0.208     1.777    key_exp_inst/round_keys_reg_n_0_[1][28]
    SLICE_X50Y115        FDRE                                         r  key_exp_inst/round_key_1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.823     1.922    key_exp_inst/clk_IBUF_BUFG
    SLICE_X50Y115        FDRE                                         r  key_exp_inst/round_key_1_reg[28]/C
                         clock pessimism             -0.251     1.671    
    SLICE_X50Y115        FDRE (Hold_fdre_C_D)         0.063     1.734    key_exp_inst/round_key_1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 key_exp_inst/round_keys_reg[6][53]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_key_6_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.967%)  route 0.240ns (63.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.558     1.411    key_exp_inst/clk_IBUF_BUFG
    SLICE_X47Y138        FDCE                                         r  key_exp_inst/round_keys_reg[6][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDCE (Prop_fdce_C_Q)         0.141     1.552 r  key_exp_inst/round_keys_reg[6][53]/Q
                         net (fo=3, routed)           0.240     1.792    key_exp_inst/round_keys_reg[6]__0[53]
    SLICE_X53Y139        FDRE                                         r  key_exp_inst/round_key_6_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.826     1.925    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y139        FDRE                                         r  key_exp_inst/round_key_6_reg[53]/C
                         clock pessimism             -0.251     1.674    
    SLICE_X53Y139        FDRE (Hold_fdre_C_D)         0.070     1.744    key_exp_inst/round_key_6_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 full_plain_text_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            round_output_reg_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.921%)  route 0.247ns (57.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.558     1.411    clk_IBUF_BUFG
    SLICE_X45Y113        FDCE                                         r  full_plain_text_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDCE (Prop_fdce_C_Q)         0.141     1.552 r  full_plain_text_reg[35]/Q
                         net (fo=1, routed)           0.247     1.799    u_sub/sub_Bytes[56].s/round_output_reg_reg[60]_3[3]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  u_sub/sub_Bytes[56].s/round_output_reg[35]_i_1/O
                         net (fo=1, routed)           0.000     1.844    p_0_in[35]
    SLICE_X56Y112        FDCE                                         r  round_output_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.825     1.924    clk_IBUF_BUFG
    SLICE_X56Y112        FDCE                                         r  round_output_reg_reg[35]/C
                         clock pessimism             -0.251     1.673    
    SLICE_X56Y112        FDCE (Hold_fdce_C_D)         0.121     1.794    round_output_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 key_exp_inst/round_keys_reg[8][28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_key_8_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.677%)  route 0.254ns (64.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.553     1.406    key_exp_inst/clk_IBUF_BUFG
    SLICE_X52Y116        FDCE                                         r  key_exp_inst/round_keys_reg[8][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDCE (Prop_fdce_C_Q)         0.141     1.547 r  key_exp_inst/round_keys_reg[8][28]/Q
                         net (fo=2, routed)           0.254     1.801    key_exp_inst/round_keys_reg[8]__0[28]
    SLICE_X48Y114        FDRE                                         r  key_exp_inst/round_key_8_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.826     1.925    key_exp_inst/clk_IBUF_BUFG
    SLICE_X48Y114        FDRE                                         r  key_exp_inst/round_key_8_reg[28]/C
                         clock pessimism             -0.251     1.674    
    SLICE_X48Y114        FDRE (Hold_fdre_C_D)         0.072     1.746    key_exp_inst/round_key_8_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 key_exp_inst/round_keys_reg[0][66]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_key_0_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.839%)  route 0.219ns (57.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.559     1.412    key_exp_inst/clk_IBUF_BUFG
    SLICE_X50Y104        FDCE                                         r  key_exp_inst/round_keys_reg[0][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDCE (Prop_fdce_C_Q)         0.164     1.576 r  key_exp_inst/round_keys_reg[0][66]/Q
                         net (fo=3, routed)           0.219     1.795    key_exp_inst/round_keys_reg_n_0_[0][66]
    SLICE_X54Y102        FDRE                                         r  key_exp_inst/round_key_0_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.828     1.928    key_exp_inst/clk_IBUF_BUFG
    SLICE_X54Y102        FDRE                                         r  key_exp_inst/round_key_0_reg[66]/C
                         clock pessimism             -0.251     1.677    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.060     1.737    key_exp_inst/round_key_0_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 key_exp_inst/round_keys_reg[0][98]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_key_0_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.419%)  route 0.232ns (58.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.559     1.412    key_exp_inst/clk_IBUF_BUFG
    SLICE_X50Y104        FDCE                                         r  key_exp_inst/round_keys_reg[0][98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDCE (Prop_fdce_C_Q)         0.164     1.576 r  key_exp_inst/round_keys_reg[0][98]/Q
                         net (fo=3, routed)           0.232     1.808    key_exp_inst/round_keys_reg_n_0_[0][98]
    SLICE_X53Y107        FDRE                                         r  key_exp_inst/round_key_0_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.826     1.926    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y107        FDRE                                         r  key_exp_inst/round_key_0_reg[98]/C
                         clock pessimism             -0.251     1.675    
    SLICE_X53Y107        FDRE (Hold_fdre_C_D)         0.066     1.741    key_exp_inst/round_key_0_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y112   cipher_text_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y116   cipher_text_reg_reg[100]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y116   cipher_text_reg_reg[101]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y113   cipher_text_reg_reg[102]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y116   cipher_text_reg_reg[103]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y119   cipher_text_reg_reg[104]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y119   cipher_text_reg_reg[105]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y121   cipher_text_reg_reg[106]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y119   cipher_text_reg_reg[107]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y112   cipher_text_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y112   cipher_text_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y116   cipher_text_reg_reg[100]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y116   cipher_text_reg_reg[100]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y116   cipher_text_reg_reg[101]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y116   cipher_text_reg_reg[101]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y113   cipher_text_reg_reg[102]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y113   cipher_text_reg_reg[102]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y116   cipher_text_reg_reg[103]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y116   cipher_text_reg_reg[103]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y112   cipher_text_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y112   cipher_text_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y116   cipher_text_reg_reg[100]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y116   cipher_text_reg_reg[100]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y116   cipher_text_reg_reg[101]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y116   cipher_text_reg_reg[101]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y113   cipher_text_reg_reg[102]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y113   cipher_text_reg_reg[102]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y116   cipher_text_reg_reg[103]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y116   cipher_text_reg_reg[103]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cipher_text_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.256ns  (logic 3.104ns (37.594%)  route 5.153ns (62.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.619     4.688    clk_IBUF_BUFG
    SLICE_X41Y112        FDCE                                         r  cipher_text_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDCE (Prop_fdce_C_Q)         0.456     5.144 r  cipher_text_reg_reg[31]/Q
                         net (fo=1, routed)           5.153    10.297    cipher_text_OBUF[31]
    T6                   OBUF (Prop_obuf_I_O)         2.648    12.945 r  cipher_text_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.945    cipher_text[31]
    T6                                                                r  cipher_text[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.218ns  (logic 3.086ns (37.551%)  route 5.132ns (62.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.616     4.685    clk_IBUF_BUFG
    SLICE_X39Y115        FDCE                                         r  cipher_text_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDCE (Prop_fdce_C_Q)         0.456     5.141 r  cipher_text_reg_reg[28]/Q
                         net (fo=1, routed)           5.132    10.273    cipher_text_OBUF[28]
    U8                   OBUF (Prop_obuf_I_O)         2.630    12.903 r  cipher_text_OBUF[28]_inst/O
                         net (fo=0)                   0.000    12.903    cipher_text[28]
    U8                                                                r  cipher_text[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 3.163ns (39.039%)  route 4.939ns (60.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.615     4.684    clk_IBUF_BUFG
    SLICE_X42Y112        FDCE                                         r  cipher_text_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDCE (Prop_fdce_C_Q)         0.518     5.202 r  cipher_text_reg_reg[29]/Q
                         net (fo=1, routed)           4.939    10.141    cipher_text_OBUF[29]
    T8                   OBUF (Prop_obuf_I_O)         2.645    12.786 r  cipher_text_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.786    cipher_text[29]
    T8                                                                r  cipher_text[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.077ns  (logic 3.155ns (39.056%)  route 4.923ns (60.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.615     4.684    clk_IBUF_BUFG
    SLICE_X42Y112        FDCE                                         r  cipher_text_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDCE (Prop_fdce_C_Q)         0.518     5.202 r  cipher_text_reg_reg[30]/Q
                         net (fo=1, routed)           4.923    10.125    cipher_text_OBUF[30]
    R8                   OBUF (Prop_obuf_I_O)         2.637    12.762 r  cipher_text_OBUF[30]_inst/O
                         net (fo=0)                   0.000    12.762    cipher_text[30]
    R8                                                                r  cipher_text[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.859ns  (logic 3.123ns (39.741%)  route 4.736ns (60.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.610     4.679    clk_IBUF_BUFG
    SLICE_X39Y120        FDCE                                         r  cipher_text_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDCE (Prop_fdce_C_Q)         0.456     5.135 r  cipher_text_reg_reg[12]/Q
                         net (fo=1, routed)           4.736     9.872    cipher_text_OBUF[12]
    T9                   OBUF (Prop_obuf_I_O)         2.667    12.539 r  cipher_text_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.539    cipher_text[12]
    T9                                                                r  cipher_text[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.854ns  (logic 3.104ns (39.525%)  route 4.750ns (60.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.607     4.676    clk_IBUF_BUFG
    SLICE_X43Y119        FDCE                                         r  cipher_text_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDCE (Prop_fdce_C_Q)         0.456     5.132 r  cipher_text_reg_reg[10]/Q
                         net (fo=1, routed)           4.750     9.882    cipher_text_OBUF[10]
    R10                  OBUF (Prop_obuf_I_O)         2.648    12.531 r  cipher_text_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.531    cipher_text[10]
    R10                                                               r  cipher_text[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.851ns  (logic 3.106ns (39.561%)  route 4.745ns (60.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.606     4.675    clk_IBUF_BUFG
    SLICE_X40Y122        FDCE                                         r  cipher_text_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDCE (Prop_fdce_C_Q)         0.456     5.131 r  cipher_text_reg_reg[14]/Q
                         net (fo=1, routed)           4.745     9.876    cipher_text_OBUF[14]
    T13                  OBUF (Prop_obuf_I_O)         2.650    12.526 r  cipher_text_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.526    cipher_text[14]
    T13                                                               r  cipher_text[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.840ns  (logic 3.128ns (39.897%)  route 4.712ns (60.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.606     4.675    clk_IBUF_BUFG
    SLICE_X40Y122        FDCE                                         r  cipher_text_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDCE (Prop_fdce_C_Q)         0.456     5.131 r  cipher_text_reg_reg[18]/Q
                         net (fo=1, routed)           4.712     9.844    cipher_text_OBUF[18]
    V10                  OBUF (Prop_obuf_I_O)         2.672    12.515 r  cipher_text_OBUF[18]_inst/O
                         net (fo=0)                   0.000    12.515    cipher_text[18]
    V10                                                               r  cipher_text[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 3.111ns (39.712%)  route 4.723ns (60.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.605     4.674    clk_IBUF_BUFG
    SLICE_X52Y112        FDCE                                         r  cipher_text_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDCE (Prop_fdce_C_Q)         0.456     5.130 r  cipher_text_reg_reg[33]/Q
                         net (fo=1, routed)           4.723     9.854    cipher_text_OBUF[33]
    U6                   OBUF (Prop_obuf_I_O)         2.655    12.509 r  cipher_text_OBUF[33]_inst/O
                         net (fo=0)                   0.000    12.509    cipher_text[33]
    U6                                                                r  cipher_text[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.825ns  (logic 3.108ns (39.716%)  route 4.717ns (60.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.606     4.675    clk_IBUF_BUFG
    SLICE_X53Y111        FDCE                                         r  cipher_text_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDCE (Prop_fdce_C_Q)         0.456     5.131 r  cipher_text_reg_reg[32]/Q
                         net (fo=1, routed)           4.717     9.849    cipher_text_OBUF[32]
    R7                   OBUF (Prop_obuf_I_O)         2.652    12.500 r  cipher_text_OBUF[32]_inst/O
                         net (fo=0)                   0.000    12.500    cipher_text[32]
    R7                                                                r  cipher_text[32] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cipher_text_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.244ns (62.684%)  route 0.741ns (37.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.559     1.412    clk_IBUF_BUFG
    SLICE_X41Y112        FDCE                                         r  cipher_text_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDCE (Prop_fdce_C_Q)         0.141     1.553 r  cipher_text_reg_reg[0]/Q
                         net (fo=1, routed)           0.741     2.293    cipher_text_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         1.103     3.397 r  cipher_text_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.397    cipher_text[0]
    K16                                                               r  cipher_text[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.306ns (64.745%)  route 0.711ns (35.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.558     1.411    clk_IBUF_BUFG
    SLICE_X39Y113        FDCE                                         r  cipher_text_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDCE (Prop_fdce_C_Q)         0.141     1.552 r  cipher_text_reg_reg[7]/Q
                         net (fo=1, routed)           0.711     2.263    cipher_text_OBUF[7]
    D18                  OBUF (Prop_obuf_I_O)         1.165     3.428 r  cipher_text_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.428    cipher_text[7]
    D18                                                               r  cipher_text[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.317ns (65.036%)  route 0.708ns (34.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.559     1.412    clk_IBUF_BUFG
    SLICE_X42Y112        FDCE                                         r  cipher_text_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDCE (Prop_fdce_C_Q)         0.164     1.576 r  cipher_text_reg_reg[6]/Q
                         net (fo=1, routed)           0.708     2.284    cipher_text_OBUF[6]
    G18                  OBUF (Prop_obuf_I_O)         1.153     3.437 r  cipher_text_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.437    cipher_text[6]
    G18                                                               r  cipher_text[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.299ns (63.694%)  route 0.740ns (36.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.553     1.406    clk_IBUF_BUFG
    SLICE_X39Y120        FDCE                                         r  cipher_text_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDCE (Prop_fdce_C_Q)         0.141     1.547 r  cipher_text_reg_reg[8]/Q
                         net (fo=1, routed)           0.740     2.287    cipher_text_OBUF[8]
    E18                  OBUF (Prop_obuf_I_O)         1.158     3.444 r  cipher_text_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.444    cipher_text[8]
    E18                                                               r  cipher_text[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[92]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[92]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.287ns (62.954%)  route 0.757ns (37.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.552     1.405    clk_IBUF_BUFG
    SLICE_X65Y121        FDCE                                         r  cipher_text_reg_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDCE (Prop_fdce_C_Q)         0.141     1.546 r  cipher_text_reg_reg[92]/Q
                         net (fo=1, routed)           0.757     2.303    cipher_text_OBUF[92]
    F1                   OBUF (Prop_obuf_I_O)         1.146     3.449 r  cipher_text_OBUF[92]_inst/O
                         net (fo=0)                   0.000     3.449    cipher_text[92]
    F1                                                                r  cipher_text[92] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.289ns (63.180%)  route 0.751ns (36.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.558     1.411    clk_IBUF_BUFG
    SLICE_X39Y115        FDCE                                         r  cipher_text_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDCE (Prop_fdce_C_Q)         0.141     1.552 r  cipher_text_reg_reg[5]/Q
                         net (fo=1, routed)           0.751     2.303    cipher_text_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.148     3.450 r  cipher_text_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.450    cipher_text[5]
    F18                                                               r  cipher_text[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[115]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[115]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.274ns (61.614%)  route 0.794ns (38.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.552     1.405    clk_IBUF_BUFG
    SLICE_X51Y131        FDCE                                         r  cipher_text_reg_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDCE (Prop_fdce_C_Q)         0.141     1.546 r  cipher_text_reg_reg[115]/Q
                         net (fo=1, routed)           0.794     2.340    cipher_text_OBUF[115]
    D7                   OBUF (Prop_obuf_I_O)         1.133     3.473 r  cipher_text_OBUF[115]_inst/O
                         net (fo=0)                   0.000     3.473    cipher_text[115]
    D7                                                                r  cipher_text[115] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[94]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[94]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.281ns (61.908%)  route 0.788ns (38.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.552     1.405    clk_IBUF_BUFG
    SLICE_X65Y121        FDCE                                         r  cipher_text_reg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDCE (Prop_fdce_C_Q)         0.141     1.546 r  cipher_text_reg_reg[94]/Q
                         net (fo=1, routed)           0.788     2.334    cipher_text_OBUF[94]
    H1                   OBUF (Prop_obuf_I_O)         1.140     3.474 r  cipher_text_OBUF[94]_inst/O
                         net (fo=0)                   0.000     3.474    cipher_text[94]
    H1                                                                r  cipher_text[94] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[93]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[93]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.280ns (61.708%)  route 0.794ns (38.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.552     1.405    clk_IBUF_BUFG
    SLICE_X65Y121        FDCE                                         r  cipher_text_reg_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDCE (Prop_fdce_C_Q)         0.141     1.546 r  cipher_text_reg_reg[93]/Q
                         net (fo=1, routed)           0.794     2.340    cipher_text_OBUF[93]
    G1                   OBUF (Prop_obuf_I_O)         1.139     3.478 r  cipher_text_OBUF[93]_inst/O
                         net (fo=0)                   0.000     3.478    cipher_text[93]
    G1                                                                r  cipher_text[93] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cipher_text_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_text[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.283ns (61.951%)  route 0.788ns (38.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.853 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.559     1.412    clk_IBUF_BUFG
    SLICE_X41Y112        FDCE                                         r  cipher_text_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDCE (Prop_fdce_C_Q)         0.141     1.553 r  cipher_text_reg_reg[1]/Q
                         net (fo=1, routed)           0.788     2.341    cipher_text_OBUF[1]
    J15                  OBUF (Prop_obuf_I_O)         1.142     3.483 r  cipher_text_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.483    cipher_text[1]
    J15                                                               r  cipher_text[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          4986 Endpoints
Min Delay          4986 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[7][22]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.315ns  (logic 1.141ns (7.971%)  route 13.174ns (92.029%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  rst_IBUF_inst/O
                         net (fo=3366, routed)       10.839    11.831    key_exp_inst/rst_IBUF
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.149    11.980 r  key_exp_inst/round_keys[7][31]_i_1/O
                         net (fo=32, routed)          2.335    14.315    key_exp_inst/round_keys[7][31]_i_1_n_0
    SLICE_X50Y135        FDCE                                         r  key_exp_inst/round_keys_reg[7][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.490     4.316    key_exp_inst/clk_IBUF_BUFG
    SLICE_X50Y135        FDCE                                         r  key_exp_inst/round_keys_reg[7][22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[7][23]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.315ns  (logic 1.141ns (7.971%)  route 13.174ns (92.029%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  rst_IBUF_inst/O
                         net (fo=3366, routed)       10.839    11.831    key_exp_inst/rst_IBUF
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.149    11.980 r  key_exp_inst/round_keys[7][31]_i_1/O
                         net (fo=32, routed)          2.335    14.315    key_exp_inst/round_keys[7][31]_i_1_n_0
    SLICE_X50Y135        FDCE                                         r  key_exp_inst/round_keys_reg[7][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.490     4.316    key_exp_inst/clk_IBUF_BUFG
    SLICE_X50Y135        FDCE                                         r  key_exp_inst/round_keys_reg[7][23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[4][23]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.299ns  (logic 1.142ns (7.987%)  route 13.157ns (92.013%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  rst_IBUF_inst/O
                         net (fo=3366, routed)       10.632    11.624    key_exp_inst/rst_IBUF
    SLICE_X33Y108        LUT4 (Prop_lut4_I1_O)        0.150    11.774 r  key_exp_inst/round_keys[4][31]_i_1/O
                         net (fo=32, routed)          2.525    14.299    key_exp_inst/round_keys[4][31]_i_1_n_0
    SLICE_X51Y137        FDCE                                         r  key_exp_inst/round_keys_reg[4][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.491     4.317    key_exp_inst/clk_IBUF_BUFG
    SLICE_X51Y137        FDCE                                         r  key_exp_inst/round_keys_reg[4][23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[4][22]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.153ns  (logic 1.142ns (8.069%)  route 13.011ns (91.931%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  rst_IBUF_inst/O
                         net (fo=3366, routed)       10.632    11.624    key_exp_inst/rst_IBUF
    SLICE_X33Y108        LUT4 (Prop_lut4_I1_O)        0.150    11.774 r  key_exp_inst/round_keys[4][31]_i_1/O
                         net (fo=32, routed)          2.379    14.153    key_exp_inst/round_keys[4][31]_i_1_n_0
    SLICE_X49Y138        FDCE                                         r  key_exp_inst/round_keys_reg[4][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.494     4.320    key_exp_inst/clk_IBUF_BUFG
    SLICE_X49Y138        FDCE                                         r  key_exp_inst/round_keys_reg[4][22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[7][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.078ns  (logic 1.141ns (8.105%)  route 12.937ns (91.895%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  rst_IBUF_inst/O
                         net (fo=3366, routed)       10.839    11.831    key_exp_inst/rst_IBUF
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.149    11.980 r  key_exp_inst/round_keys[7][31]_i_1/O
                         net (fo=32, routed)          2.099    14.078    key_exp_inst/round_keys[7][31]_i_1_n_0
    SLICE_X43Y131        FDCE                                         r  key_exp_inst/round_keys_reg[7][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.489     4.315    key_exp_inst/clk_IBUF_BUFG
    SLICE_X43Y131        FDCE                                         r  key_exp_inst/round_keys_reg[7][19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[7][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.911ns  (logic 1.141ns (8.202%)  route 12.770ns (91.798%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  rst_IBUF_inst/O
                         net (fo=3366, routed)       10.839    11.831    key_exp_inst/rst_IBUF
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.149    11.980 r  key_exp_inst/round_keys[7][31]_i_1/O
                         net (fo=32, routed)          1.931    13.911    key_exp_inst/round_keys[7][31]_i_1_n_0
    SLICE_X35Y130        FDCE                                         r  key_exp_inst/round_keys_reg[7][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.492     4.318    key_exp_inst/clk_IBUF_BUFG
    SLICE_X35Y130        FDCE                                         r  key_exp_inst/round_keys_reg[7][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[7][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.911ns  (logic 1.141ns (8.202%)  route 12.770ns (91.798%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  rst_IBUF_inst/O
                         net (fo=3366, routed)       10.839    11.831    key_exp_inst/rst_IBUF
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.149    11.980 r  key_exp_inst/round_keys[7][31]_i_1/O
                         net (fo=32, routed)          1.931    13.911    key_exp_inst/round_keys[7][31]_i_1_n_0
    SLICE_X35Y130        FDCE                                         r  key_exp_inst/round_keys_reg[7][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.492     4.318    key_exp_inst/clk_IBUF_BUFG
    SLICE_X35Y130        FDCE                                         r  key_exp_inst/round_keys_reg[7][15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[7][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.911ns  (logic 1.141ns (8.202%)  route 12.770ns (91.798%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  rst_IBUF_inst/O
                         net (fo=3366, routed)       10.839    11.831    key_exp_inst/rst_IBUF
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.149    11.980 r  key_exp_inst/round_keys[7][31]_i_1/O
                         net (fo=32, routed)          1.931    13.911    key_exp_inst/round_keys[7][31]_i_1_n_0
    SLICE_X35Y130        FDCE                                         r  key_exp_inst/round_keys_reg[7][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.492     4.318    key_exp_inst/clk_IBUF_BUFG
    SLICE_X35Y130        FDCE                                         r  key_exp_inst/round_keys_reg[7][17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[6][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.881ns  (logic 1.116ns (8.040%)  route 12.765ns (91.960%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  rst_IBUF_inst/O
                         net (fo=3366, routed)       10.839    11.831    key_exp_inst/rst_IBUF
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.124    11.955 r  key_exp_inst/round_keys[6][31]_i_1/O
                         net (fo=32, routed)          1.926    13.881    key_exp_inst/round_keys[6][31]_i_1_n_0
    SLICE_X53Y116        FDCE                                         r  key_exp_inst/round_keys_reg[6][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.481     4.307    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y116        FDCE                                         r  key_exp_inst/round_keys_reg[6][24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[6][26]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.881ns  (logic 1.116ns (8.040%)  route 12.765ns (91.960%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.992     0.992 f  rst_IBUF_inst/O
                         net (fo=3366, routed)       10.839    11.831    key_exp_inst/rst_IBUF
    SLICE_X35Y107        LUT4 (Prop_lut4_I1_O)        0.124    11.955 r  key_exp_inst/round_keys[6][31]_i_1/O
                         net (fo=32, routed)          1.926    13.881    key_exp_inst/round_keys[6][31]_i_1_n_0
    SLICE_X53Y116        FDCE                                         r  key_exp_inst/round_keys_reg[6][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.736    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        1.481     4.307    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y116        FDCE                                         r  key_exp_inst/round_keys_reg[6][26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 plain_text_in[9]
                            (input port)
  Destination:            full_plain_text_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.469%)  route 0.723ns (79.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  plain_text_in[9] (IN)
                         net (fo=0)                   0.000     0.000    plain_text_in[9]
    H14                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  plain_text_in_IBUF[9]_inst/O
                         net (fo=4, routed)           0.723     0.909    plain_text_in_IBUF[9]
    SLICE_X37Y120        FDCE                                         r  full_plain_text_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.824     1.923    clk_IBUF_BUFG
    SLICE_X37Y120        FDCE                                         r  full_plain_text_reg[73]/C

Slack:                    inf
  Source:                 plain_text_in[8]
                            (input port)
  Destination:            full_plain_text_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.193ns (21.161%)  route 0.720ns (78.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  plain_text_in[8] (IN)
                         net (fo=0)                   0.000     0.000    plain_text_in[8]
    G14                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  plain_text_in_IBUF[8]_inst/O
                         net (fo=4, routed)           0.720     0.914    plain_text_in_IBUF[8]
    SLICE_X37Y120        FDCE                                         r  full_plain_text_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.824     1.923    clk_IBUF_BUFG
    SLICE_X37Y120        FDCE                                         r  full_plain_text_reg[72]/C

Slack:                    inf
  Source:                 plain_text_in[4]
                            (input port)
  Destination:            full_plain_text_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.211ns (22.584%)  route 0.725ns (77.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 r  plain_text_in[4] (IN)
                         net (fo=0)                   0.000     0.000    plain_text_in[4]
    J13                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  plain_text_in_IBUF[4]_inst/O
                         net (fo=4, routed)           0.725     0.936    plain_text_in_IBUF[4]
    SLICE_X38Y116        FDCE                                         r  full_plain_text_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.827     1.926    clk_IBUF_BUFG
    SLICE_X38Y116        FDCE                                         r  full_plain_text_reg[4]/C

Slack:                    inf
  Source:                 plain_text_in[3]
                            (input port)
  Destination:            full_plain_text_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.180ns (18.947%)  route 0.768ns (81.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  plain_text_in[3] (IN)
                         net (fo=0)                   0.000     0.000    plain_text_in[3]
    H17                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  plain_text_in_IBUF[3]_inst/O
                         net (fo=4, routed)           0.768     0.948    plain_text_in_IBUF[3]
    SLICE_X40Y113        FDCE                                         r  full_plain_text_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.829     1.928    clk_IBUF_BUFG
    SLICE_X40Y113        FDCE                                         r  full_plain_text_reg[3]/C

Slack:                    inf
  Source:                 plain_text_in[10]
                            (input port)
  Destination:            full_plain_text_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.181ns (18.816%)  route 0.782ns (81.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  plain_text_in[10] (IN)
                         net (fo=0)                   0.000     0.000    plain_text_in[10]
    F16                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  plain_text_in_IBUF[10]_inst/O
                         net (fo=4, routed)           0.782     0.963    plain_text_in_IBUF[10]
    SLICE_X40Y119        FDCE                                         r  full_plain_text_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.824     1.923    clk_IBUF_BUFG
    SLICE_X40Y119        FDCE                                         r  full_plain_text_reg[10]/C

Slack:                    inf
  Source:                 plain_text_in[8]
                            (input port)
  Destination:            full_plain_text_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.193ns (19.554%)  route 0.796ns (80.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  plain_text_in[8] (IN)
                         net (fo=0)                   0.000     0.000    plain_text_in[8]
    G14                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  plain_text_in_IBUF[8]_inst/O
                         net (fo=4, routed)           0.796     0.989    plain_text_in_IBUF[8]
    SLICE_X40Y119        FDCE                                         r  full_plain_text_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.824     1.923    clk_IBUF_BUFG
    SLICE_X40Y119        FDCE                                         r  full_plain_text_reg[8]/C

Slack:                    inf
  Source:                 plain_text_in[11]
                            (input port)
  Destination:            full_plain_text_reg[75]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.174ns (17.529%)  route 0.819ns (82.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  plain_text_in[11] (IN)
                         net (fo=0)                   0.000     0.000    plain_text_in[11]
    G16                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  plain_text_in_IBUF[11]_inst/O
                         net (fo=4, routed)           0.819     0.993    plain_text_in_IBUF[11]
    SLICE_X37Y120        FDCE                                         r  full_plain_text_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.824     1.923    clk_IBUF_BUFG
    SLICE_X37Y120        FDCE                                         r  full_plain_text_reg[75]/C

Slack:                    inf
  Source:                 plain_text_in[1]
                            (input port)
  Destination:            full_plain_text_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.211ns (21.209%)  route 0.784ns (78.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 r  plain_text_in[1] (IN)
                         net (fo=0)                   0.000     0.000    plain_text_in[1]
    J14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  plain_text_in_IBUF[1]_inst/O
                         net (fo=4, routed)           0.784     0.995    plain_text_in_IBUF[1]
    SLICE_X40Y113        FDCE                                         r  full_plain_text_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.829     1.928    clk_IBUF_BUFG
    SLICE_X40Y113        FDCE                                         r  full_plain_text_reg[1]/C

Slack:                    inf
  Source:                 plain_text_in[3]
                            (input port)
  Destination:            full_plain_text_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.180ns (17.658%)  route 0.837ns (82.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  plain_text_in[3] (IN)
                         net (fo=0)                   0.000     0.000    plain_text_in[3]
    H17                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  plain_text_in_IBUF[3]_inst/O
                         net (fo=4, routed)           0.837     1.017    plain_text_in_IBUF[3]
    SLICE_X45Y113        FDCE                                         r  full_plain_text_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.826     1.926    clk_IBUF_BUFG
    SLICE_X45Y113        FDCE                                         r  full_plain_text_reg[35]/C

Slack:                    inf
  Source:                 plain_text_in[5]
                            (input port)
  Destination:            full_plain_text_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.209ns (20.496%)  route 0.811ns (79.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  plain_text_in[5] (IN)
                         net (fo=0)                   0.000     0.000    plain_text_in[5]
    K13                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  plain_text_in_IBUF[5]_inst/O
                         net (fo=4, routed)           0.811     1.020    plain_text_in_IBUF[5]
    SLICE_X38Y116        FDCE                                         r  full_plain_text_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=4762, routed)        0.827     1.926    clk_IBUF_BUFG
    SLICE_X38Y116        FDCE                                         r  full_plain_text_reg[5]/C





