C:/Users/Michael/src/fpga/uvm_test/hdl/adder/adder.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Michael/src/fpga/uvm_test/hdl/adder/adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity adder
-- Compiling architecture rtl of adder

} {} {}} C:/Users/Michael/src/fpga/uvm_test/hdl/tb_adder/tb_top.sv {1 {vlog -work work -sv -stats=none C:/Users/Michael/src/fpga/uvm_test/hdl/tb_adder/tb_top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_top

Top level modules:
	tb_top

} {} {}}
