Source Block: hdl/projects/daq1/cpld/daq1_cpld.v@218:238@HdlStmProcess
      default:
        cpld_rdata <= 8'hFA;
    endcase
  end

  always @(negedge fmc_spi_sclk or posedge fmc_spi_csn) begin
    if (fmc_spi_csn == 1'b1) begin
      cpld_rdata_bit <= 1'b0;
      cpld_rdata_index <= 3'h7;
    end else begin
      if (cpld_to_fpga == 1'b1) begin
        cpld_rdata_bit <= cpld_rdata[cpld_rdata_index];
        cpld_rdata_index <= cpld_rdata_index - 1;
      end
    end
  end

  // Internal register write access

  always @(cpld_to_fpga, cpld_spicsn, fmc_spi_counter) begin
    if ((cpld_to_fpga == 1'b0) &&

Diff Content:
- 225       cpld_rdata_bit <= 1'b0;
- 226       cpld_rdata_index <= 3'h7;
+ 226       cpld_rdata_bit <= cpld_rdata[7];
+ 226       cpld_rdata_index <= 3'h6;

Clone Blocks:
