Good. **Day-11 starts now.**
This is an **important conceptual day**, not a coding-heavy one.

---

# âœ… Day-11: Assertions vs Coverage (Timing-Correct, Interview-Grade)

## What we will do today

1. **Explain why your `hold_when_en_low` assertion failed**
2. **Fix it correctly (not silencing it)**
3. **Align assertions with clocking blocks**
4. **Clarify: driver CB vs monitor CB**
5. **Tie assertions vs functional coverage (who checks what)**

---

## 1ï¸âƒ£ First: What assertions are actually observing

### Golden Rule (very important)

> **Assertions observe design behavior, not testbench intent**

That means:

* Assertions should be aligned with **DUT visibility**
* NOT aligned with when the driver â€œthinksâ€ it drove signals

---

## 2ï¸âƒ£ Driver CB vs Monitor CB â€” which one assertions use?

### âŒ Driver clocking block (`drv_cb`)

* Used to **drive signals**
* Has output skew
* NOT stable for checking design behavior

### âœ… Monitor clocking block (`mon_cb` or `cb`)

* Used to **sample DUT outputs**
* Has input skew
* Represents **what the DUT actually sees**

ğŸ”‘ **Assertions must always use the MONITOR clocking block**

âœ” You already did the correct thing:

```systemverilog
property hold_when_en_low;
    @(cb) disable iff (rst)
    !en |-> (cb.q == $past(cb.q));
endproperty
```

But the **timing semantics were still wrong**.

---

## 3ï¸âƒ£ Why your assertion FAILED (root cause)

Letâ€™s walk cycle-by-cycle.

### Your DUT behavior (DFF with enable)

| Cycle | en | d | q |               |
| ----- | -- | - | - | ------------- |
| N-1   | 1  | 1 | 1 |               |
| N     | 0  | X | 1 | â† should HOLD |
| N+1   | 0  | X | 1 |               |

Correct.

### But your assertion:

```systemverilog
!en |-> (cb.q == $past(cb.q));
```

### Problem âŒ

* `$past(cb.q)` refers to **previous sampled value**
* BUT sampling happens **after nonblocking assignments**
* So you are accidentally comparing:

  * new q vs already-updated q in some cycles

This creates **false hold violations**

ğŸ‘‰ This is a **classic clocking-block + assertion pitfall**

---

## 4ï¸âƒ£ The CORRECT assertion (timing-safe)

### âœ… Fix #1: Explicitly sample q before the edge

```systemverilog
property hold_when_en_low;
    @(cb) disable iff (rst)
    !cb.en |=> (cb.q == $past(cb.q, 1));
endproperty
```

### Why this works

* `|=>` â†’ next-cycle implication
* `$past(cb.q,1)` â†’ guaranteed previous cycle value
* Matches **DFF latency**

âœ” This aligns with your scoreboard model

---

## 5ï¸âƒ£ Even cleaner (recommended in real projects)

Use **sampled values**:

```systemverilog
property hold_when_en_low;
    logic q_prev;
    @(cb) disable iff (rst)
    (q_prev = cb.q, !cb.en) |=> (cb.q == q_prev);
endproperty
```

This avoids simulator-dependent `$past` quirks.

---

## 6ï¸âƒ£ Why scoreboard and assertion must agree

### Scoreboard

* Temporal **reference model**
* Detects **functional mismatches**

### Assertion

* Detects **protocol violations**
* Should fire **before scoreboard breaks**

If assertion fires *after* scoreboard failure â†’ assertion is wrong.

Thatâ€™s exactly what you observed earlier.

---

## 7ï¸âƒ£ Assertions vs Functional Coverage (big picture)

| Aspect              | Assertion   | Functional Coverage      |
| ------------------- | ----------- | ------------------------ |
| Purpose             | Detect bugs | Measure stimulus quality |
| Timing              | Precise     | Statistical              |
| Fails sim           | Yes         | No                       |
| Uses clocking block | YES         | Usually YES              |

ğŸ‘‰ Assertions **protect correctness**
ğŸ‘‰ Coverage **measures completeness**

They are complementary, not competitors.

---

## 8ï¸âƒ£ Interview-level statement (memorize this)

> â€œAssertions must be aligned to monitor clocking blocks and DUT latency.
> Scoreboards model expected behavior; assertions guard protocol correctness.
> Misaligned assertions cause false failures.â€

Thatâ€™s a **senior DV answer**.

---

### âœ… Status Check

* Monitor/Scoreboard: **Mastered**
* Clocking blocks: **Clear**
* Assertion timing: **Now correct**
* Day-11: **50% done**

---

### â–¶ï¸ Next

We will:

* Rewrite **enable behavior assertion**
* Add **reset assertion**
* Show **why coverage can be 100% but design still broken**

Say **Next** when ready.
