// Seed: 76081219
module module_0 #(
    parameter id_14 = 32'd85,
    parameter id_15 = 32'd97
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  assign module_1.id_6 = 0;
  output supply1 id_3;
  input wire id_2;
  output wire id_1;
  logic [(  -1  ===  1  ) : 1] _id_14;
  ;
  wire _id_15;
  wire [id_15 : id_14] id_16;
  wire [1 'b0 : 1] id_17;
  logic id_18;
  ;
  assign id_3 = -1;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output uwire id_2,
    output logic id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input wire id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri id_10,
    input tri0 id_11,
    input wor id_12,
    output wand id_13,
    output tri0 id_14
);
  wire id_16, id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_16
  );
  always @* begin : LABEL_0
    id_3 <= id_1;
  end
endmodule
