sys = {
  cores = {
    c = {
      cores = 1;
      type = "OOO";
      dcache = "l1d";
      icache = "l1i";
    };
  };

  caches = {
    l1d = {
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      caches = 1;
      latency = 1;
      size = 32768;
    };
    
    l1i = {
      array = {
        type = "SetAssoc";
        ways = 4;
      };
      caches = 1;
      latency = 1;
      size = 32768;
    };

    l2 = {
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      caches = 1;
      latency = 4;
      size = 131072;
      children = "l1i|l1d";
    };

    l3 = {
      array = {
        hash = "H3";
        type = "SetAssoc";
        ways = 16;
      };
      type = "Timing";
      banks = 4;
      caches = 1;
      latency = 27;
      #size = 16777216;
      #size = 4194304;
      size = 8388608;
      children = "l2";
    };
  };
  
  frequency = 2700;
  lineSize = 64;
  mem = {
    splitAddrs = true;
    enableTrace = false;
	  mapGranu = 64;
    controllers = 2;
    type = "DramCache";
	  # cache_scheme: AlloyCache, BansheeCache, UnisonCache, CacheOnly, CopyCache, NoCache
	  cache_scheme = "AlloyCache";
    configIni = "lib/dramsim3/configs/DDR4_8Gb_x8_2400.ini";
    outputDir = ".";
    traceName = ".";
    latency = 20;
    ext_dram = {
      type = "DRAMSim3";
      # type = "DDR";
      ranksPerChannel = 4;
      banksPerRank = 8;
    };
    mcdram = {
      cache_granularity = 64;
      size = 512;
      mcdramPerMC = 4;
      num_ways = 1;
      sampleRate = 1.0;
      # placementPolicy: LRU, FBR 
      placementPolicy = "LRU";
      type = "DRAMSim3";
    };
  };
};

sim = {
  maxTotalInstrs = 100000000000L;
  phaseLength = 10000;
  schedQuantum = 50;
  gmMBytes = 8192;
  enableTLB = true;
  pinOptions = "-ifeellucky -pause_tool 1"; 
  attachDebugger = true;
  logToFile = true;
  printHierarchy = true;
};

process0 = { command = "ls -alh --color /home/"; };
# process1 = { command = "ls"; };
