================================================================================ 
Commit: b8f15ad54ddbaf994b0befbdcb8bd1c9077c7c0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:47:39 2020 -0800 
-------------------------------------------------------------------------------- 
Update the SiPkg.dec to 3455_01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 86e4871c4915f4e75f444bae91aef3542d85206f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:02:48 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3455_01

Hsd-es-id: no sighting
Original commit date: Fri Nov 6 14:33:20 2020 -0800
Change-Id: I65a31bf79a344985a982e96755baf464da4638ee
Original commit hash: 1b8a70ca751eb2d878d52a549c1fcff3423ac8b8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f2d6c98d23b39240a28923f4906eb12154690a1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:02:40 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Nov 6 14:22:40 2020 -0800
Change-Id: I546c7e8dd63ea880fb0348671bc76240e227e437
Original commit hash: 3d29099280cae77bb7c8b413df0afcb567242eee

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: bcb452ffe2f6ae5e81505b6f0b52269e8212b167 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:02:32 2020 -0800 
-------------------------------------------------------------------------------- 
Update to TigerLake B0 Unified (uCode+Punit) Production Patch 0x6E

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.

Hsd-es-id: 22011632926
Original commit date: Thu Nov 5 11:02:28 2020 -0800
Change-Id: I4c507117deb4464b670715aee895af1e3fb56b8d
Original commit hash: 6abef7e8fad6ed8de94effa766a3941fd9113339

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c54555ec49c27b5fed4e1520bbda53e96208c282 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:02:24 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.12.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Fri Nov 6 13:49:41 2020 +0800
Change-Id: Ic9f71199fcd9f70c44ce82b142b3a63549c29988
Original commit hash: 486ad8d7e6711a89e0a9d8f3d1e4615ee5c3bd0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e2d6d48bbee8009f56a06c7be2ef10b85228253c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:02:16 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 6 05:34:26 2020 +0000
Original commit date: Fri Nov 6 05:34:26 2020 +0000
Original commit hash: 921642f539ce729f782d3aea12746970afcf4e0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9abfe2821953a4d2dd20a2809de011eb2201a57c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:02:08 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:[TGL]The value of Max_Data_Rate_At_GEAR1 is incorrect

[Issue/Feature Description]
    The formula to decode Max_Data_Rate_At_GEAR1 from CAPID_C is incorrect, and cause the value always 0(unlimit)

[Resolution]
    Fix the formula

[Impacted Platform]
All TGL Platform

Hsd-es-id: NA
Original commit date: Thu Oct 29 13:50:15 2020 +0800
Change-Id: I34caaa69c6f701558f3790dbce1c3a2eed1feeae
Original commit hash: 9fbc4cbaae5a3ffae6d4ae1bf7bbb1ae3a9da4be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8a993e9dadd8afd69c2f83fcb6cbd2c4567e9d06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:01:59 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Nov 6 02:50:06 2020 +0000
Original commit date: Fri Nov 6 02:50:06 2020 +0000
Original commit hash: 2627e36688d07519e8c630c5404e46b184f7bbe2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b5601690b9d87b664912b211d436084ab7eb6a9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:01:51 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:[TGL]Change default BiasIrefAdjust

[Issue/Feature Description]
    HVM see dies thrown away because of the initial setting of 0xA for DataControl5.Bits.BiasIrefAdj.

[Resolution]
    Request is to change it to 0xC. MRC results show this more closely matches the final trained results from DDR4 anyways, so should be low risk

[Impacted Platform]
All TGL Platform

internal-only:

Hsd-es-id: 22011241779
Original commit date: Wed Nov 4 09:49:04 2020 +0800
Change-Id: I38f9dc4d6e514484610f502b7d4d3738494f8f54
Original commit hash: 3af1acb381730ccba701e1c164a8668a2ab1e2dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b18b88312cd41619795f06967848d9ca0e0192ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:01:43 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 5 08:55:23 2020 +0000
Original commit date: Thu Nov 5 08:55:23 2020 +0000
Original commit hash: 0b3393bf7425d5139e8991f003a4aa5235ad22da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 37b8efd181c15012259603a946276748f3e40aac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:01:35 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: update margin limit check table

[Issue/Feature Description]
margin limit check param table is outdated.

[Resolution]
update margin limit check param table dynamically based on memory type.

[Impacted Platform]
TGL all

Hsd-es-id: N/A
Original commit date: Tue Feb 18 18:27:32 2020 -0800
Change-Id: Ib625f24b583ee1198a26964c2618a31b713e912e
Original commit hash: a4d6ceb2b4b27a70e1aacff1e0d7e7a808850153

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 26273761a1dec3368b043ea5e68334c62cb3de25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:01:26 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 5 07:46:01 2020 +0000
Original commit date: Thu Nov 5 07:46:01 2020 +0000
Original commit hash: b7b03915386311dc9a4e2b2a72061405e4f6b431

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da01023fb1cf22b26c12d10437d4d466ba21a511 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:01:18 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-U/Y] Spine clock gating disable at 3200 and above

[Issue/Feature Description]
  Observed BSOD with LP4 4267 speed on certain memory

[Resolution]
  Disable spine clock gating at 3200 and above

[Impacted Platform]
  LP4 and LP5

Hsd-es-id: 22011425166
Original commit date: Thu Oct 22 21:14:20 2020 -0700
Change-Id: If47bebd055d967130944f604899eb426291dd0ec
Original commit hash: c7d3b619fb36f83ce835a2fd48b8dfaa77f6229e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e8d5141975e29d6bdca05101d8e15efc1b2e4c2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:01:10 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 5 06:07:23 2020 +0000
Original commit date: Thu Nov 5 06:07:23 2020 +0000
Original commit hash: 234d6d5afd1624bad277b70c183a46d96e961db3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 059047f783eaaa29bf5d2809f4b0d82b68166247 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:01:01 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Enable TGL retraining margin check

1. There are too many differences between memory types on TGL to use the same UPM table for all types. Split the table by memory type.
2. In the past, retrain, UPM, and power limits were fairly consistent fractions of the base UPM value. Easier to just calculate them than put them in the table.
3. We need to adjust UPMs for non-default DRAM VDD and PHY VDDQ settings.
4. We need to adjust UPMs with a CPGC loopcount guardband, as TGL doesn't have consistent CPGC loopcounts throughout power training.
5. Make the retrain fail UPM increment twice as large for the CCC bus.
6. Make the retrain margin check margin only as far as needed (instead of margining the entire eye) to save runtime.
7. Add CCC support to retraining.
8. Add UPMs based on SMV data.

Change: Enable TGL retraining margin check

Hsd-es-id: 14010906131
Original commit date: Tue Feb 18 18:27:32 2020 -0800
Change-Id: I45cd0395e74059ffd28837b400c6cb5456a7bb92
Original commit hash: 00c4ecac589bb3e012b6ef04477d9faa30fe4049

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 080ae3f48cca48bb066cccf7820afe78e8f2e851 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:00:49 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 5 05:19:30 2020 +0000
Original commit date: Thu Nov 5 05:19:30 2020 +0000
Original commit hash: 5b97028ad69d672e8967191eb0a16b0d30e0822c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5a0fef5823025e98506a5b22cba6b1fe6a47b903 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:00:41 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-U] DDR4 3200MHZ MemTest86 fail with single bit

[Issue/Feature Description]
  DDR4 3200MHZ MemTest86 with single bit failure
  Dqs postamble is overshoot

[Resolution]
  Change the slew rate, ODT:
  endqsodtparkmode=2
  Enable slew rate ( slewdlybypass=0)
  Enable odt single segment  (RdOdt = 60)
  Disable odt static legs  (DisableDqsOdtStatic=1)
  Override rcompodtdown to a small value ( RcompOdtDown=4 ,  DqOdtD = 1)

[Impacted Platform]
  TGL-U DDR4

Hsd-es-id: 14012135866
Original commit date: Mon Oct 26 18:02:32 2020 -0700
Change-Id: I38e85ec37cc51c803c19d5853e1589e7c172675a
Original commit hash: 5933e63ab535212b40cb113abf660915c0a11cd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 47f8d9671c017d3c930578f84d0de5ff3277cad4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:00:28 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 5 05:01:36 2020 +0000
Original commit date: Thu Nov 5 05:01:36 2020 +0000
Original commit hash: 9eb415053916c306892d508dc5cd9d23b8cc3a04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: becf34ed77cd545da97b301b1c6670c804d5a71a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:00:20 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGLH] Tx Linearization Algorithm 2 DPC changes

The Tx Linearization Algorithm needs to have the TxDqs range adjusted for 2 DPC cases.
Also, TxVref has to be taken into account in 2 DPC to avoid margin fallout due to peanut shaped eyes.

[Impacted Platform]
TGL-H (with 2DPC)

Hsd-es-id: 22011348686
Original commit date: Wed Aug 26 10:27:49 2020 -0700
Change-Id: Id066e5df65b4d6c78ccc93b17b9394ea814a4cec
Original commit hash: 430b93d8809fb3cdd4ee03a58f698ffe8f53cf52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: db7e9435379bc09866463bb22191c55a3cd328c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:00:12 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 5 03:38:43 2020 +0000
Original commit date: Thu Nov 5 03:38:43 2020 +0000
Original commit hash: d78238972af6300e730c5979779ad8d53c203fcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d06a8696bda74080b686944dce609f5df397db72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 22:00:05 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-U] Performance improvement for DDR4

[Issue/Feature Description]
  Performance improvement for DDR4

[Resolution]
  Update Write_CAS_count = 24

[Impacted Platform]
  TGL-U DDR4

Hsd-es-id: 14012744323
Original commit date: Tue Oct 27 14:30:18 2020 -0700
Change-Id: I0a87614dd47f01069cede0f237873a9e4485ae04
Original commit hash: c475d3e02891c872cfee2ad2e6ce2bfb08ce3e17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 47c70250cf472415e95edfbd06fc029abcd0e257 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:59:58 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 28 03:29:28 2020 +0000
Original commit date: Wed Oct 28 03:29:28 2020 +0000
Original commit hash: ee37c5ebe65a1696cfb46ce62e77c599d1c63e25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 968b571fe0314b2344a2a62b85b5ce5fb7b36cab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:59:52 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl[LP4][LP5] Add channel independent  limit check for CmdLinearFindEdgesLpddr function

[Problem]
   We observe WCK clamping while doing [-128;128] sweep
   In CmdLinearFindEdgesLpddr function we sweep 4 parameters/signal (LPDDR5 case) using hard coded range [PiLow:PiHigh] = [-128;128] ticks
   1) WCK 2) RecEn 3) TxDq 4) CLK.
   All these signals have different limits.

[Resolution]
  Suggested solution is to add function which takes current PI value for every signal (WCK, RecEn, TxDq, CLK) and check if it can be swept [-128;128].
  If not, this function should define maximum possible sweep interval for all signals. This requires MRC to store [PiLow:PiHigh] pair for each channel.
  In case of LP4 all pairs will stay [-64;64]

[Impacted Platform]
  LP4 and LP5

Hsd-es-id: 14012775515
Original commit date: Tue Sep 29 16:43:33 2020 -0700
Change-Id: Ibb13dd806b072e96e300cfae96fa2b25b7239100
Original commit hash: 8f6d86e45d92d0a2b783fcad7e6232986a31dd25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 7d810f19c75f2aebf7e20f237b32133683736692 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:59:45 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 9 12:08:37 2020 +0800
Original commit date: Fri Oct 9 12:08:37 2020 +0800
Change-Id: I97520dd3af3c18b4390a20b71aa5c1da800cf0eb
Original commit hash: 18c5c66b99a8e36f0347dc921b365efbe1841f85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bab09d3011be9fe1abd2d63379cc69239ce89b50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:59:39 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: update ucode for B0/P0

update ucode:
B0: 64 --> 68
P0: 40 --> 42

Hsd-es-id: N/A
Original commit date: Fri Oct 9 12:03:10 2020 +0800
Change-Id: Ifaaf28a0769d9689a1dd6e447a7298543d990aa9
Original commit hash: 95dee83dc72b2ae1020b0e067a10007b6afdff57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000064.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000068.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_00000040.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_00000042.inc

================================================================================ 
Commit: ee4f95f40bbe948bb62c3cb03890c3d226de1ca1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:59:31 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.11.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Fri Oct 9 11:31:14 2020 +0800
Change-Id: Ib62054f7c3e7ab49997e6b329f84c59343a79aed
Original commit hash: d09c3529618507acaca3d9a77bda1569ed1509cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 303b5337d1432311f9ddf41bbe4f586cf9862c81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:59:25 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3455_00

Hsd-es-id: no sighting
Original commit date: Fri Nov 6 11:03:49 2020 -0800
Change-Id: Ic23ffad7b9a4c8e8776cdf176b2908f313f91e40
Original commit hash: 36dc941375f2c6cccb947e99369fa5130fcf2d49

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 50729fb3d394a9683491d917b27d5d4b30b03eda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:59:18 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Nov 6 10:35:48 2020 -0800
Change-Id: I678a0dc4282026e41eb2d0afe4fa01374319237b
Original commit hash: 41dc99207f741504a71d44d92dcf2c8b06669515

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: cfbcb2b313fdbf183da42d6835beb6529a7b866e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:59:12 2020 -0800 
-------------------------------------------------------------------------------- 
Update new microcode patch for P0 (uCode+Punit) Production Patch 0x4c

Hsd-es-id: 14012903799
Original commit date: Thu Nov 5 13:04:04 2020 -0800
Change-Id: Ib73d7c9af18ee990107db7e15ba76a530e53113f
Original commit hash: 52115444208f0654602576092a6a19cea3ce2538

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c3a321b82e783cee66fb7afb0eaaf5c66e775c90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:59:06 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] Making the CheckAndInitializePegVga available to the external BIOS.

Hsd-es-id: 16012084177
Original commit date: Tue Oct 27 14:18:28 2020 +0530
Change-Id: Iba318cb33b74cb121d063c9e930403dbb2a80512
Original commit hash: 14556c917f03a6a3650a7dd2fe3d12ecaa6fe682

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 9995e259cfefe85b565adb5960a0d33183222458 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:59:00 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3454_01

Hsd-es-id: no sighting
Original commit date: Thu Nov 5 17:20:57 2020 -0800
Change-Id: I4402c3385f32d4ef810057cdc1bd8c610e4e288f
Original commit hash: 1a9277114fa86ad190828833bef18d8c4078ff27

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d3a95d41fa1bf58b4f3b4f4678bac709512e89cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:58:53 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Nov 5 17:15:29 2020 -0800
Change-Id: I751d2a98198b563fa055fb9aab1b1118ddfafd18
Original commit hash: 493a7098ea399b5fd6be98598e660f7fd1f4d8c8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4c011332cfe95d116871ff7ebbbb84b08bcf4285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:58:47 2020 -0800 
-------------------------------------------------------------------------------- 
PeiTxtLib: Remove TXT S-ACM error handler.

The error handler flow does not unlock memory, which
breaks the SCLEAN flows.

Hsd-es-id: 18013679030
Original commit date: Thu Nov 5 09:32:10 2020 -0800
Change-Id: I234eacc95cdd336a3dc289afe4f6c48b2188fa24
Original commit hash: 3d45b76a0bd7094a98ddb2eb7b6e13f24dc74342

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c

================================================================================ 
Commit: bc17e479991a947083e74e03a6726e6e962ccda8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:58:41 2020 -0800 
-------------------------------------------------------------------------------- 
TGL [UP3]Security[TXT] [dTPM] : Tboot restarts while waking from sleep with ext GFX Card.(Error: Class = 00000003, Major = 00000001, Minor = 00000005)
-Added functions to save Gfx and IPU BARs for S3 in respective DXE Libs.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.

Hsd-es-id: 22011444578
Original commit date: Mon Nov 2 12:37:55 2020 +0530
Change-Id: Id5b1d7e03ad41b981fc246151f9ee84721a072b1
Original commit hash: 33bb4af4d886881a60fedb701b7e15d0889652cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsInitLib/DxeGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsInitLib/DxeGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/Library/DxeIpuInit.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInit.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLibNull/DxeIpuInitNull.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.h

================================================================================ 
Commit: a0ca552766efa370be910004a24e9e0e16ee85ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:58:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3454_00

Hsd-es-id: no sighting
Original commit date: Thu Nov 5 11:04:26 2020 -0800
Change-Id: I274a8af1bc950b27c9734b36fed336a768652652
Original commit hash: c7eb9d7a2287da51574ffdfb4a6e1e84f480419d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 63f19ec4d9fa1c90e80edeb6a913ee73c6a18971 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:58:28 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Nov 5 10:33:09 2020 -0800
Change-Id: Ie6c2806ee10691e2cba98612babf8b2c435fd0d3
Original commit hash: 72ff7d502929053571318eb14913b99cf1b700b4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: dac05338e0ea8176e0bb625454692052ff80efb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:58:21 2020 -0800 
-------------------------------------------------------------------------------- 
Fixed TGL_H: Type-C Device gets disconnected on reversing order when SUT is in Sx state.
TGL_H Blank Display Connected over Type-c port After waking SUT from S4-->S5

internal-only: Set PMC Replay override only for TGL-U A0

Hsd-es-id: 16011775446; 16011776521
Original commit date: Sun Nov 1 22:31:40 2020 -0800
Change-Id: Id63ff2bb2deb18172b81dc3ec0e8ffc5eb2bebe8
Original commit hash: 200cf7a26a926597fb58387a9b51db69ec0bda1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/TcssPmcLib.c

================================================================================ 
Commit: f851638cc14e0971a123e10980686e4316a2c148 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:58:15 2020 -0800 
-------------------------------------------------------------------------------- 
TGL UY C0/TGL SH R0 only- Need update to Chipset Init as Pcode Patches are being removed

Hsd-es-id: 22011652830
Original commit date: Thu Oct 29 16:23:37 2020 +0530
Change-Id: I5ea80288c8bf596f088bafa1be798b686ab009de
Original commit hash: 91b495e90d4464c85b3049b36c67e725ec31bd60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: 1aaad91d4a33ae62049d372cc773ff59e81be04e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:58:09 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3453_00

Hsd-es-id: no sighting
Original commit date: Wed Nov 4 12:47:14 2020 -0800
Change-Id: Ic116841a909d3bb5c1a2079fc6dd3fa0f2c9f69b
Original commit hash: b115d82456124cd419ceee0e9efd223d29bfff82

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 695257b2b6b8de2c1c9269665f131d04fe7489b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:58:02 2020 -0800 
-------------------------------------------------------------------------------- 
Update new microcode patch for R0 (uCode+Punit) Production Patch 0x04

Hsd-es-id: 22011649388
Original commit date: Tue Nov 3 16:35:40 2020 -0800
Change-Id: Ibd4c613b8476a1532566a31271c0553739a647a8
Original commit hash: 15652c2509c63797969b6f4a6ecd1f826c53d1b1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cf18593bd6fab820c857cb441d048b73f3d8d81f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:57:50 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Nov 4 10:35:21 2020 -0800
Change-Id: I79ec5d9e4e7cb4a2bbb3b47415351699ed6c3e7c
Original commit hash: 840f7d4a4fe8aa7d93f249bcdbd2099d0cb04c7e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ffc077369dfc840f3a510228ac1b2a40b7b664b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:57:44 2020 -0800 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: Request to revert XHCI LTR value for TGP-H paired with TGL-H CPU only

Update L0LTV for TGL-H CPU

Hsd-es-id: 14012811241
Original commit date: Tue Sep 8 11:10:29 2020 -0700
Change-Id: Id0d3305bf20840c3d040884fc666bf650cf572ed
Original commit hash: afc214e9fa3677621e1ac88ebef5d98e9899d2ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 515bcb22de6e5e353eef84cb8c70b861aeb9aeac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:57:37 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3452_00

Hsd-es-id: no sighting
Original commit date: Tue Nov 3 11:05:15 2020 -0800
Change-Id: I65e6236246181055343ca072db98c1e017223726
Original commit hash: 011adf56d42e07dcf94049467a7af4267eb19869

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0d7ddcd507896783c7cc2bcf601572c922d8970e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:57:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Nov 3 10:34:17 2020 -0800
Change-Id: If3e9f0581ede153a629023e385d8afe52f198f31
Original commit hash: 724b8b45adbe9094bbcd022511e1655c94590a4e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 136a33ae024242fe6501f64366b4c5559780b9bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:57:24 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3451_00

Hsd-es-id: no sighting
Original commit date: Mon Nov 2 11:03:56 2020 -0800
Change-Id: Iea333943516d13d1b7e15450225ad0a04fa97bac
Original commit hash: 064c95722af094df15241e87bf1606ae05ae53fe

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3b50350ec57b5a82863ddf8e7ebc464af8ff3e69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:57:17 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Nov 2 10:34:13 2020 -0800
Change-Id: I4b05ad8cf0d9ec51eaa83732fad0b7b7162208b8
Original commit hash: 349c9ee7b12ee5e1ccc02b4382429c6f005b40ee

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 24b7c98e3d734e7c8271e736e9560227e1eefeb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:57:11 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-H][P0/R0]--PEI_ASSERT with setting on SW4C1 for BW 844

Hsd-es-id: 22011595818
Original commit date: Mon Nov 2 09:34:32 2020 +0530
Change-Id: I36058d5ecb333cc978b5bfabc49d36d0156f4623
Original commit hash: 2632aa0f8d816a5cb095fc5ef62b5e20add7694e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: c73188fd66ba71d72434a51479212aa7fc1d4de8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:57:04 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3447_00

Hsd-es-id: no sighting
Original commit date: Sun Nov 1 11:03:27 2020 -0800
Change-Id: If737d273e3855b21ef79f4473e0297b53d4b66f8
Original commit hash: 049dfa49800522fb78a810fca05169cc431023b7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5d2e6602eaf708f7e1ca5a3d3d1a6b1bfc251fff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:56:58 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Nov 1 10:32:46 2020 -0800
Change-Id: I93e011f0322ea91a776e39d195d5e27e3f9efde0
Original commit hash: 3658f4f658bb73175db961fd44373575a57de25e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7681b3a0a96baa14de5afa7ec6f435582de303c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:56:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Nov 1 10:04:26 2020 -0800
Change-Id: I87151c737d96f0a5ccac0662bb8f8c62128371e8
Original commit hash: ce893764decd06212913d16c2620778f80d804b0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: eb134c549774004f0c0b65802b1b9420eddb0bb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:56:45 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3446_00

Hsd-es-id: no sighting
Original commit date: Sat Oct 31 11:04:04 2020 -0700
Change-Id: I1c504eebc9f16ff5145132b2db5c92a0caea3e66
Original commit hash: b3c7b073cc9eddc8271baf725d12ad599e12deaf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 70bd51bb362e0982e49dfdfad96a21558fd0e072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:56:39 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Oct 31 10:32:58 2020 -0700
Change-Id: I4be8b919fd96c1e350c259c209b77e770711e00a
Original commit hash: 7a3715d0804ec046acc25bada729f7a9cf639b25

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5d132e1d8d2738a709d94fc0f4603d53ca8f5fe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:56:32 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3445_00

Hsd-es-id: no sighting
Original commit date: Fri Oct 30 11:04:28 2020 -0700
Change-Id: I01900c7dabb9c12b13c50c486d2fc7092e7d942e
Original commit hash: bb7b48f3d959c56f2cb5eae60a156faf01e0bf28

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a5fa2bc636aed4d8a98afec7f141db084c7b50ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 10 21:56:25 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Oct 30 10:34:26 2020 -0700
Change-Id: I7f976ac7cb55322a869fb623838b830fe4d7bc1f
Original commit hash: abd53a3c766178019d70b2382f03086cfcbbb323

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec
