module register (out, in, enable);

	output logic [63:0] out;
	input logic [63:0] in; 
	enable;