// Seed: 3370385085
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wand id_2,
    output wire id_3,
    input supply0 id_4,
    output tri id_5,
    input tri1 id_6,
    input uwire id_7,
    output tri0 id_8
);
  assign id_3 = id_7;
endmodule
module module_1 #(
    parameter id_16 = 32'd92,
    parameter id_2  = 32'd96,
    parameter id_8  = 32'd41
) (
    output wand id_0,
    input tri0 id_1
    , id_11,
    input uwire _id_2
    , id_12,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wire id_6
    , id_13,
    output wand id_7,
    input wor _id_8,
    input uwire id_9
);
  wire id_14;
  parameter id_15 = -1;
  logic [1 'b0 : 1 'h0] _id_16;
  wire [id_8 : id_16  *  id_2  -  1] id_17;
  assign id_6 = id_3;
  wire id_18;
  supply1 id_19 = -1, id_20;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_0,
      id_1,
      id_6,
      id_5,
      id_1,
      id_7
  );
  assign modCall_1.id_8 = 0;
  wire id_21;
  ;
endmodule
