<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="processor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="arithmetic_logic_unit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="arithmetic_logic_unit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="arithmetic_logic_unit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary_decoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="binary_decoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="binary_decoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="common.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="common.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="common.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_bank.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_bank.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="data_bank.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="datapath.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="datapath.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="instr_memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="instr_memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="instr_memory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="instructions_bank.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="instructions_bank.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="instructions_bank.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipeline.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pipeline.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pipeline.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_file.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register_file.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1557931817" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1557931817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557931939" xil_pn:in_ck="1344296428974651425" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1557931939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Components/arithmetic_logic_unit.vhd"/>
      <outfile xil_pn:name="Components/common.vhd"/>
      <outfile xil_pn:name="Components/data_bank.vhd"/>
      <outfile xil_pn:name="Components/instructions_bank.vhd"/>
      <outfile xil_pn:name="Components/pipeline.vhd"/>
      <outfile xil_pn:name="Components/register_file.vhd"/>
      <outfile xil_pn:name="Testbenches/arithmetic_logic_unit_tb.vhd"/>
      <outfile xil_pn:name="Testbenches/pipeline_tb.vhd"/>
      <outfile xil_pn:name="binary_decoder.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1557931939" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8903694600857923711" xil_pn:start_ts="1557931939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557931939" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5903205198904228353" xil_pn:start_ts="1557931939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557931939" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="254607711712730514" xil_pn:start_ts="1557931939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
