<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 40th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 40th Design Automation Conference" title="Proceedings of the 40th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/2003/DAC-2003.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the 40th Design Automation Conference</em><br/>DAC, 2003.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/2003">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+40th+Design+Automation+Conference%22">Scholar</a><hr/><a href="http://dl.acm.org/citation.cfm?id=775832">ACM DL</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-2003,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=775832">775832</a>",
</span>	address       = "Anaheim, California, USA",
	booktitle     = "{DAC}",
<span id="isbn">	isbn          = "1-58113-688-9",
</span>	publisher     = "{ACM}",
	title         = "{Proceedings of the 40th Design Automation Conference}",
	year          = 2003,
}</pre>
</div>
<hr/>
<h3>Contents (189 items)</h3><dl class="toc"><div class="rbox"><span class="tag">24 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">21 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">21 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">16 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">15 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">14 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">14 ×<a href="tag/reduction.html">#reduction</a></span><br/><span class="tag">10 ×<a href="tag/embedded.html">#embedded</a></span><br/><span class="tag">10 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">9 ×<a href="tag/optimisation.html">#optimisation</a></span><br/></div><dt><a href="DAC-2003-Schubert.html">DAC-2003-Schubert</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>High level formal verification of next-generation microprocessors (<abbr title="Thomas Schubert">TS</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-MathysC.html">DAC-2003-MathysC</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification strategy for integration 3G baseband SoC (<abbr title="Yves Mathys">YM</abbr>, <abbr title="André Chátelain">AC</abbr>), pp. 7–10.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-Schubert03a.html">DAC-2003-Schubert03a</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Improvements in functional simulation addressing challenges in large, distributed industry projects (<abbr title="Klaus-Dieter Schubert">KDS</abbr>), pp. 11–14.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-RabaeySBBFHNSY.html">DAC-2003-RabaeySBBFHNSY</a></dt><dd>Reshaping EDA for power (<abbr title="Jan M. Rabaey">JMR</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Kerry Bernstein">KB</abbr>, <abbr title="Jerry Frenkil">JF</abbr>, <abbr title="Mark Horowitz">MH</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>, <abbr title="Takayasu Sakurai">TS</abbr>, <abbr title="Andrew Yang">AY</abbr>), p. 15.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2003-GuptaKSY.html">DAC-2003-GuptaKSY</a> <span class="tag"><a href="tag/off%20the%20shelf.html" title="off the shelf">#off the shelf</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>A cost-driven lithographic correction methodology based on off-the-shelf sizing tools (<abbr title="Puneet Gupta">PG</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Jie Yang">JY</abbr>), pp. 16–21.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-ChenGK.html">DAC-2003-ChenGK</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Performance-impact limited area fill synthesis (<abbr title="Yu Chen">YC</abbr>, <abbr title="Puneet Gupta">PG</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>), pp. 22–27.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-HadsellM.html">DAC-2003-HadsellM</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Improved global routing through congestion estimation (<abbr title="Raia Hadsell">RH</abbr>, <abbr title="Patrick H. Madden">PHM</abbr>), pp. 28–31.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-CongJRR.html">DAC-2003-CongJRR</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>Microarchitecture evaluation with physical planning (<abbr title="Jason Cong">JC</abbr>, <abbr title="Ashok Jagannathan">AJ</abbr>, <abbr title="Glenn Reinman">GR</abbr>, <abbr title="Michail Romesis">MR</abbr>), pp. 32–35.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-BeniniMMOPP.html">DAC-2003-BeniniMMOPP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy-aware design techniques for differential power analysis protection (<abbr title="Luca Benini">LB</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Elvira Omerbegovic">EO</abbr>, <abbr title="Fabrizio Pro">FP</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 36–41.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-FummiPGPMR.html">DAC-2003-FummiPGPMR</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A timing-accurate modeling and simulation environment for networked embedded systems (<abbr title="Franco Fummi">FF</abbr>, <abbr title="Giovanni Perbellini">GP</abbr>, <abbr title="Paolo Gallo">PG</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Stefano Martini">SM</abbr>, <abbr title="Fabio Ricciato">FR</abbr>), pp. 42–47.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-DamaseviciusMS.html">DAC-2003-DamaseviciusMS</a> <span class="tag"><a href="tag/design%20pattern.html" title="design pattern">#design pattern</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Application of design patterns for hardware design (<abbr title="Robertas Damasevicius">RD</abbr>, <abbr title="Giedrius Majauskas">GM</abbr>, <abbr title="Vytautas Stuikys">VS</abbr>), pp. 48–53.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-KornarosPNZ.html">DAC-2003-KornarosPNZ</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/queue.html" title="queue">#queue</a></span></dt><dd>A fully-programmable memory management system optimizing queue handling at multi-gigabit rates (<abbr title="George Kornaros">GK</abbr>, <abbr title="Ioannis Papaefstathiou">IP</abbr>, <abbr title="Aristides Nikologiannis">AN</abbr>, <abbr title="Nicholaos Zervos">NZ</abbr>), pp. 54–59.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-HwangLSSFYHV.html">DAC-2003-HwangLSSFYHV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Design flow for HW / SW acceleration transparency in the thumbpod secure embedded system (<abbr title="David D. Hwang">DDH</abbr>, <abbr title="Bo-Cheng Lai">BCL</abbr>, <abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Kazuo Sakiyama">KS</abbr>, <abbr title="Yi Fan">YF</abbr>, <abbr title="Shenglin Yang">SY</abbr>, <abbr title="Alireza Hodjat">AH</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 60–65.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-WongMP.html">DAC-2003-WongMP</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design techniques for sensor appliances: foundations and light compass case study (<abbr title="Jennifer L. Wong">JLW</abbr>, <abbr title="Seapahn Megerian">SM</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 66–71.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-Barkai.html">DAC-2003-Barkai</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Seamless multi-radio integration challenges (<abbr title="Uri Barkai">UB</abbr>), p. 72.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2003-Hooijmans.html">DAC-2003-Hooijmans</a></dt><dd>RF front end application and technology trends (<abbr title="Pieter W. Hooijmans">PWH</abbr>), pp. 73–78.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-CraninckxD.html">DAC-2003-CraninckxD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>4G terminals: how are we going to design them? (<abbr title="Jan Craninckx">JC</abbr>, <abbr title="Stéphane Donnay">SD</abbr>), pp. 79–84.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-RootWT.html">DAC-2003-RootWT</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>New techniques for non-linear behavioral modeling of microwave/RF ICs from simulation and nonlinear microwave measurements (<abbr title="David E. Root">DER</abbr>, <abbr title="John Wood">JW</abbr>, <abbr title="Nick Tufillaro">NT</abbr>), pp. 85–90.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-DahlbergRBGKPRSV.html">DAC-2003-DahlbergRBGKPRSV</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>COT — customer owned trouble (<abbr title="Robert Dahlberg">RD</abbr>, <abbr title="Shishpal Rawat">SR</abbr>, <abbr title="Jen Bernier">JB</abbr>, <abbr title="Gina Gloski">GG</abbr>, <abbr title="Aurangzeb Khan">AK</abbr>, <abbr title="Kaushik Patel">KP</abbr>, <abbr title="Paul Ruddy">PR</abbr>, <abbr title="Naveed A. Sherwani">NAS</abbr>, <abbr title="Ronnie Vasishta">RV</abbr>), pp. 91–92.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2003-QianNS.html">DAC-2003-QianNS</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span></dt><dd>Random walks in a supply network (<abbr title="Haifeng Qian">HQ</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 93–98.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-KouroussisN.html">DAC-2003-KouroussisN</a> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A static pattern-independent technique for power grid voltage integrity verification (<abbr title="Dionysios Kouroussis">DK</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 99–104.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-ZhuYC.html">DAC-2003-ZhuYC</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Power network analysis using an adaptive algebraic multigrid approach (<abbr title="Zhengyong Zhu">ZZ</abbr>, <abbr title="Bo Yao">BY</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 105–108.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-SuAN.html">DAC-2003-SuAN</a> <span class="tag"><a href="tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Power grid reduction based on algebraic multigrid principles (<abbr title="Haihua Su">HS</abbr>, <abbr title="Emrah Acar">EA</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>), pp. 109–112.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-WangM.html">DAC-2003-WangM</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>On-chip power supply network optimization using multigrid-based technique (<abbr title="Kai Wang">KW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 113–118.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-LiXC.html">DAC-2003-LiXC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable modeling and optimization of mode transitions based on decoupled power management architecture (<abbr title="Dexin Li">DL</abbr>, <abbr title="Qiang Xie">QX</abbr>, <abbr title="Pai H. Chou">PHC</abbr>), pp. 119–124.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-KwonK.html">DAC-2003-KwonK</a></dt><dd>Optimal voltage allocation techniques for dynamically variable voltage processors (<abbr title="Woo-Cheol Kwon">WCK</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 125–130.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-HuaQB.html">DAC-2003-HuaQB</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Energy reduction techniques for multimedia applications with tolerance to deadline misses (<abbr title="Shaoxiong Hua">SH</abbr>, <abbr title="Gang Qu">GQ</abbr>, <abbr title="Shuvra S. Bhattacharyya">SSB</abbr>), pp. 131–136.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-RamachandranJ.html">DAC-2003-RamachandranJ</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Xtream-Fit: an energy-delay efficient data memory subsystem for embedded media processing (<abbr title="Anand Ramachandran">AR</abbr>, <abbr title="Margarida F. Jacome">MFJ</abbr>), pp. 137–142.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-MishchenkoWK.html">DAC-2003-MishchenkoWK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span></dt><dd>A new enhanced constructive decomposition and mapping algorithm (<abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Xinning Wang">XW</abbr>, <abbr title="Timothy Kam">TK</abbr>), pp. 143–148.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-MishchenkoS.html">DAC-2003-MishchenkoS</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Large-scale SOP minimization using decomposition and functional properties (<abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Tsutomu Sasao">TS</abbr>), pp. 149–154.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-JiangMB.html">DAC-2003-JiangMB</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Generalized cofactoring for logic function evaluation (<abbr title="Yunjian Jiang">YJ</abbr>, <abbr title="Slobodan Matic">SM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 155–158.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-Edwards.html">DAC-2003-Edwards</a></dt><dd>Making cyclic circuits acyclic (<abbr title="Stephen A. Edwards">SAE</abbr>), pp. 159–162.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-RiedelB.html">DAC-2003-RiedelB</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>The synthesis of cyclic combinational circuits (<abbr title="Marc D. Riedel">MDR</abbr>, <abbr title="Jehoshua Bruck">JB</abbr>), pp. 163–168.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-MukhopadhyayRR.html">DAC-2003-MukhopadhyayRR</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling (<abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Arijit Raychowdhury">AR</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 169–174.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-LeeKBS.html">DAC-2003-LeeKBS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Analysis and minimization techniques for total leakage considering gate oxide leakage (<abbr title="Dongwoo Lee">DL</abbr>, <abbr title="Wesley Kwong">WK</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 175–180.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-LongH.html">DAC-2003-LongH</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Distributed sleep transistor network for power reduction (<abbr title="Changbo Long">CL</abbr>, <abbr title="Lei He">LH</abbr>), pp. 181–186.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-TsaiDVI.html">DAC-2003-TsaiDVI</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Implications of technology scaling on leakage reduction techniques (<abbr title="Yuh-Fang Tsai">YFT</abbr>, <abbr title="David Duarte">DD</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 187–190.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-LeeB.html">DAC-2003-LeeB</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Static leakage reduction through simultaneous threshold voltage and state assignment (<abbr title="Dongwoo Lee">DL</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 191–194.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-ChanHPSMVW.html">DAC-2003-ChanHPSMVW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Emerging markets: design goes global (<abbr title="Chi-Foon Chan">CFC</abbr>, <abbr title="Deirdre Hanford">DH</abbr>, <abbr title="Jian Yue Pan">JYP</abbr>, <abbr title="Narendra V. Shenoy">NVS</abbr>, <abbr title="Mahesh Mehendale">MM</abbr>, <abbr title="A. Vasudevan">AV</abbr>, <abbr title="Shaojun Wei">SW</abbr>), p. 195.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2003-BeraudoL.html">DAC-2003-BeraudoL</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/replication.html" title="replication">#replication</a></span></dt><dd>Timing optimization of FPGA placements by logic replication (<abbr title="Giancarlo Beraudo">GB</abbr>, <abbr title="John Lillis">JL</abbr>), pp. 196–201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-YehM.html">DAC-2003-YehM</a></dt><dd>Delay budgeting in sequential circuit with application on FPGA placement (<abbr title="Chao-Yang Yeh">CYY</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-CongY.html">DAC-2003-CongY</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multilevel global placement with retiming (<abbr title="Jason Cong">JC</abbr>, <abbr title="Xin Yuan">XY</abbr>), pp. 208–213.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-HurCRPCTH.html">DAC-2003-HurCRPCTH</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>Force directed mongrel with physical net constraints (<abbr title="Sung-Woo Hur">SWH</abbr>, <abbr title="Tung Cao">TC</abbr>, <abbr title="Karthik Rajagopal">KR</abbr>, <abbr title="Yegna Parasuram">YP</abbr>, <abbr title="Amit Chowdhary">AC</abbr>, <abbr title="Vladimir Tiourin">VT</abbr>, <abbr title="Bill Halpin">BH</abbr>), pp. 214–219.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-QinC.html">DAC-2003-QinC</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Realizable parasitic reduction using generalized Y-Delta transformation (<abbr title="Zhanhai Qin">ZQ</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 220–225.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-AminCI.html">DAC-2003-AminCI</a></dt><dd>Realizable RLCK circuit crunching (<abbr title="Chirayu S. Amin">CSA</abbr>, <abbr title="Masud H. Chowdhury">MHC</abbr>, <abbr title="Yehea I. Ismail">YII</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-MeiAI.html">DAC-2003-MeiAI</a> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Efficient model order reduction including skin effect (<abbr title="Shizhong Mei">SM</abbr>, <abbr title="Chirayu S. Amin">CSA</abbr>, <abbr title="Yehea I. Ismail">YII</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-GadN.html">DAC-2003-GadN</a> <span class="tag"><a href="tag/congruence.html" title="congruence">#congruence</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Model order reduction of nonuniform transmission lines using integrated congruence transform (<abbr title="Emad Gad">EG</abbr>, <abbr title="Michel S. Nakhla">MSN</abbr>), pp. 238–243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-SzymanekK.html">DAC-2003-SzymanekK</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span></dt><dd>Partial task assignment of task graphs under heterogeneous resource constraints (<abbr title="Radoslaw Szymanek">RS</abbr>, <abbr title="Krzysztof Kuchcinski">KK</abbr>), pp. 244–249.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-StittLV.html">DAC-2003-StittLV</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Dynamic hardware/software partitioning: a first approach (<abbr title="Greg Stitt">GS</abbr>, <abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 250–255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-AtasuPI.html">DAC-2003-AtasuPI</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Automatic application-specific instruction-set extensions under microarchitectural constraints (<abbr title="Kubilay Atasu">KA</abbr>, <abbr title="Laura Pozzi">LP</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 256–261.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-NohlGBALSM.html">DAC-2003-NohlGBALSM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Instruction encoding synthesis for architecture exploration using hierarchical processor models (<abbr title="Achim Nohl">AN</abbr>, <abbr title="Volker Greive">VG</abbr>, <abbr title="Gunnar Braun">GB</abbr>, <abbr title="Andreas Hoffmann">AH</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Oliver Schliebusch">OS</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 262–267.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-Bernstein.html">DAC-2003-Bernstein</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Quantum-dot cellular automata: computing by field polarization (<abbr title="Gary H. Bernstein">GHB</abbr>), pp. 268–273.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-Wasshuber.html">DAC-2003-Wasshuber</a></dt><dd>Recent advances and future prospects in single-electronics (<abbr title="Christoph Wasshuber">CW</abbr>), pp. 274–275.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2003-AmlaniZTNT.html">DAC-2003-AmlaniZTNT</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span></dt><dd>Manipulation and characterization of molecular scale components (<abbr title="Islamshah Amlani">IA</abbr>, <abbr title="Ruth Zhang">RZ</abbr>, <abbr title="John Tresek">JT</abbr>, <abbr title="Larry Nagahara">LN</abbr>, <abbr title="Raymond K. Tsui">RKT</abbr>), pp. 276–277.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2003-RutenbarHJKMRS.html">DAC-2003-RutenbarHJKMRS</a></dt><dd>Mixed signals on mixed-signal: the right next technology (<abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="David L. Harame">DLH</abbr>, <abbr title="Kurt Johnson">KJ</abbr>, <abbr title="Paul Kempf">PK</abbr>, <abbr title="Teresa H. Y. Meng">THYM</abbr>, <abbr title="Reza Rofougaran">RR</abbr>, <abbr title="James Spoto">JS</abbr>), pp. 278–279.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2003-Gluska.html">DAC-2003-Gluska</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Coverage-oriented verification of banias (<abbr title="Alon Gluska">AG</abbr>), pp. 280–285.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-FineZ.html">DAC-2003-FineZ</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Coverage directed test generation for functional verification using bayesian networks (<abbr title="Shai Fine">SF</abbr>, <abbr title="Avi Ziv">AZ</abbr>), pp. 286–291.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-JayakumarPS.html">DAC-2003-JayakumarPS</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Dos and don’ts of CTL state coverage estimation (<abbr title="Nikhil Jayakumar">NJ</abbr>, <abbr title="Mitra Purandare">MP</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 292–295.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-YuanAAP.html">DAC-2003-YuanAAP</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Constraint synthesis for environment modeling in functional verification (<abbr title="Jun Yuan">JY</abbr>, <abbr title="Ken Albin">KA</abbr>, <abbr title="Adnan Aziz">AA</abbr>, <abbr title="Carl Pixley">CP</abbr>), pp. 296–299.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-AbdiSG.html">DAC-2003-AbdiSG</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>Automatic communication refinement for system level design (<abbr title="Samar Abdi">SA</abbr>, <abbr title="Dongwan Shin">DS</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 300–305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-LekatsasHCJS.html">DAC-2003-LekatsasHCJS</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>CoCo: a hardware/software platform for rapid prototyping of code compression technologies (<abbr title="Haris Lekatsas">HL</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Venkata Jakkula">VJ</abbr>, <abbr title="Murugan Sankaradass">MS</abbr>), pp. 306–311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-MeyerowitzPS.html">DAC-2003-MeyerowitzPS</a> <span class="tag"><a href="tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A tool for describing and evaluating hierarchical real-time bus scheduling policies (<abbr title="Trevor Meyerowitz">TM</abbr>, <abbr title="Claudio Pinello">CP</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 312–317.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-MillerMD.html">DAC-2003-MillerMD</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A transformation based algorithm for reversible logic synthesis (<abbr title="D. Michael Miller">DMM</abbr>, <abbr title="Dmitri Maslov">DM</abbr>, <abbr title="Gerhard W. Dueck">GWD</abbr>), pp. 318–323.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-BullockM.html">DAC-2003-BullockM</a></dt><dd>An arbitrary twoqubit computation In 23 elementary gates or less (<abbr title="Stephen S. Bullock">SSB</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 324–329.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-SaifhashemiP.html">DAC-2003-SaifhashemiP</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction (<abbr title="Arash Saifhashemi">AS</abbr>, <abbr title="Hossein Pedram">HP</abbr>), pp. 330–333.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-LyseckyV.html">DAC-2003-LyseckyV</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>On-chip logic minimization (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 334–337.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-BorkarKNTKD.html">DAC-2003-BorkarKNTKD</a></dt><dd>Parameter variations and impact on circuits and microarchitecture (<abbr title="Shekhar Borkar">SB</abbr>, <abbr title="Tanay Karnik">TK</abbr>, <abbr title="Siva Narendra">SN</abbr>, <abbr title="James Tschanz">JT</abbr>, <abbr title="Ali Keshavarzi">AK</abbr>, <abbr title="Vivek De">VD</abbr>), pp. 338–342.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2003-Visweswariah.html">DAC-2003-Visweswariah</a></dt><dd>Death, taxes and failing chips (<abbr title="Chandu Visweswariah">CV</abbr>), pp. 343–347.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2003-AgarwalBZV.html">DAC-2003-AgarwalBZV</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Computation and Refinement of Statistical Bounds on Circuit Delay (<abbr title="Aseem Agarwal">AA</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 348–353.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-El-GamalBBHMOP.html">DAC-2003-El-GamalBBHMOP</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast, cheap and under control: the next implementation fabric (<abbr title="Abbas El Gamal">AEG</abbr>, <abbr title="Ivo Bolsens">IB</abbr>, <abbr title="Andy Broom">AB</abbr>, <abbr title="Christopher Hamlin">CH</abbr>, <abbr title="Philippe Magarshack">PM</abbr>, <abbr title="Zvi Or-Bach">ZOB</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 354–355.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2003-TasiranYB.html">DAC-2003-TasiranYB</a> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using a formal specification and a model checker to monitor and direct simulation (<abbr title="Serdar Tasiran">ST</abbr>, <abbr title="Yuan Yu">YY</abbr>, <abbr title="Brannon Batson">BB</abbr>), pp. 356–361.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-HsuTCT.html">DAC-2003-HsuTCT</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>Advanced techniques for RTL debugging (<abbr title="Yu-Chin Hsu">YCH</abbr>, <abbr title="Bassam Tabbara">BT</abbr>, <abbr title="Yirng-An Chen">YAC</abbr>, <abbr title="Fur-Shing Tsai">FST</abbr>), pp. 362–367.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-ClarkeKY.html">DAC-2003-ClarkeKY</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/c.html" title="c">#c</a></span> <span class="tag"><a href="tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Behavioral consistency of C and verilog programs using bounded model checking (<abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Daniel Kröning">DK</abbr>, <abbr title="Karen Yorav">KY</abbr>), pp. 368–371.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-HenftlingZBZE.html">DAC-2003-HenftlingZBZE</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Re-use-centric architecture for a fully accelerated testbench environment (<abbr title="Renate Henftling">RH</abbr>, <abbr title="Andreas Zinn">AZ</abbr>, <abbr title="Matthias Bauer">MB</abbr>, <abbr title="Martin Zambaldi">MZ</abbr>, <abbr title="Wolfgang Ecker">WE</abbr>), pp. 372–375.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-AgarwalSB.html">DAC-2003-AgarwalSB</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>An effective capacitance based driver output model for on-chip RLC interconnects (<abbr title="Kanak Agarwal">KA</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 376–381.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-AlpertLKD.html">DAC-2003-AlpertLKD</a> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Delay and slew metrics using the lognormal distribution (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Chandramouli V. Kashyap">CVK</abbr>, <abbr title="Anirudh Devgan">AD</abbr>), pp. 382–385.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-CroixW.html">DAC-2003-CroixW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Blade and razor: cell and interconnect delay analysis using current-based models (<abbr title="John F. Croix">JFC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 386–389.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-ThudiB.html">DAC-2003-ThudiB</a></dt><dd>Non-iterative switching window computation for delay-noise (<abbr title="Bhavana Thudi">BT</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 390–395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-RussellJ.html">DAC-2003-RussellJ</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Architecture-level performance evaluation of component-based embedded systems (<abbr title="Jeffry T. Russell">JTR</abbr>, <abbr title="Margarida F. Jacome">MFJ</abbr>), pp. 396–401.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-PimentelE.html">DAC-2003-PimentelE</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>An IDF-based trace transformation method for communication refinement (<abbr title="Andy D. Pimentel">ADP</abbr>, <abbr title="Cagkan Erbas">CE</abbr>), pp. 402–407.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-PaulBNPT.html">DAC-2003-PaulBNPT</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Schedulers as model-based design elements in programmable heterogeneous multiprocessors (<abbr title="JoAnn M. Paul">JMP</abbr>, <abbr title="Alex Bobrek">AB</abbr>, <abbr title="Jeffrey E. Nelson">JEN</abbr>, <abbr title="Joshua J. Pieper">JJP</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 408–411.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-KiranJRN.html">DAC-2003-KiranJRN</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A complexity effective communication model for behavioral modeling of signal processing applications (<abbr title="M. N. V. Satya Kiran">MNVSK</abbr>, <abbr title="M. N. Jayram">MNJ</abbr>, <abbr title="Pradeep Rao">PR</abbr>, <abbr title="S. K. Nandy">SKN</abbr>), pp. 412–415.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-Spirakis.html">DAC-2003-Spirakis</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Leading-edge and future design challenges — is the classical EDA ready? (<abbr title="Greg Spirakis">GS</abbr>), p. 416.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2003-Matsuzawa.html">DAC-2003-Matsuzawa</a> <span class="tag"><a href="tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>How to make efficient communication, collaboration, and optimization from system to chip (<abbr title="Akira Matsuzawa">AM</abbr>), pp. 417–418.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2003-MagarshackP.html">DAC-2003-MagarshackP</a></dt><dd>System-on-chip beyond the nanometer wall (<abbr title="Philippe Magarshack">PM</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>), pp. 419–424.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-SeshiaLB.html">DAC-2003-SeshiaLB</a> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/sat.html" title="sat">#sat</a></span></dt><dd>A hybrid SAT-based decision procedure for separation logic with uninterpreted functions (<abbr title="Sanjit A. Seshia">SAS</abbr>, <abbr title="Shuvendu K. Lahiri">SKL</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 425–430.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-GoelHB.html">DAC-2003-GoelHB</a> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>Symbolic representation with ordered function templates (<abbr title="Amit Goel">AG</abbr>, <abbr title="Gagan Hasteer">GH</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 431–435.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2003-LuWCMH.html">DAC-2003-LuWCMH</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>A signal correlation guided ATPG solver and its applications for solving difficult industrial cases (<abbr title="Feng Lu">FL</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="John Moondanos">JM</abbr>, <abbr title="Ziyad Hanna">ZH</abbr>), pp. 436–441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-NgPMJ.html">DAC-2003-NgPMJ</a> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Solving the latch mapping problem in an industrial setting (<abbr title="Kelvin Ng">KN</abbr>, <abbr title="Mukul R. Prasad">MRP</abbr>, <abbr title="Rajarshi Mukherjee">RM</abbr>, <abbr title="Jawahar Jain">JJ</abbr>), pp. 442–447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-AgostaBS.html">DAC-2003-AgostaBS</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/static%20analysis.html" title="static analysis">#static analysis</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Static analysis of transaction-level models (<abbr title="Giovanni Agosta">GA</abbr>, <abbr title="Francesco Bruschi">FB</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), pp. 448–453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-JersakE.html">DAC-2003-JersakE</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Enabling scheduling analysis of heterogeneous systems with multi-rate data dependencies and rate intervals (<abbr title="Marek Jersak">MJ</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 454–459.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-ChenHBW.html">DAC-2003-ChenHBW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Automatic trace analysis for logic of constraints (<abbr title="Xi Chen">XC</abbr>, <abbr title="Harry Hsieh">HH</abbr>, <abbr title="Felice Balarin">FB</abbr>, <abbr title="Yosinori Watanabe">YW</abbr>), pp. 460–465.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-LiMR.html">DAC-2003-LiMR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Accurate timing analysis by modeling caches, speculation and their interaction (<abbr title="Xianfeng Li">XL</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="Abhik Roychoudhury">AR</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-LiP.html">DAC-2003-LiP</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>NORM: compact model order reduction of weakly nonlinear systems (<abbr title="Peng Li">PL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 472–477.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-LiLXP.html">DAC-2003-LiLXP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Analog and RF circuit macromodels for system-level analysis (<abbr title="Xin Li">XL</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="Yang Xu">YX</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 478–483.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-DongR.html">DAC-2003-DongR</a> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Piecewise polynomial nonlinear model reduction (<abbr title="Ning Dong">ND</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 484–489.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-VasilyevRW.html">DAC-2003-VasilyevRW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A TBR-based trajectory piecewise-linear algorithm for generating accurate low-order models for nonlinear analog circuits and MEMS (<abbr title="Dmitry Vasilyev">DV</abbr>, <abbr title="Michal Rewienski">MR</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 490–495.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-FangRPC.html">DAC-2003-FangRPC</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/static%20analysis.html" title="static analysis">#static analysis</a></span></dt><dd>Toward efficient static analysis of finite-precision effects in DSP applications via affine arithmetic modeling (<abbr title="Claire Fang Fang">CFF</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="Markus Püschel">MP</abbr>, <abbr title="Tsuhan Chen">TC</abbr>), pp. 496–501.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-AmdeBS.html">DAC-2003-AmdeBS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Automating the design of an asynchronous DLX microprocessor (<abbr title="Manish Amde">MA</abbr>, <abbr title="Ivan Blunno">IB</abbr>, <abbr title="Christos P. Sotiriou">CPS</abbr>), pp. 502–507.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-WongM.html">DAC-2003-WongM</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/data-driven.html" title="data-driven">#data-driven</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-level synthesis of asynchronous systems by data-driven decomposition (<abbr title="Catherine G. Wong">CGW</abbr>, <abbr title="Alain J. Martin">AJM</abbr>), pp. 508–513.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-SoDH.html">DAC-2003-SoDH</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using estimates from behavioral synthesis tools in compiler-directed design space exploration (<abbr title="Byoungro So">BS</abbr>, <abbr title="Pedro C. Diniz">PCD</abbr>, <abbr title="Mary W. Hall">MWH</abbr>), pp. 514–519.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-SengerMMGKGB.html">DAC-2003-SengerMMGKGB</a></dt><dd>A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference (<abbr title="Robert M. Senger">RMS</abbr>, <abbr title="Eric D. Marsman">EDM</abbr>, <abbr title="Michael S. McCorquodale">MSM</abbr>, <abbr title="Fadi H. Gebara">FHG</abbr>, <abbr title="Keith L. Kraver">KLK</abbr>, <abbr title="Matthew R. Guthaus">MRG</abbr>, <abbr title="Richard B. Brown">RBB</abbr>), pp. 520–525.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-LauP.html">DAC-2003-LauP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Fractional-N frequency synthesizer design at the transfer function level using a direct closed loop realization algorithm (<abbr title="Charlotte Y. Lau">CYL</abbr>, <abbr title="Michael H. Perrott">MHP</abbr>), pp. 526–531.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-Heydari.html">DAC-2003-Heydari</a></dt><dd>Characterizing the effects of clock jitter due to substrate noise in discrete-time D/S modulators (<abbr title="Payam Heydari">PH</abbr>), pp. 532–537.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-VasudevanR.html">DAC-2003-VasudevanR</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Computation of noise spectral density in switched capacitor circuits using the mixed-frequency-time technique (<abbr title="Vinita Vasudevan">VV</abbr>, <abbr title="M. Ramakrishna">MR</abbr>), pp. 538–541.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-MantheLS.html">DAC-2003-MantheLS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Symbolic analysis of analog circuits with hard nonlinearity (<abbr title="Alicia Manthe">AM</abbr>, <abbr title="Zhao Li">ZL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 542–545.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-KahngBCDGSS.html">DAC-2003-KahngBCDGSS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Nanometer design: place your bets (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Shekhar Borkar">SB</abbr>, <abbr title="John M. Cohn">JMC</abbr>, <abbr title="Antun Domic">AD</abbr>, <abbr title="Patrick Groeneveld">PG</abbr>, <abbr title="Louis Scheffer">LS</abbr>, <abbr title="Jean-Pierre Schoellkopf">JPS</abbr>), pp. 546–547.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2003-ChenRRD.html">DAC-2003-ChenRRD</a> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>A scalable software-based self-test methodology for programmable processors (<abbr title="Li Chen">LC</abbr>, <abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 548–553.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-LiYRP.html">DAC-2003-LiYRP</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A scan BIST generation method using a markov source and partial bit-fixing (<abbr title="Wei Li">WL</abbr>, <abbr title="Chaowen Yu">CY</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Irith Pomeranz">IP</abbr>), pp. 554–559.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-Al-YamaniM.html">DAC-2003-Al-YamaniM</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span></dt><dd>Seed encoding with LFSRs and cellular automata (<abbr title="Ahmad A. Al-Yamani">AAAY</abbr>, <abbr title="Edward J. McCluskey">EJM</abbr>), pp. 560–565.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-WohlWPA.html">DAC-2003-WohlWPA</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient compression and application of deterministic patterns in a logic BIST architecture (<abbr title="Peter Wohl">PW</abbr>, <abbr title="John A. Waicukauski">JAW</abbr>, <abbr title="Sanjay Patel">SP</abbr>, <abbr title="Minesh B. Amin">MBA</abbr>), pp. 566–569.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-NegreirosCS.html">DAC-2003-NegreirosCS</a></dt><dd>Ultimate low cost analog BIST (<abbr title="Marcelo Negreiros">MN</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Altamiro Amadeu Susin">AAS</abbr>), pp. 570–573.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-HuWKM.html">DAC-2003-HuWKM</a> <span class="tag"><a href="tag/library.html" title="library">#library</a></span></dt><dd>Gain-based technology mapping for discrete-size cell libraries (<abbr title="Bo Hu">BH</abbr>, <abbr title="Yosinori Watanabe">YW</abbr>, <abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 574–579.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-ShiL.html">DAC-2003-ShiL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An O(nlogn) time algorithm for optimal buffer insertion (<abbr title="Weiping Shi">WS</abbr>, <abbr title="Zhuo Li">ZL</abbr>), pp. 580–585.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-GhoneimaI.html">DAC-2003-GhoneimaI</a> <span class="tag"><a href="tag/bidirectional.html" title="bidirectional">#bidirectional</a></span></dt><dd>Optimum positioning of interleaved repeaters In bidirectional buses (<abbr title="Maged Ghoneima">MG</abbr>, <abbr title="Yehea I. Ismail">YII</abbr>), pp. 586–591.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-RenG.html">DAC-2003-RenG</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Synthesizing optimal filters for crosstalk-cancellation for high-speed buses (<abbr title="Jihong Ren">JR</abbr>, <abbr title="Mark R. Greenstreet">MRG</abbr>), pp. 592–597.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-MaideeAB.html">DAC-2003-MaideeAB</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast timing-driven partitioning-based placement for island style FPGAs (<abbr title="Pongstorn Maidee">PM</abbr>, <abbr title="Cristinel Ababei">CA</abbr>, <abbr title="Kia Bazargan">KB</abbr>), pp. 598–603.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-MemikMJK.html">DAC-2003-MemikMJK</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Global resource sharing for synthesis of control data flow graphs on FPGAs (<abbr title="Seda Ogrenci Memik">SOM</abbr>, <abbr title="Gokhan Memik">GM</abbr>, <abbr title="Roozbeh Jafari">RJ</abbr>, <abbr title="Eren Kursun">EK</abbr>), pp. 604–609.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-ZieglerHD.html">DAC-2003-ZieglerHD</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Compiler-generated communication for pipelined FPGA applications (<abbr title="Heidi E. Ziegler">HEZ</abbr>, <abbr title="Mary W. Hall">MWH</abbr>, <abbr title="Pedro C. Diniz">PCD</abbr>), pp. 610–615.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-KaplanBK.html">DAC-2003-KaplanBK</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Data communication estimation and reduction for reconfigurable systems (<abbr title="Adam Kaplan">AK</abbr>, <abbr title="Philip Brisk">PB</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 616–621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-DonnoIBM.html">DAC-2003-DonnoIBM</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Clock-tree power optimization based on RTL clock-gating (<abbr title="Monica Donno">MD</abbr>, <abbr title="Alessandro Ivaldi">AI</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 622–627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-BashirullahLC.html">DAC-2003-BashirullahLC</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low-power design methodology for an on-chip bus with adaptive bandwidth capability (<abbr title="Rizwan Bashirullah">RB</abbr>, <abbr title="Wentai Liu">WL</abbr>, <abbr title="Ralph K. Cavin III">RKCI</abbr>), pp. 628–633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-MoreshetB.html">DAC-2003-MoreshetB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/queue.html" title="queue">#queue</a></span></dt><dd>Power-aware issue queue design for speculative instructions (<abbr title="Tali Moreshet">TM</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>), pp. 634–637.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-BergamaschiJ.html">DAC-2003-BergamaschiJ</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>State-based power analysis for systems-on-chip (<abbr title="Reinaldo A. Bergamaschi">RAB</abbr>, <abbr title="Yunjian Jiang">YJ</abbr>), pp. 638–641.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-SechenCHMNNT.html">DAC-2003-SechenCHMNNT</a> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Libraries: lifejacket or straitjacket (<abbr title="Carl Sechen">CS</abbr>, <abbr title="Barbara Chappel">BC</abbr>, <abbr title="Jim Hogan">JH</abbr>, <abbr title="Andrew Moore">AM</abbr>, <abbr title="Tadahiko Nakamura">TN</abbr>, <abbr title="Gregory A. Northrop">GAN</abbr>, <abbr title="Anjaneya Thakar">AT</abbr>), pp. 642–643.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2003-EjlaliM.html">DAC-2003-EjlaliM</a></dt><dd>Switch-level emulation (<abbr title="Ali Reza Ejlali">ARE</abbr>, <abbr title="Seyed Ghassem Miremadi">SGM</abbr>), pp. 644–649.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-LimaCR.html">DAC-2003-LimaCR</a> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span></dt><dd>Designing fault tolerant systems into SRAM-based FPGAs (<abbr title="Fernanda Lima">FL</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Ricardo Augusto da Luz Reis">RAdLR</abbr>), pp. 650–655.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-CarlettaVKF.html">DAC-2003-CarlettaVKF</a> <span class="tag"><a href="tag/fixpoint.html" title="fixpoint">#fixpoint</a></span></dt><dd>Determining appropriate precisions for signals in fixed-point IIR filters (<abbr title="Joan Carletta">JC</abbr>, <abbr title="Robert J. Veillette">RJV</abbr>, <abbr title="Frederick W. Krach">FWK</abbr>, <abbr title="Zhengwei Fang">ZF</abbr>), pp. 656–661.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-LinT.html">DAC-2003-LinT</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation for designs with multiple clocks (<abbr title="Xijiang Lin">XL</abbr>, <abbr title="Rob Thompson">RT</abbr>), pp. 662–667.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-KrsticWCLM.html">DAC-2003-KrsticWCLM</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Enhancing diagnosis resolution for delay defects based upon statistical timing and statistical fault models (<abbr title="Angela Krstic">AK</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Jing-Jia Liou">JJL</abbr>, <abbr title="T. M. Mak">TMM</abbr>), pp. 668–673.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-HuangC.html">DAC-2003-HuangC</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Using embedded infrastructure IP for SOC post-silicon verification (<abbr title="Yu Huang">YH</abbr>, <abbr title="Wu-Tung Cheng">WTC</abbr>), pp. 674–677.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-Tahoori.html">DAC-2003-Tahoori</a> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using satisfiability in application-dependent testing of FPGA interconnects (<abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 678–681.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-OMahonyYHW.html">DAC-2003-OMahonyYHW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Design of a 10GHz clock distribution network using coupled standing-wave oscillators (<abbr title="Frank O'Mahony">FO</abbr>, <abbr title="C. Patrick Yue">CPY</abbr>, <abbr title="Mark Horowitz">MH</abbr>, <abbr title="S. Simon Wong">SSW</abbr>), pp. 682–687.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-ManeatisKMMS.html">DAC-2003-ManeatisKMMS</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL (<abbr title="John G. Maneatis">JGM</abbr>, <abbr title="Jaeha Kim">JK</abbr>, <abbr title="Iain McClatchie">IM</abbr>, <abbr title="Jay Maxey">JM</abbr>, <abbr title="Manjusha Shankaradas">MS</abbr>), pp. 688–690.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-2003-BorgattiCSFILMPPR.html">DAC-2003-BorgattiCSFILMPPR</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A reconfigurable signal processing IC with embedded FPGA and multi-port flash memory (<abbr title="Michele Borgatti">MB</abbr>, <abbr title="L. Cali">LC</abbr>, <abbr title="Guido De Sandre">GDS</abbr>, <abbr title="B. Forét">BF</abbr>, <abbr title="D. Iezzi">DI</abbr>, <abbr title="Francesco Lertora">FL</abbr>, <abbr title="G. Muzzi">GM</abbr>, <abbr title="Marco Pasotti">MP</abbr>, <abbr title="Marco Poles">MP</abbr>, <abbr title="Pier Luigi Rolandi">PLR</abbr>), pp. 691–695.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2003-ChanKLNR.html">DAC-2003-ChanKLNR</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Physical synthesis methodology for high performance microprocessors (<abbr title="Yiu-Hing Chan">YHC</abbr>, <abbr title="Prabhakar Kudva">PK</abbr>, <abbr title="Lisa B. Lacey">LBL</abbr>, <abbr title="Gregory A. Northrop">GAN</abbr>, <abbr title="Thomas E. Rosser">TER</abbr>), pp. 696–701.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-AndoYISAMMMOYSKYS.html">DAC-2003-AndoYISAMMMOYSKYS</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>A 1.3GHz fifth generation SPARC64 microprocessor (<abbr title="Hisashige Ando">HA</abbr>, <abbr title="Yuuji Yoshida">YY</abbr>, <abbr title="Aiichiro Inoue">AI</abbr>, <abbr title="Itsumi Sugiyama">IS</abbr>, <abbr title="Takeo Asakawa">TA</abbr>, <abbr title="Kuniki Morita">KM</abbr>, <abbr title="Toshiyuki Muta">TM</abbr>, <abbr title="Tsuyoshi Motokurumada">TM</abbr>, <abbr title="Seishi Okada">SO</abbr>, <abbr title="Hideo Yamashita">HY</abbr>, <abbr title="Yoshihiko Satsukawa">YS</abbr>, <abbr title="Akihiko Konmoto">AK</abbr>, <abbr title="Ryouichi Yamashita">RY</abbr>, <abbr title="Hiroyuki Sugiyama">HS</abbr>), pp. 702–705.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-StinsonR.html">DAC-2003-StinsonR</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>A 1.5GHz third generation itanium® 2 processor (<abbr title="Jason Stinson">JS</abbr>, <abbr title="Stefan Rusu">SR</abbr>), pp. 706–709.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-GuptaRSBBFPOS.html">DAC-2003-GuptaRSBBFPOS</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification — prove it or pitch it (<abbr title="Rajesh K. Gupta">RKG</abbr>, <abbr title="Shishpal Rawat">SR</abbr>, <abbr title="Sandeep K. Shukla">SKS</abbr>, <abbr title="Brian Bailey">BB</abbr>, <abbr title="Daniel K. Beece">DKB</abbr>, <abbr title="Masahiro Fujita">MF</abbr>, <abbr title="Carl Pixley">CP</abbr>, <abbr title="John O'Leary">JO</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 710–711.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2003-ZhuSW.html">DAC-2003-ZhuSW</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Algorithms in FastImp: a fast and wideband impedance extraction program for complicated 3-D geometries (<abbr title="Zhenhai Zhu">ZZ</abbr>, <abbr title="Ben Song">BS</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 712–717.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-YuH.html">DAC-2003-YuH</a></dt><dd>Vector potential equivalent circuit based on PEEC inversion (<abbr title="Hao Yu">HY</abbr>, <abbr title="Lei He">LH</abbr>), pp. 718–723.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-GorenZGWBALSTGPJSSDH.html">DAC-2003-GorenZGWBALSTGPJSSDH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>On-chip interconnect-aware design and modeling methodology, based on high bandwidth transmission line devices (<abbr title="David Goren">DG</abbr>, <abbr title="Michael Zelikson">MZ</abbr>, <abbr title="Rachel Gordin">RG</abbr>, <abbr title="Israel A. Wagner">IAW</abbr>, <abbr title="Anastasia Barger">AB</abbr>, <abbr title="Alon Amir">AA</abbr>, <abbr title="Betty Livshitz">BL</abbr>, <abbr title="Anatoly Sherman">AS</abbr>, <abbr title="Youri Tretiakov">YT</abbr>, <abbr title="Robert A. Groves">RAG</abbr>, <abbr title="J. Park">JP</abbr>, <abbr title="Donald L. Jordan">DLJ</abbr>, <abbr title="Sue E. Strang">SES</abbr>, <abbr title="Raminderpal Singh">RS</abbr>, <abbr title="Carl E. Dickey">CED</abbr>, <abbr title="David L. Harame">DLH</abbr>), pp. 724–727.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-ZhongKBR.html">DAC-2003-ZhongKBR</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An adaptive window-based susceptance extraction and its efficient implementation (<abbr title="Guoan Zhong">GZ</abbr>, <abbr title="Cheng-Kok Koh">CKK</abbr>, <abbr title="Venkataramanan Balakrishnan">VB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 728–731.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-RaoBO.html">DAC-2003-RaoBO</a></dt><dd>Test application time and volume compression through seed overlapping (<abbr title="Wenjing Rao">WR</abbr>, <abbr title="Ismet Bayraktaroglu">IB</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 732–737.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-SehgalIKC.html">DAC-2003-SehgalIKC</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Test cost reduction for SOCs using virtual TAMs and lagrange multipliers (<abbr title="Anuja Sehgal">AS</abbr>, <abbr title="Vikram Iyengar">VI</abbr>, <abbr title="Mark D. Krasniewski">MDK</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 738–743.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-XiangGSW.html">DAC-2003-XiangGSW</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A cost-effective scan architecture for scan testing with non-scan test power and test application cost (<abbr title="Dong Xiang">DX</abbr>, <abbr title="Shan Gu">SG</abbr>, <abbr title="Jia-Guang Sun">JGS</abbr>, <abbr title="Yu-Liang Wu">YLW</abbr>), pp. 744–747.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-PomeranzR.html">DAC-2003-PomeranzR</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On test data compression and n-detection test sets (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 748–751.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-MongZ.html">DAC-2003-MongZ</a></dt><dd>A retargetable micro-architecture simulator (<abbr title="Wai Sum Mong">WSM</abbr>, <abbr title="Jianwen Zhu">JZ</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-ReshadiMD.html">DAC-2003-ReshadiMD</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Instruction set compiled simulation: a technique for fast and flexible instruction set simulation (<abbr title="Mehrdad Reshadi">MR</abbr>, <abbr title="Prabhat Mishra">PM</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-QinM.html">DAC-2003-QinM</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automated synthesis of efficient binary decoders for retargetable software toolkits (<abbr title="Wei Qin">WQ</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-LackeyZK.html">DAC-2003-LackeyZK</a></dt><dd>Designing mega-ASICs in nanogate technologies (<abbr title="David E. Lackey">DEL</abbr>, <abbr title="Paul S. Zuchowski">PSZ</abbr>, <abbr title="Jürgen Koehl">JK</abbr>), pp. 770–775.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-BittlestoneHSA.html">DAC-2003-BittlestoneHSA</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/library.html" title="library">#library</a></span></dt><dd>Architecting ASIC libraries and flows in nanometer era (<abbr title="Clive Bittlestone">CB</abbr>, <abbr title="Anthony M. Hill">AMH</abbr>, <abbr title="Vipul Singhal">VS</abbr>, <abbr title="N. V. Arvind">NVA</abbr>), pp. 776–781.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-PileggiSSGKKPRT.html">DAC-2003-PileggiSSGKKPRT</a></dt><dd>Exploring regular fabrics to optimize the performance-cost trade-off (<abbr title="Lawrence T. Pileggi">LTP</abbr>, <abbr title="Herman Schmit">HS</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>, <abbr title="Padmini Gopalakrishnan">PG</abbr>, <abbr title="V. Kheterpal">VK</abbr>, <abbr title="Aneesh Koorapaty">AK</abbr>, <abbr title="Chetan Patel">CP</abbr>, <abbr title="Vyacheslav Rovner">VR</abbr>, <abbr title="K. Y. Tong">KYT</abbr>), pp. 782–787.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-PuriSCKPSSK.html">DAC-2003-PuriSCKPSSK</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Pushing ASIC performance in a power envelope (<abbr title="Ruchir Puri">RP</abbr>, <abbr title="Leon Stok">LS</abbr>, <abbr title="John M. Cohn">JMC</abbr>, <abbr title="David S. Kung">DSK</abbr>, <abbr title="David Z. Pan">DZP</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Ashish Srivastava">AS</abbr>, <abbr title="Sarvesh H. Kulkarni">SHK</abbr>), pp. 788–793.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-ChenCCKMSYZ.html">DAC-2003-ChenCCKMSYZ</a> <span class="tag"><a href="tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>An algebraic multigrid solver for analytical placement with layout based clustering (<abbr title="Hongyu Chen">HC</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Nan-Chi Chou">NCC</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="John F. MacDonald">JFM</abbr>, <abbr title="Peter Suaris">PS</abbr>, <abbr title="Bo Yao">BY</abbr>, <abbr title="Zhengyong Zhu">ZZ</abbr>), pp. 794–799.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-HuM.html">DAC-2003-HuM</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Wire length prediction based clustering and its application in placement (<abbr title="Bo Hu">BH</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 800–805.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-MaHDCCCG.html">DAC-2003-MaHDCCCG</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Dynamic global buffer planning optimization based on detail block locating and congestion analysis (<abbr title="Yuchun Ma">YM</abbr>, <abbr title="Xianlong Hong">XH</abbr>, <abbr title="Sheqin Dong">SD</abbr>, <abbr title="Song Chen">SC</abbr>, <abbr title="Yici Cai">YC</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Jun Gu">JG</abbr>), pp. 806–811.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-LeeCHY.html">DAC-2003-LeeCHY</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Multilevel floorplanning/placement for large-scale modules using B*-trees (<abbr title="Hsun-Cheng Lee">HCL</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="Jer-Ming Hsu">JMH</abbr>, <abbr title="Hannah Honghua Yang">HHY</abbr>), pp. 812–817.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-DamianoK.html">DAC-2003-DamianoK</a> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Checking satisfiability of a conjunction of BDDs (<abbr title="Robert F. Damiano">RFD</abbr>, <abbr title="James H. Kukula">JHK</abbr>), pp. 818–823.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-GuptaGWYA.html">DAC-2003-GuptaGWYA</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/sat.html" title="sat">#sat</a></span></dt><dd>Learning from BDDs in SAT-based bounded model checking (<abbr title="Aarti Gupta">AG</abbr>, <abbr title="Malay K. Ganai">MKG</abbr>, <abbr title="Chao Wang">CW</abbr>, <abbr title="Zijiang Yang">ZY</abbr>, <abbr title="Pranav Ashar">PA</abbr>), pp. 824–829.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-ChaiK.html">DAC-2003-ChaiK</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="tag/theorem%20proving.html" title="theorem proving">#theorem proving</a></span></dt><dd>A fast pseudo-boolean constraint solver (<abbr title="Donald Chai">DC</abbr>, <abbr title="Andreas Kuehlmann">AK</abbr>), pp. 830–835.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-AloulMS.html">DAC-2003-AloulMS</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Shatter: efficient symmetry-breaking for boolean satisfiability (<abbr title="Fadi A. Aloul">FAA</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 836–839.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-KangP.html">DAC-2003-KangP</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/sat.html" title="sat">#sat</a></span></dt><dd>SAT-based unbounded symbolic model checking (<abbr title="Hyeong-Ju Kang">HJK</abbr>, <abbr title="In-Cheol Park">ICP</abbr>), pp. 840–843.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-DescampsBGIP.html">DAC-2003-DescampsBGIP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Design of a 17-million gate network processor using a design factory (<abbr title="Gilles-Eric Descamps">GED</abbr>, <abbr title="Satish Bagalkotkar">SB</abbr>, <abbr title="Subramaniam Ganesan">SG</abbr>, <abbr title="Satish Iyengar">SI</abbr>, <abbr title="Alain Pirson">AP</abbr>), pp. 844–849.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-ShiG.html">DAC-2003-ShiG</a> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Hybrid hierarchical timing closure methodology for a high performance and low power DSP (<abbr title="Kaijian Shi">KS</abbr>, <abbr title="Graig Godwin">GG</abbr>), pp. 850–855.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-FerzliN.html">DAC-2003-FerzliN</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations (<abbr title="Imad A. Ferzli">IAF</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 856–859.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-ChaiKRTWM.html">DAC-2003-ChaiKRTWM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Temporofunctional crosstalk noise analysis (<abbr title="Donald Chai">DC</abbr>, <abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Yajun Ran">YR</abbr>, <abbr title="Kenneth H. Tseng">KHT</abbr>, <abbr title="Yosinori Watanabe">YW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 860–863.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-TsengK.html">DAC-2003-TsengK</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Static noise analysis with noise windows (<abbr title="Ken Tseng">KT</abbr>, <abbr title="Vinod Kariat">VK</abbr>), pp. 864–868.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2003-JainSD.html">DAC-2003-JainSD</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Embedded intelligent SRAM (<abbr title="Prabhat Jain">PJ</abbr>, <abbr title="G. Edward Suh">GES</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 869–874.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-Givargis.html">DAC-2003-Givargis</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Improved indexing for cache miss reduction in embedded systems (<abbr title="Tony Givargis">TG</abbr>), pp. 875–880.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-ChoiK.html">DAC-2003-ChoiK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design (<abbr title="Yoonseo Choi">YC</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 881–886.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-ZhangCKK.html">DAC-2003-ZhangCKK</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/interprocedural.html" title="interprocedural">#interprocedural</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Interprocedural optimizations for improving data cache performance of array-intensive embedded applications (<abbr title="Wei Zhang">WZ</abbr>, <abbr title="Guangyu Chen">GC</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mustafa Karaköy">MK</abbr>), pp. 887–892.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-Hayes.html">DAC-2003-Hayes</a> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Tutorial: basic concepts in quantum circuits (<abbr title="John P. Hayes">JPH</abbr>), p. 893.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2003-Travaglione.html">DAC-2003-Travaglione</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Designing and implementing small quantum circuits and algorithms (<abbr title="Ben Travaglione">BT</abbr>), pp. 894–899.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-RaghunathanSG.html">DAC-2003-RaghunathanSG</a> <span class="tag"><a href="tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A survey of techniques for energy efficient on-chip communication (<abbr title="Vijay Raghunathan">VR</abbr>, <abbr title="Mani B. Srivastava">MBS</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 900–905.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-RongP.html">DAC-2003-RongP</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Extending the lifetime of a network of battery-powered mobile devices by remote processing: a markovian decision-based approach (<abbr title="Peng Rong">PR</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 906–911.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-ChoiKP.html">DAC-2003-ChoiKP</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Energy-aware MPEG-4 FGS streaming (<abbr title="Kihwan Choi">KC</abbr>, <abbr title="Kwanho Kim">KK</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 912–915.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-AmmerSKKR.html">DAC-2003-AmmerSKKR</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>A low-energy chip-set for wireless intercom (<abbr title="M. Josie Ammer">MJA</abbr>, <abbr title="Michael Sheets">MS</abbr>, <abbr title="Tufan C. Karalar">TCK</abbr>, <abbr title="Mika Kuulusa">MK</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>), pp. 916–919.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-BozorgzadehGTS.html">DAC-2003-BozorgzadehGTS</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/integer.html" title="integer">#integer</a></span></dt><dd>Optimal integer delay budgeting on directed acyclic graphs (<abbr title="Elaheh Bozorgzadeh">EB</abbr>, <abbr title="Soheil Ghiasi">SG</abbr>, <abbr title="Atsushi Takahashi">AT</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 920–925.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-PenryA.html">DAC-2003-PenryA</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Optimizations for a simulator construction system supporting reusable components (<abbr title="David A. Penry">DAP</abbr>, <abbr title="David I. August">DIA</abbr>), pp. 926–931.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-JessKNOV.html">DAC-2003-JessKNOV</a> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical timing for parametric yield prediction of digital integrated circuits (<abbr title="Jochen A. G. Jess">JAGJ</abbr>, <abbr title="K. Kalafala">KK</abbr>, <abbr title="Srinath R. Naidu">SRN</abbr>, <abbr title="Ralph H. J. M. Otten">RHJMO</abbr>, <abbr title="Chandramouli Visweswariah">CV</abbr>), pp. 932–937.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-Kumar.html">DAC-2003-Kumar</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Interconnect and noise immunity design for the Pentium 4 processor (<abbr title="Rajesh Kumar 0006">RK0</abbr>), pp. 938–943.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-RanM.html">DAC-2003-RanM</a></dt><dd>Crosstalk noise in FPGAs (<abbr title="Yajun Ran">YR</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 944–949.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-AgarwalSB03a.html">DAC-2003-AgarwalSB03a</a> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>Simple metrics for slew rate of RC circuits based on two circuit moments (<abbr title="Kanak Agarwal">KA</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 950–953.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-BecerBAPOZH.html">DAC-2003-BecerBAPOZH</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Post-route gate sizing for crosstalk noise reduction (<abbr title="Murat R. Becer">MRB</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Ilan Algor">IA</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Chanhee Oh">CO</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 954–957.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-StehrGA.html">DAC-2003-StehrGA</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance trade-off analysis of analog circuits by normal-boundary intersection (<abbr title="Guido Stehr">GS</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 958–963.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-BernardinisJS.html">DAC-2003-BernardinisJS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>Support vector machines for analog circuit performance representation (<abbr title="Fernando De Bernardinis">FDB</abbr>, <abbr title="Michael I. Jordan">MIJ</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 964–969.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2003-Hershenson.html">DAC-2003-Hershenson</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient description of the design space of analog circuits (<abbr title="Maria del Mar Hershenson">MdMH</abbr>), pp. 970–973.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2003-VogelsG.html">DAC-2003-VogelsG</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Architectural selection of A/D converters (<abbr title="Martin Vogels">MV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 974–977.</dd> <div class="pagevis" style="width:3px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>