
PIR_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033b0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08003580  08003580  00013580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003650  08003650  00020098  2**0
                  CONTENTS
  4 .ARM          00000008  08003650  08003650  00013650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003658  08003658  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003658  08003658  00013658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800365c  0800365c  0001365c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08003660  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  20000098  080036f8  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000011c  080036f8  0002011c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008f1e  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000019c6  00000000  00000000  00028fe6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007a0  00000000  00000000  0002a9b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006b8  00000000  00000000  0002b150  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021dc8  00000000  00000000  0002b808  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007548  00000000  00000000  0004d5d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c8c36  00000000  00000000  00054b18  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011d74e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002408  00000000  00000000  0011d7cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000098 	.word	0x20000098
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003568 	.word	0x08003568

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000009c 	.word	0x2000009c
 800020c:	08003568 	.word	0x08003568

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b972 	b.w	80005ac <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	4688      	mov	r8, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14b      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4615      	mov	r5, r2
 80002f2:	d967      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0720 	rsb	r7, r2, #32
 80002fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000302:	fa20 f707 	lsr.w	r7, r0, r7
 8000306:	4095      	lsls	r5, r2
 8000308:	ea47 0803 	orr.w	r8, r7, r3
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbb8 f7fe 	udiv	r7, r8, lr
 8000318:	fa1f fc85 	uxth.w	ip, r5
 800031c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000320:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000324:	fb07 f10c 	mul.w	r1, r7, ip
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18eb      	adds	r3, r5, r3
 800032e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000332:	f080 811b 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8118 	bls.w	800056c <__udivmoddi4+0x28c>
 800033c:	3f02      	subs	r7, #2
 800033e:	442b      	add	r3, r5
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0fe 	udiv	r0, r3, lr
 8000348:	fb0e 3310 	mls	r3, lr, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fc0c 	mul.w	ip, r0, ip
 8000354:	45a4      	cmp	ip, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800035e:	f080 8107 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000362:	45a4      	cmp	ip, r4
 8000364:	f240 8104 	bls.w	8000570 <__udivmoddi4+0x290>
 8000368:	3802      	subs	r0, #2
 800036a:	442c      	add	r4, r5
 800036c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	2700      	movs	r7, #0
 8000376:	b11e      	cbz	r6, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c6 4300 	strd	r4, r3, [r6]
 8000380:	4639      	mov	r1, r7
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0xbe>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80eb 	beq.w	8000566 <__udivmoddi4+0x286>
 8000390:	2700      	movs	r7, #0
 8000392:	e9c6 0100 	strd	r0, r1, [r6]
 8000396:	4638      	mov	r0, r7
 8000398:	4639      	mov	r1, r7
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f783 	clz	r7, r3
 80003a2:	2f00      	cmp	r7, #0
 80003a4:	d147      	bne.n	8000436 <__udivmoddi4+0x156>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0xd0>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80fa 	bhi.w	80005a4 <__udivmoddi4+0x2c4>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0303 	sbc.w	r3, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	4698      	mov	r8, r3
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d0e0      	beq.n	8000380 <__udivmoddi4+0xa0>
 80003be:	e9c6 4800 	strd	r4, r8, [r6]
 80003c2:	e7dd      	b.n	8000380 <__udivmoddi4+0xa0>
 80003c4:	b902      	cbnz	r2, 80003c8 <__udivmoddi4+0xe8>
 80003c6:	deff      	udf	#255	; 0xff
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f040 808f 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d2:	1b49      	subs	r1, r1, r5
 80003d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003d8:	fa1f f885 	uxth.w	r8, r5
 80003dc:	2701      	movs	r7, #1
 80003de:	fbb1 fcfe 	udiv	ip, r1, lr
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb08 f10c 	mul.w	r1, r8, ip
 80003f0:	4299      	cmp	r1, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f4:	18eb      	adds	r3, r5, r3
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4299      	cmp	r1, r3
 80003fe:	f200 80cd 	bhi.w	800059c <__udivmoddi4+0x2bc>
 8000402:	4684      	mov	ip, r0
 8000404:	1a59      	subs	r1, r3, r1
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000410:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x14c>
 800041c:	192c      	adds	r4, r5, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x14a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80b6 	bhi.w	8000596 <__udivmoddi4+0x2b6>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e79f      	b.n	8000376 <__udivmoddi4+0x96>
 8000436:	f1c7 0c20 	rsb	ip, r7, #32
 800043a:	40bb      	lsls	r3, r7
 800043c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000440:	ea4e 0e03 	orr.w	lr, lr, r3
 8000444:	fa01 f407 	lsl.w	r4, r1, r7
 8000448:	fa20 f50c 	lsr.w	r5, r0, ip
 800044c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000450:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000454:	4325      	orrs	r5, r4
 8000456:	fbb3 f9f8 	udiv	r9, r3, r8
 800045a:	0c2c      	lsrs	r4, r5, #16
 800045c:	fb08 3319 	mls	r3, r8, r9, r3
 8000460:	fa1f fa8e 	uxth.w	sl, lr
 8000464:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000468:	fb09 f40a 	mul.w	r4, r9, sl
 800046c:	429c      	cmp	r4, r3
 800046e:	fa02 f207 	lsl.w	r2, r2, r7
 8000472:	fa00 f107 	lsl.w	r1, r0, r7
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1e 0303 	adds.w	r3, lr, r3
 800047c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000480:	f080 8087 	bcs.w	8000592 <__udivmoddi4+0x2b2>
 8000484:	429c      	cmp	r4, r3
 8000486:	f240 8084 	bls.w	8000592 <__udivmoddi4+0x2b2>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4473      	add	r3, lr
 8000490:	1b1b      	subs	r3, r3, r4
 8000492:	b2ad      	uxth	r5, r5
 8000494:	fbb3 f0f8 	udiv	r0, r3, r8
 8000498:	fb08 3310 	mls	r3, r8, r0, r3
 800049c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004a4:	45a2      	cmp	sl, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004b0:	d26b      	bcs.n	800058a <__udivmoddi4+0x2aa>
 80004b2:	45a2      	cmp	sl, r4
 80004b4:	d969      	bls.n	800058a <__udivmoddi4+0x2aa>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4474      	add	r4, lr
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	fba0 8902 	umull	r8, r9, r0, r2
 80004c2:	eba4 040a 	sub.w	r4, r4, sl
 80004c6:	454c      	cmp	r4, r9
 80004c8:	46c2      	mov	sl, r8
 80004ca:	464b      	mov	r3, r9
 80004cc:	d354      	bcc.n	8000578 <__udivmoddi4+0x298>
 80004ce:	d051      	beq.n	8000574 <__udivmoddi4+0x294>
 80004d0:	2e00      	cmp	r6, #0
 80004d2:	d069      	beq.n	80005a8 <__udivmoddi4+0x2c8>
 80004d4:	ebb1 050a 	subs.w	r5, r1, sl
 80004d8:	eb64 0403 	sbc.w	r4, r4, r3
 80004dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004e0:	40fd      	lsrs	r5, r7
 80004e2:	40fc      	lsrs	r4, r7
 80004e4:	ea4c 0505 	orr.w	r5, ip, r5
 80004e8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ec:	2700      	movs	r7, #0
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0xa0>
 80004f0:	f1c2 0320 	rsb	r3, r2, #32
 80004f4:	fa20 f703 	lsr.w	r7, r0, r3
 80004f8:	4095      	lsls	r5, r2
 80004fa:	fa01 f002 	lsl.w	r0, r1, r2
 80004fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000502:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000506:	4338      	orrs	r0, r7
 8000508:	0c01      	lsrs	r1, r0, #16
 800050a:	fbb3 f7fe 	udiv	r7, r3, lr
 800050e:	fa1f f885 	uxth.w	r8, r5
 8000512:	fb0e 3317 	mls	r3, lr, r7, r3
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb07 f308 	mul.w	r3, r7, r8
 800051e:	428b      	cmp	r3, r1
 8000520:	fa04 f402 	lsl.w	r4, r4, r2
 8000524:	d907      	bls.n	8000536 <__udivmoddi4+0x256>
 8000526:	1869      	adds	r1, r5, r1
 8000528:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800052c:	d22f      	bcs.n	800058e <__udivmoddi4+0x2ae>
 800052e:	428b      	cmp	r3, r1
 8000530:	d92d      	bls.n	800058e <__udivmoddi4+0x2ae>
 8000532:	3f02      	subs	r7, #2
 8000534:	4429      	add	r1, r5
 8000536:	1acb      	subs	r3, r1, r3
 8000538:	b281      	uxth	r1, r0
 800053a:	fbb3 f0fe 	udiv	r0, r3, lr
 800053e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000542:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000546:	fb00 f308 	mul.w	r3, r0, r8
 800054a:	428b      	cmp	r3, r1
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x27e>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000554:	d217      	bcs.n	8000586 <__udivmoddi4+0x2a6>
 8000556:	428b      	cmp	r3, r1
 8000558:	d915      	bls.n	8000586 <__udivmoddi4+0x2a6>
 800055a:	3802      	subs	r0, #2
 800055c:	4429      	add	r1, r5
 800055e:	1ac9      	subs	r1, r1, r3
 8000560:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000564:	e73b      	b.n	80003de <__udivmoddi4+0xfe>
 8000566:	4637      	mov	r7, r6
 8000568:	4630      	mov	r0, r6
 800056a:	e709      	b.n	8000380 <__udivmoddi4+0xa0>
 800056c:	4607      	mov	r7, r0
 800056e:	e6e7      	b.n	8000340 <__udivmoddi4+0x60>
 8000570:	4618      	mov	r0, r3
 8000572:	e6fb      	b.n	800036c <__udivmoddi4+0x8c>
 8000574:	4541      	cmp	r1, r8
 8000576:	d2ab      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 8000578:	ebb8 0a02 	subs.w	sl, r8, r2
 800057c:	eb69 020e 	sbc.w	r2, r9, lr
 8000580:	3801      	subs	r0, #1
 8000582:	4613      	mov	r3, r2
 8000584:	e7a4      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000586:	4660      	mov	r0, ip
 8000588:	e7e9      	b.n	800055e <__udivmoddi4+0x27e>
 800058a:	4618      	mov	r0, r3
 800058c:	e795      	b.n	80004ba <__udivmoddi4+0x1da>
 800058e:	4667      	mov	r7, ip
 8000590:	e7d1      	b.n	8000536 <__udivmoddi4+0x256>
 8000592:	4681      	mov	r9, r0
 8000594:	e77c      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000596:	3802      	subs	r0, #2
 8000598:	442c      	add	r4, r5
 800059a:	e747      	b.n	800042c <__udivmoddi4+0x14c>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	442b      	add	r3, r5
 80005a2:	e72f      	b.n	8000404 <__udivmoddi4+0x124>
 80005a4:	4638      	mov	r0, r7
 80005a6:	e708      	b.n	80003ba <__udivmoddi4+0xda>
 80005a8:	4637      	mov	r7, r6
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0xa0>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <DWT_Delay_Init>:
 * @return Error DWT counter
 * 1: clock cycle counter not started
 * 0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
	/* Disable TRC */
//	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
	/* Enable TRC */
//	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
	/* Disable clock cycle counter */
	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80005b4:	4b0e      	ldr	r3, [pc, #56]	; (80005f0 <DWT_Delay_Init+0x40>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a0d      	ldr	r2, [pc, #52]	; (80005f0 <DWT_Delay_Init+0x40>)
 80005ba:	f023 0301 	bic.w	r3, r3, #1
 80005be:	6013      	str	r3, [r2, #0]
	/* Enable clock cycle counter */
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80005c0:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <DWT_Delay_Init+0x40>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a0a      	ldr	r2, [pc, #40]	; (80005f0 <DWT_Delay_Init+0x40>)
 80005c6:	f043 0301 	orr.w	r3, r3, #1
 80005ca:	6013      	str	r3, [r2, #0]
	/* Reset the clock cycle counter value */
	DWT->CYCCNT = 0;
 80005cc:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <DWT_Delay_Init+0x40>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	605a      	str	r2, [r3, #4]
/* 3 NO OPERATION instructions */
	__ASM volatile ("NOP");
 80005d2:	bf00      	nop
	__ASM volatile ("NOP");
 80005d4:	bf00      	nop
	__ASM volatile ("NOP");
 80005d6:	bf00      	nop
	/* Check if clock cycle counter has started */
	if(DWT->CYCCNT)
 80005d8:	4b05      	ldr	r3, [pc, #20]	; (80005f0 <DWT_Delay_Init+0x40>)
 80005da:	685b      	ldr	r3, [r3, #4]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d001      	beq.n	80005e4 <DWT_Delay_Init+0x34>
	{
		return 0; /*clock cycle counter started*/
 80005e0:	2300      	movs	r3, #0
 80005e2:	e000      	b.n	80005e6 <DWT_Delay_Init+0x36>
	}
	else
	{
		return 1; /*clock cycle counter not started*/
 80005e4:	2301      	movs	r3, #1
	}
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr
 80005f0:	e0001000 	.word	0xe0001000

080005f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f8:	f000 fc5e 	bl	8000eb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fc:	f000 f830 	bl	8000660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000600:	f000 f8c6 	bl	8000790 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000604:	f000 f89a 	bl	800073c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  if(DWT_Delay_Init())
 8000608:	f7ff ffd2 	bl	80005b0 <DWT_Delay_Init>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <main+0x22>
  {
	  Error_Handler(); /* Call Error Handler */
 8000612:	f000 f925 	bl	8000860 <Error_Handler>
  }
  if(pir_init())
 8000616:	f000 faaf 	bl	8000b78 <pir_init>
  {
//  	  Error_Handler(); /* Call Error Handler */
  }

  pir_clear_int();
 800061a:	f000 fa89 	bl	8000b30 <pir_clear_int>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800061e:	2200      	movs	r2, #0
 8000620:	2120      	movs	r1, #32
 8000622:	480d      	ldr	r0, [pc, #52]	; (8000658 <main+0x64>)
 8000624:	f000 ffc8 	bl	80015b8 <HAL_GPIO_WritePin>

    /* USER CODE BEGIN 3 */
//	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);

//	  DWT_Delay_us(10000000);
	  if(motion_detected)
 8000628:	4b0c      	ldr	r3, [pc, #48]	; (800065c <main+0x68>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d0fb      	beq.n	8000628 <main+0x34>
	  {
		  motion_detected = 0;
 8000630:	4b0a      	ldr	r3, [pc, #40]	; (800065c <main+0x68>)
 8000632:	2200      	movs	r2, #0
 8000634:	701a      	strb	r2, [r3, #0]
		  pir_clear_int();
 8000636:	f000 fa7b 	bl	8000b30 <pir_clear_int>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800063a:	2201      	movs	r2, #1
 800063c:	2120      	movs	r1, #32
 800063e:	4806      	ldr	r0, [pc, #24]	; (8000658 <main+0x64>)
 8000640:	f000 ffba 	bl	80015b8 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 8000644:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000648:	f000 fca8 	bl	8000f9c <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800064c:	2200      	movs	r2, #0
 800064e:	2120      	movs	r1, #32
 8000650:	4801      	ldr	r0, [pc, #4]	; (8000658 <main+0x64>)
 8000652:	f000 ffb1 	bl	80015b8 <HAL_GPIO_WritePin>
	  if(motion_detected)
 8000656:	e7e7      	b.n	8000628 <main+0x34>
 8000658:	40020000 	.word	0x40020000
 800065c:	200000cc 	.word	0x200000cc

08000660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b094      	sub	sp, #80	; 0x50
 8000664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000666:	f107 031c 	add.w	r3, r7, #28
 800066a:	2234      	movs	r2, #52	; 0x34
 800066c:	2100      	movs	r1, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f002 f88e 	bl	8002790 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000674:	f107 0308 	add.w	r3, r7, #8
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	605a      	str	r2, [r3, #4]
 800067e:	609a      	str	r2, [r3, #8]
 8000680:	60da      	str	r2, [r3, #12]
 8000682:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000684:	2300      	movs	r3, #0
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	4b2a      	ldr	r3, [pc, #168]	; (8000734 <SystemClock_Config+0xd4>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800068c:	4a29      	ldr	r2, [pc, #164]	; (8000734 <SystemClock_Config+0xd4>)
 800068e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000692:	6413      	str	r3, [r2, #64]	; 0x40
 8000694:	4b27      	ldr	r3, [pc, #156]	; (8000734 <SystemClock_Config+0xd4>)
 8000696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000698:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006a0:	2300      	movs	r3, #0
 80006a2:	603b      	str	r3, [r7, #0]
 80006a4:	4b24      	ldr	r3, [pc, #144]	; (8000738 <SystemClock_Config+0xd8>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006ac:	4a22      	ldr	r2, [pc, #136]	; (8000738 <SystemClock_Config+0xd8>)
 80006ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006b2:	6013      	str	r3, [r2, #0]
 80006b4:	4b20      	ldr	r3, [pc, #128]	; (8000738 <SystemClock_Config+0xd8>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006bc:	603b      	str	r3, [r7, #0]
 80006be:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c0:	2302      	movs	r3, #2
 80006c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c4:	2301      	movs	r3, #1
 80006c6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c8:	2310      	movs	r3, #16
 80006ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006cc:	2302      	movs	r3, #2
 80006ce:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006d0:	2300      	movs	r3, #0
 80006d2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006d4:	2310      	movs	r3, #16
 80006d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 80006d8:	23c0      	movs	r3, #192	; 0xc0
 80006da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006dc:	2302      	movs	r3, #2
 80006de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006e0:	2302      	movs	r3, #2
 80006e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006e4:	2302      	movs	r3, #2
 80006e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e8:	f107 031c 	add.w	r3, r7, #28
 80006ec:	4618      	mov	r0, r3
 80006ee:	f001 fa01 	bl	8001af4 <HAL_RCC_OscConfig>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80006f8:	f000 f8b2 	bl	8000860 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fc:	230f      	movs	r3, #15
 80006fe:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000700:	2302      	movs	r3, #2
 8000702:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000704:	2300      	movs	r3, #0
 8000706:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000708:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800070c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800070e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000712:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000714:	f107 0308 	add.w	r3, r7, #8
 8000718:	2103      	movs	r1, #3
 800071a:	4618      	mov	r0, r3
 800071c:	f000 ff7e 	bl	800161c <HAL_RCC_ClockConfig>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000726:	f000 f89b 	bl	8000860 <Error_Handler>
  }
}
 800072a:	bf00      	nop
 800072c:	3750      	adds	r7, #80	; 0x50
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40023800 	.word	0x40023800
 8000738:	40007000 	.word	0x40007000

0800073c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000740:	4b11      	ldr	r3, [pc, #68]	; (8000788 <MX_USART2_UART_Init+0x4c>)
 8000742:	4a12      	ldr	r2, [pc, #72]	; (800078c <MX_USART2_UART_Init+0x50>)
 8000744:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000746:	4b10      	ldr	r3, [pc, #64]	; (8000788 <MX_USART2_UART_Init+0x4c>)
 8000748:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800074c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800074e:	4b0e      	ldr	r3, [pc, #56]	; (8000788 <MX_USART2_UART_Init+0x4c>)
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000754:	4b0c      	ldr	r3, [pc, #48]	; (8000788 <MX_USART2_UART_Init+0x4c>)
 8000756:	2200      	movs	r2, #0
 8000758:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800075a:	4b0b      	ldr	r3, [pc, #44]	; (8000788 <MX_USART2_UART_Init+0x4c>)
 800075c:	2200      	movs	r2, #0
 800075e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000760:	4b09      	ldr	r3, [pc, #36]	; (8000788 <MX_USART2_UART_Init+0x4c>)
 8000762:	220c      	movs	r2, #12
 8000764:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000766:	4b08      	ldr	r3, [pc, #32]	; (8000788 <MX_USART2_UART_Init+0x4c>)
 8000768:	2200      	movs	r2, #0
 800076a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800076c:	4b06      	ldr	r3, [pc, #24]	; (8000788 <MX_USART2_UART_Init+0x4c>)
 800076e:	2200      	movs	r2, #0
 8000770:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000772:	4805      	ldr	r0, [pc, #20]	; (8000788 <MX_USART2_UART_Init+0x4c>)
 8000774:	f001 fc18 	bl	8001fa8 <HAL_UART_Init>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800077e:	f000 f86f 	bl	8000860 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	200000d0 	.word	0x200000d0
 800078c:	40004400 	.word	0x40004400

08000790 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
 800079c:	605a      	str	r2, [r3, #4]
 800079e:	609a      	str	r2, [r3, #8]
 80007a0:	60da      	str	r2, [r3, #12]
 80007a2:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a4:	2300      	movs	r3, #0
 80007a6:	603b      	str	r3, [r7, #0]
 80007a8:	4b1f      	ldr	r3, [pc, #124]	; (8000828 <MX_GPIO_Init+0x98>)
 80007aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ac:	4a1e      	ldr	r2, [pc, #120]	; (8000828 <MX_GPIO_Init+0x98>)
 80007ae:	f043 0301 	orr.w	r3, r3, #1
 80007b2:	6313      	str	r3, [r2, #48]	; 0x30
 80007b4:	4b1c      	ldr	r3, [pc, #112]	; (8000828 <MX_GPIO_Init+0x98>)
 80007b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b8:	f003 0301 	and.w	r3, r3, #1
 80007bc:	603b      	str	r3, [r7, #0]
 80007be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80007c0:	2201      	movs	r2, #1
 80007c2:	2120      	movs	r1, #32
 80007c4:	4819      	ldr	r0, [pc, #100]	; (800082c <MX_GPIO_Init+0x9c>)
 80007c6:	f000 fef7 	bl	80015b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007ca:	2301      	movs	r3, #1
 80007cc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ce:	2300      	movs	r3, #0
 80007d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d6:	1d3b      	adds	r3, r7, #4
 80007d8:	4619      	mov	r1, r3
 80007da:	4814      	ldr	r0, [pc, #80]	; (800082c <MX_GPIO_Init+0x9c>)
 80007dc:	f000 fd42 	bl	8001264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80007e0:	2302      	movs	r3, #2
 80007e2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007e4:	4b12      	ldr	r3, [pc, #72]	; (8000830 <MX_GPIO_Init+0xa0>)
 80007e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	2300      	movs	r3, #0
 80007ea:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ec:	1d3b      	adds	r3, r7, #4
 80007ee:	4619      	mov	r1, r3
 80007f0:	480e      	ldr	r0, [pc, #56]	; (800082c <MX_GPIO_Init+0x9c>)
 80007f2:	f000 fd37 	bl	8001264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80007f6:	2320      	movs	r3, #32
 80007f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fa:	2301      	movs	r3, #1
 80007fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fe:	2300      	movs	r3, #0
 8000800:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000802:	2300      	movs	r3, #0
 8000804:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	4619      	mov	r1, r3
 800080a:	4808      	ldr	r0, [pc, #32]	; (800082c <MX_GPIO_Init+0x9c>)
 800080c:	f000 fd2a 	bl	8001264 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000810:	2200      	movs	r2, #0
 8000812:	2100      	movs	r1, #0
 8000814:	2007      	movs	r0, #7
 8000816:	f000 fce0 	bl	80011da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800081a:	2007      	movs	r0, #7
 800081c:	f000 fcf9 	bl	8001212 <HAL_NVIC_EnableIRQ>

}
 8000820:	bf00      	nop
 8000822:	3718      	adds	r7, #24
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	40023800 	.word	0x40023800
 800082c:	40020000 	.word	0x40020000
 8000830:	10110000 	.word	0x10110000

08000834 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  motion_detected = 1;
 800083e:	4b06      	ldr	r3, [pc, #24]	; (8000858 <HAL_GPIO_EXTI_Callback+0x24>)
 8000840:	2201      	movs	r2, #1
 8000842:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000844:	2201      	movs	r2, #1
 8000846:	2120      	movs	r1, #32
 8000848:	4804      	ldr	r0, [pc, #16]	; (800085c <HAL_GPIO_EXTI_Callback+0x28>)
 800084a:	f000 feb5 	bl	80015b8 <HAL_GPIO_WritePin>
}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	200000cc 	.word	0x200000cc
 800085c:	40020000 	.word	0x40020000

08000860 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
	static err_cnt = 0;
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	err_cnt++;
 8000864:	4b04      	ldr	r3, [pc, #16]	; (8000878 <Error_Handler+0x18>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	3301      	adds	r3, #1
 800086a:	4a03      	ldr	r2, [pc, #12]	; (8000878 <Error_Handler+0x18>)
 800086c:	6013      	str	r3, [r2, #0]
  /* USER CODE END Error_Handler_Debug */
}
 800086e:	bf00      	nop
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr
 8000878:	200000b4 	.word	0x200000b4

0800087c <DWT_Delay_us>:
/**
 * @brief This function provides a delay (in microseconds)
 * @param microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
 uint32_t clk_cycle_start = DWT->CYCCNT;
 8000884:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <DWT_Delay_us+0x3c>)
 8000886:	685b      	ldr	r3, [r3, #4]
 8000888:	60fb      	str	r3, [r7, #12]
 /* Go to number of cycles for system */
 microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 800088a:	f000 ffad 	bl	80017e8 <HAL_RCC_GetHCLKFreq>
 800088e:	4602      	mov	r2, r0
 8000890:	4b0a      	ldr	r3, [pc, #40]	; (80008bc <DWT_Delay_us+0x40>)
 8000892:	fba3 2302 	umull	r2, r3, r3, r2
 8000896:	0c9b      	lsrs	r3, r3, #18
 8000898:	687a      	ldr	r2, [r7, #4]
 800089a:	fb02 f303 	mul.w	r3, r2, r3
 800089e:	607b      	str	r3, [r7, #4]
 /* Delay till end */
 while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 80008a0:	bf00      	nop
 80008a2:	4b05      	ldr	r3, [pc, #20]	; (80008b8 <DWT_Delay_us+0x3c>)
 80008a4:	685a      	ldr	r2, [r3, #4]
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	1ad2      	subs	r2, r2, r3
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	429a      	cmp	r2, r3
 80008ae:	d3f8      	bcc.n	80008a2 <DWT_Delay_us+0x26>
}
 80008b0:	bf00      	nop
 80008b2:	3710      	adds	r7, #16
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	e0001000 	.word	0xe0001000
 80008bc:	431bde83 	.word	0x431bde83

080008c0 <write_pir_regval>:
/*****************************************************************************

* @brief write register of pyd1698

*****************************************************************************/
void write_pir_regval(unsigned long regval){
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b086      	sub	sp, #24
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
    int i;
    unsigned char nextbit;
    unsigned long regmask = 0x1000000;
 80008c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80008cc:	613b      	str	r3, [r7, #16]

    SERIN_RESET_CMD();
 80008ce:	2200      	movs	r2, #0
 80008d0:	2101      	movs	r1, #1
 80008d2:	4822      	ldr	r0, [pc, #136]	; (800095c <write_pir_regval+0x9c>)
 80008d4:	f000 fe70 	bl	80015b8 <HAL_GPIO_WritePin>
    SERIN_INIT_CMD();
 80008d8:	4921      	ldr	r1, [pc, #132]	; (8000960 <write_pir_regval+0xa0>)
 80008da:	4820      	ldr	r0, [pc, #128]	; (800095c <write_pir_regval+0x9c>)
 80008dc:	f000 fcc2 	bl	8001264 <HAL_GPIO_Init>

    for(i=0;i < 25;i++){
 80008e0:	2300      	movs	r3, #0
 80008e2:	617b      	str	r3, [r7, #20]
 80008e4:	e029      	b.n	800093a <write_pir_regval+0x7a>
        nextbit = (regval&regmask)!=0; //Set bit value to LSB register value
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	693b      	ldr	r3, [r7, #16]
 80008ea:	4013      	ands	r3, r2
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	bf14      	ite	ne
 80008f0:	2301      	movne	r3, #1
 80008f2:	2300      	moveq	r3, #0
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	73fb      	strb	r3, [r7, #15]
        regmask >>= 1; //shift mask
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	085b      	lsrs	r3, r3, #1
 80008fc:	613b      	str	r3, [r7, #16]

        SERIN_RESET_CMD();
 80008fe:	2200      	movs	r2, #0
 8000900:	2101      	movs	r1, #1
 8000902:	4816      	ldr	r0, [pc, #88]	; (800095c <write_pir_regval+0x9c>)
 8000904:	f000 fe58 	bl	80015b8 <HAL_GPIO_WritePin>
        SERIN_SET_CMD();
 8000908:	2201      	movs	r2, #1
 800090a:	2101      	movs	r1, #1
 800090c:	4813      	ldr	r0, [pc, #76]	; (800095c <write_pir_regval+0x9c>)
 800090e:	f000 fe53 	bl	80015b8 <HAL_GPIO_WritePin>

        if (nextbit)
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d005      	beq.n	8000924 <write_pir_regval+0x64>
        {
        	  SERIN_SET_CMD();
 8000918:	2201      	movs	r2, #1
 800091a:	2101      	movs	r1, #1
 800091c:	480f      	ldr	r0, [pc, #60]	; (800095c <write_pir_regval+0x9c>)
 800091e:	f000 fe4b 	bl	80015b8 <HAL_GPIO_WritePin>
 8000922:	e004      	b.n	800092e <write_pir_regval+0x6e>
        }
        else
        {
        	  SERIN_RESET_CMD();
 8000924:	2200      	movs	r2, #0
 8000926:	2101      	movs	r1, #1
 8000928:	480c      	ldr	r0, [pc, #48]	; (800095c <write_pir_regval+0x9c>)
 800092a:	f000 fe45 	bl	80015b8 <HAL_GPIO_WritePin>
        }

        delay_us(100);
 800092e:	2064      	movs	r0, #100	; 0x64
 8000930:	f7ff ffa4 	bl	800087c <DWT_Delay_us>
    for(i=0;i < 25;i++){
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	3301      	adds	r3, #1
 8000938:	617b      	str	r3, [r7, #20]
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	2b18      	cmp	r3, #24
 800093e:	ddd2      	ble.n	80008e6 <write_pir_regval+0x26>
    }
    SERIN_RESET_CMD();
 8000940:	2200      	movs	r2, #0
 8000942:	2101      	movs	r1, #1
 8000944:	4805      	ldr	r0, [pc, #20]	; (800095c <write_pir_regval+0x9c>)
 8000946:	f000 fe37 	bl	80015b8 <HAL_GPIO_WritePin>
    delay_us(600);
 800094a:	f44f 7016 	mov.w	r0, #600	; 0x258
 800094e:	f7ff ff95 	bl	800087c <DWT_Delay_us>
}
 8000952:	bf00      	nop
 8000954:	3718      	adds	r7, #24
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40020000 	.word	0x40020000
 8000960:	20000000 	.word	0x20000000

08000964 <read_pir_data>:
/*****************************************************************************

* @brief read PIR data

*****************************************************************************/
int read_pir_data(int * cfg){
 8000964:	b580      	push	{r7, lr}
 8000966:	b086      	sub	sp, #24
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
    int i;
    int a = 0;
 800096c:	2300      	movs	r3, #0
 800096e:	613b      	str	r3, [r7, #16]
    unsigned int uibitmask;
    unsigned long ulbitmask;

    ulbitmask = 0x1000000; // Set BitPos
 8000970:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000974:	60bb      	str	r3, [r7, #8]
    statcfg = 0;
 8000976:	4b69      	ldr	r3, [pc, #420]	; (8000b1c <read_pir_data+0x1b8>)
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]

    uibitmask = 0x4000; // Set BitPos
 800097c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000980:	60fb      	str	r3, [r7, #12]
    PIRval = 0;
 8000982:	4b67      	ldr	r3, [pc, #412]	; (8000b20 <read_pir_data+0x1bc>)
 8000984:	2200      	movs	r2, #0
 8000986:	601a      	str	r2, [r3, #0]

    DISABLE_DL_INT_CMD();
 8000988:	2007      	movs	r0, #7
 800098a:	f000 fc50 	bl	800122e <HAL_NVIC_DisableIRQ>
    DL_SET_CMD(); // Set DL = High, to force fast uC controlled DL read out
 800098e:	2201      	movs	r2, #1
 8000990:	2102      	movs	r1, #2
 8000992:	4864      	ldr	r0, [pc, #400]	; (8000b24 <read_pir_data+0x1c0>)
 8000994:	f000 fe10 	bl	80015b8 <HAL_GPIO_WritePin>
    DL_CFG_OUTPUT_CMD(); // Configure PORT DL as Output
 8000998:	4b63      	ldr	r3, [pc, #396]	; (8000b28 <read_pir_data+0x1c4>)
 800099a:	2201      	movs	r2, #1
 800099c:	605a      	str	r2, [r3, #4]
 800099e:	4962      	ldr	r1, [pc, #392]	; (8000b28 <read_pir_data+0x1c4>)
 80009a0:	4860      	ldr	r0, [pc, #384]	; (8000b24 <read_pir_data+0x1c0>)
 80009a2:	f000 fc5f 	bl	8001264 <HAL_GPIO_Init>

    delay_us(110);
 80009a6:	206e      	movs	r0, #110	; 0x6e
 80009a8:	f7ff ff68 	bl	800087c <DWT_Delay_us>
    // get first 15bit out-off-range and ADC value

    for (i=0; i < 15; i++){
 80009ac:	2300      	movs	r3, #0
 80009ae:	617b      	str	r3, [r7, #20]
 80009b0:	e035      	b.n	8000a1e <read_pir_data+0xba>
        // create low to high transition
        DL_RESET_CMD();  // Set DL = Low, duration must be > 200 ns (tL)
 80009b2:	2200      	movs	r2, #0
 80009b4:	2102      	movs	r1, #2
 80009b6:	485b      	ldr	r0, [pc, #364]	; (8000b24 <read_pir_data+0x1c0>)
 80009b8:	f000 fdfe 	bl	80015b8 <HAL_GPIO_WritePin>
        DL_CFG_OUTPUT_CMD(); // Configure DL as Output
 80009bc:	4b5a      	ldr	r3, [pc, #360]	; (8000b28 <read_pir_data+0x1c4>)
 80009be:	2201      	movs	r2, #1
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	4959      	ldr	r1, [pc, #356]	; (8000b28 <read_pir_data+0x1c4>)
 80009c4:	4857      	ldr	r0, [pc, #348]	; (8000b24 <read_pir_data+0x1c0>)
 80009c6:	f000 fc4d 	bl	8001264 <HAL_GPIO_Init>
        delay_us(1);
 80009ca:	2001      	movs	r0, #1
 80009cc:	f7ff ff56 	bl	800087c <DWT_Delay_us>
        a=a;
        DL_SET_CMD(); // Set DL = High, duration must be > 200 ns (tH)
 80009d0:	2201      	movs	r2, #1
 80009d2:	2102      	movs	r1, #2
 80009d4:	4853      	ldr	r0, [pc, #332]	; (8000b24 <read_pir_data+0x1c0>)
 80009d6:	f000 fdef 	bl	80015b8 <HAL_GPIO_WritePin>
        delay_us(1);
 80009da:	2001      	movs	r0, #1
 80009dc:	f7ff ff4e 	bl	800087c <DWT_Delay_us>
        a=a;

        DL_CFG_INPUT_CMD(); // Configure DL as Input
 80009e0:	4b51      	ldr	r3, [pc, #324]	; (8000b28 <read_pir_data+0x1c4>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	605a      	str	r2, [r3, #4]
 80009e6:	4950      	ldr	r1, [pc, #320]	; (8000b28 <read_pir_data+0x1c4>)
 80009e8:	484e      	ldr	r0, [pc, #312]	; (8000b24 <read_pir_data+0x1c0>)
 80009ea:	f000 fc3b 	bl	8001264 <HAL_GPIO_Init>
        delay_us(4);    // Wait for stable low signal
 80009ee:	2004      	movs	r0, #4
 80009f0:	f7ff ff44 	bl	800087c <DWT_Delay_us>
        // If DL High set masked bit in PIRVal

        if(READ_DL_PIN_CMD())
 80009f4:	2102      	movs	r1, #2
 80009f6:	484b      	ldr	r0, [pc, #300]	; (8000b24 <read_pir_data+0x1c0>)
 80009f8:	f000 fdc6 	bl	8001588 <HAL_GPIO_ReadPin>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d007      	beq.n	8000a12 <read_pir_data+0xae>
        {
            PIRval |= uibitmask;
 8000a02:	4b47      	ldr	r3, [pc, #284]	; (8000b20 <read_pir_data+0x1bc>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	461a      	mov	r2, r3
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	461a      	mov	r2, r3
 8000a0e:	4b44      	ldr	r3, [pc, #272]	; (8000b20 <read_pir_data+0x1bc>)
 8000a10:	601a      	str	r2, [r3, #0]
        }
        uibitmask>>=1;
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	085b      	lsrs	r3, r3, #1
 8000a16:	60fb      	str	r3, [r7, #12]
    for (i=0; i < 15; i++){
 8000a18:	697b      	ldr	r3, [r7, #20]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	617b      	str	r3, [r7, #20]
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	2b0e      	cmp	r3, #14
 8000a22:	ddc6      	ble.n	80009b2 <read_pir_data+0x4e>
    }
    // get 25bit status and config

    for (i=0; i < 25; i++){
 8000a24:	2300      	movs	r3, #0
 8000a26:	617b      	str	r3, [r7, #20]
 8000a28:	e030      	b.n	8000a8c <read_pir_data+0x128>
        DL_RESET_CMD(); // Set DL = Low, duration must be > 200 ns (tL)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2102      	movs	r1, #2
 8000a2e:	483d      	ldr	r0, [pc, #244]	; (8000b24 <read_pir_data+0x1c0>)
 8000a30:	f000 fdc2 	bl	80015b8 <HAL_GPIO_WritePin>
        DL_CFG_OUTPUT_CMD(); // Configure DL as Output
 8000a34:	4b3c      	ldr	r3, [pc, #240]	; (8000b28 <read_pir_data+0x1c4>)
 8000a36:	2201      	movs	r2, #1
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	493b      	ldr	r1, [pc, #236]	; (8000b28 <read_pir_data+0x1c4>)
 8000a3c:	4839      	ldr	r0, [pc, #228]	; (8000b24 <read_pir_data+0x1c0>)
 8000a3e:	f000 fc11 	bl	8001264 <HAL_GPIO_Init>
//        delay_us(1);
        a=a;
        DL_SET_CMD();  // Set DL = High, duration must be > 200 ns (tH)
 8000a42:	2201      	movs	r2, #1
 8000a44:	2102      	movs	r1, #2
 8000a46:	4837      	ldr	r0, [pc, #220]	; (8000b24 <read_pir_data+0x1c0>)
 8000a48:	f000 fdb6 	bl	80015b8 <HAL_GPIO_WritePin>
        delay_us(1);
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	f7ff ff15 	bl	800087c <DWT_Delay_us>
        a=a;
        DL_CFG_INPUT_CMD(); // Configure DL as Input
 8000a52:	4b35      	ldr	r3, [pc, #212]	; (8000b28 <read_pir_data+0x1c4>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	605a      	str	r2, [r3, #4]
 8000a58:	4933      	ldr	r1, [pc, #204]	; (8000b28 <read_pir_data+0x1c4>)
 8000a5a:	4832      	ldr	r0, [pc, #200]	; (8000b24 <read_pir_data+0x1c0>)
 8000a5c:	f000 fc02 	bl	8001264 <HAL_GPIO_Init>
        delay_us(4);    // Wait for stable low signal, tbd empirically using scope
 8000a60:	2004      	movs	r0, #4
 8000a62:	f7ff ff0b 	bl	800087c <DWT_Delay_us>
        // If DL High set masked bit

        if(READ_DL_PIN_CMD())
 8000a66:	2102      	movs	r1, #2
 8000a68:	482e      	ldr	r0, [pc, #184]	; (8000b24 <read_pir_data+0x1c0>)
 8000a6a:	f000 fd8d 	bl	8001588 <HAL_GPIO_ReadPin>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d005      	beq.n	8000a80 <read_pir_data+0x11c>
        {
            statcfg |= ulbitmask;
 8000a74:	4b29      	ldr	r3, [pc, #164]	; (8000b1c <read_pir_data+0x1b8>)
 8000a76:	681a      	ldr	r2, [r3, #0]
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	4a27      	ldr	r2, [pc, #156]	; (8000b1c <read_pir_data+0x1b8>)
 8000a7e:	6013      	str	r3, [r2, #0]
        }
        ulbitmask>>=1;
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	085b      	lsrs	r3, r3, #1
 8000a84:	60bb      	str	r3, [r7, #8]
    for (i=0; i < 25; i++){
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	617b      	str	r3, [r7, #20]
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	2b18      	cmp	r3, #24
 8000a90:	ddcb      	ble.n	8000a2a <read_pir_data+0xc6>
    }

    DL_RESET_CMD();  // Set DL = Low
 8000a92:	2200      	movs	r2, #0
 8000a94:	2102      	movs	r1, #2
 8000a96:	4823      	ldr	r0, [pc, #140]	; (8000b24 <read_pir_data+0x1c0>)
 8000a98:	f000 fd8e 	bl	80015b8 <HAL_GPIO_WritePin>
    DL_CFG_OUTPUT_CMD(); // Configure DL as Output
 8000a9c:	4b22      	ldr	r3, [pc, #136]	; (8000b28 <read_pir_data+0x1c4>)
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	4921      	ldr	r1, [pc, #132]	; (8000b28 <read_pir_data+0x1c4>)
 8000aa4:	481f      	ldr	r0, [pc, #124]	; (8000b24 <read_pir_data+0x1c0>)
 8000aa6:	f000 fbdd 	bl	8001264 <HAL_GPIO_Init>
    delay_us(1);
 8000aaa:	2001      	movs	r0, #1
 8000aac:	f7ff fee6 	bl	800087c <DWT_Delay_us>
    a=a;
    DL_CFG_INPUT_CMD(); // Configure DL as Input
 8000ab0:	4b1d      	ldr	r3, [pc, #116]	; (8000b28 <read_pir_data+0x1c4>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	491c      	ldr	r1, [pc, #112]	; (8000b28 <read_pir_data+0x1c4>)
 8000ab8:	481a      	ldr	r0, [pc, #104]	; (8000b24 <read_pir_data+0x1c0>)
 8000aba:	f000 fbd3 	bl	8001264 <HAL_GPIO_Init>
    PIRval &= 0x3FFF; // clear unused bit
 8000abe:	4b18      	ldr	r3, [pc, #96]	; (8000b20 <read_pir_data+0x1bc>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000ac6:	4a16      	ldr	r2, [pc, #88]	; (8000b20 <read_pir_data+0x1bc>)
 8000ac8:	6013      	str	r3, [r2, #0]

    if (!(statcfg & 0x60)){
 8000aca:	4b14      	ldr	r3, [pc, #80]	; (8000b1c <read_pir_data+0x1b8>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d10b      	bne.n	8000aee <read_pir_data+0x18a>
        // ADC source to PIR band pass
        // number in 14bit two's complement
        if(PIRval & 0x2000) PIRval -= 0x4000;
 8000ad6:	4b12      	ldr	r3, [pc, #72]	; (8000b20 <read_pir_data+0x1bc>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d005      	beq.n	8000aee <read_pir_data+0x18a>
 8000ae2:	4b0f      	ldr	r3, [pc, #60]	; (8000b20 <read_pir_data+0x1bc>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8000aea:	4a0d      	ldr	r2, [pc, #52]	; (8000b20 <read_pir_data+0x1bc>)
 8000aec:	6013      	str	r3, [r2, #0]
    }

    printf("PIRVal: %d\tstatcfg: %ul\n",PIRval,(unsigned int)statcfg);
 8000aee:	4b0c      	ldr	r3, [pc, #48]	; (8000b20 <read_pir_data+0x1bc>)
 8000af0:	6819      	ldr	r1, [r3, #0]
 8000af2:	4b0a      	ldr	r3, [pc, #40]	; (8000b1c <read_pir_data+0x1b8>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	461a      	mov	r2, r3
 8000af8:	480c      	ldr	r0, [pc, #48]	; (8000b2c <read_pir_data+0x1c8>)
 8000afa:	f001 fe51 	bl	80027a0 <iprintf>
    ENABLE_DL_INT_CMD();
 8000afe:	2007      	movs	r0, #7
 8000b00:	f000 fb87 	bl	8001212 <HAL_NVIC_EnableIRQ>
    *cfg = statcfg;
 8000b04:	4b05      	ldr	r3, [pc, #20]	; (8000b1c <read_pir_data+0x1b8>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	461a      	mov	r2, r3
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	601a      	str	r2, [r3, #0]
    return PIRval;
 8000b0e:	4b04      	ldr	r3, [pc, #16]	; (8000b20 <read_pir_data+0x1bc>)
 8000b10:	681b      	ldr	r3, [r3, #0]
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3718      	adds	r7, #24
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	200000bc 	.word	0x200000bc
 8000b20:	200000b8 	.word	0x200000b8
 8000b24:	40020000 	.word	0x40020000
 8000b28:	20000014 	.word	0x20000014
 8000b2c:	08003584 	.word	0x08003584

08000b30 <pir_clear_int>:


void pir_clear_int(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
    DISABLE_DL_INT_CMD();
 8000b34:	2007      	movs	r0, #7
 8000b36:	f000 fb7a 	bl	800122e <HAL_NVIC_DisableIRQ>

    DL_RESET_CMD();  // Set DL = Low
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2102      	movs	r1, #2
 8000b3e:	480c      	ldr	r0, [pc, #48]	; (8000b70 <pir_clear_int+0x40>)
 8000b40:	f000 fd3a 	bl	80015b8 <HAL_GPIO_WritePin>
    DL_CFG_OUTPUT_CMD(); // Configure DL as Output
 8000b44:	4b0b      	ldr	r3, [pc, #44]	; (8000b74 <pir_clear_int+0x44>)
 8000b46:	2201      	movs	r2, #1
 8000b48:	605a      	str	r2, [r3, #4]
 8000b4a:	490a      	ldr	r1, [pc, #40]	; (8000b74 <pir_clear_int+0x44>)
 8000b4c:	4808      	ldr	r0, [pc, #32]	; (8000b70 <pir_clear_int+0x40>)
 8000b4e:	f000 fb89 	bl	8001264 <HAL_GPIO_Init>

    delay_us(40);
 8000b52:	2028      	movs	r0, #40	; 0x28
 8000b54:	f7ff fe92 	bl	800087c <DWT_Delay_us>
    DL_CFG_INPUT_CMD(); // Configure DL as Input
 8000b58:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <pir_clear_int+0x44>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	4905      	ldr	r1, [pc, #20]	; (8000b74 <pir_clear_int+0x44>)
 8000b60:	4803      	ldr	r0, [pc, #12]	; (8000b70 <pir_clear_int+0x40>)
 8000b62:	f000 fb7f 	bl	8001264 <HAL_GPIO_Init>
    ENABLE_DL_INT_CMD();
 8000b66:	2007      	movs	r0, #7
 8000b68:	f000 fb53 	bl	8001212 <HAL_NVIC_EnableIRQ>
}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40020000 	.word	0x40020000
 8000b74:	20000014 	.word	0x20000014

08000b78 <pir_init>:

/**************************************************************************//**
 * PIR Init function
 *****************************************************************************/
int pir_init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
  int cfg, cfg_read;

  cfg = PIR_INIT_VALUE;
 8000b7e:	4b0e      	ldr	r3, [pc, #56]	; (8000bb8 <pir_init+0x40>)
 8000b80:	607b      	str	r3, [r7, #4]
  write_pir_regval(cfg);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4618      	mov	r0, r3
 8000b86:	f7ff fe9b 	bl	80008c0 <write_pir_regval>
  delay_us(1000);
 8000b8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b8e:	f7ff fe75 	bl	800087c <DWT_Delay_us>
  read_pir_data(&cfg_read);
 8000b92:	463b      	mov	r3, r7
 8000b94:	4618      	mov	r0, r3
 8000b96:	f7ff fee5 	bl	8000964 <read_pir_data>
  pir_clear_int();
 8000b9a:	f7ff ffc9 	bl	8000b30 <pir_clear_int>

  return (cfg_read == cfg)? 0: -1;
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	d101      	bne.n	8000baa <pir_init+0x32>
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	e001      	b.n	8000bae <pir_init+0x36>
 8000baa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff


}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3708      	adds	r7, #8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	00640131 	.word	0x00640131

08000bbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	607b      	str	r3, [r7, #4]
 8000bc6:	4b10      	ldr	r3, [pc, #64]	; (8000c08 <HAL_MspInit+0x4c>)
 8000bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bca:	4a0f      	ldr	r2, [pc, #60]	; (8000c08 <HAL_MspInit+0x4c>)
 8000bcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bd0:	6453      	str	r3, [r2, #68]	; 0x44
 8000bd2:	4b0d      	ldr	r3, [pc, #52]	; (8000c08 <HAL_MspInit+0x4c>)
 8000bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bda:	607b      	str	r3, [r7, #4]
 8000bdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	603b      	str	r3, [r7, #0]
 8000be2:	4b09      	ldr	r3, [pc, #36]	; (8000c08 <HAL_MspInit+0x4c>)
 8000be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be6:	4a08      	ldr	r2, [pc, #32]	; (8000c08 <HAL_MspInit+0x4c>)
 8000be8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bec:	6413      	str	r3, [r2, #64]	; 0x40
 8000bee:	4b06      	ldr	r3, [pc, #24]	; (8000c08 <HAL_MspInit+0x4c>)
 8000bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bf6:	603b      	str	r3, [r7, #0]
 8000bf8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	370c      	adds	r7, #12
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	40023800 	.word	0x40023800

08000c0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08a      	sub	sp, #40	; 0x28
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c14:	f107 0314 	add.w	r3, r7, #20
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	609a      	str	r2, [r3, #8]
 8000c20:	60da      	str	r2, [r3, #12]
 8000c22:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a19      	ldr	r2, [pc, #100]	; (8000c90 <HAL_UART_MspInit+0x84>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d12b      	bne.n	8000c86 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	613b      	str	r3, [r7, #16]
 8000c32:	4b18      	ldr	r3, [pc, #96]	; (8000c94 <HAL_UART_MspInit+0x88>)
 8000c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c36:	4a17      	ldr	r2, [pc, #92]	; (8000c94 <HAL_UART_MspInit+0x88>)
 8000c38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c3c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c3e:	4b15      	ldr	r3, [pc, #84]	; (8000c94 <HAL_UART_MspInit+0x88>)
 8000c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c46:	613b      	str	r3, [r7, #16]
 8000c48:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60fb      	str	r3, [r7, #12]
 8000c4e:	4b11      	ldr	r3, [pc, #68]	; (8000c94 <HAL_UART_MspInit+0x88>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	4a10      	ldr	r2, [pc, #64]	; (8000c94 <HAL_UART_MspInit+0x88>)
 8000c54:	f043 0301 	orr.w	r3, r3, #1
 8000c58:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5a:	4b0e      	ldr	r3, [pc, #56]	; (8000c94 <HAL_UART_MspInit+0x88>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c66:	230c      	movs	r3, #12
 8000c68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c72:	2303      	movs	r3, #3
 8000c74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c76:	2307      	movs	r3, #7
 8000c78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7a:	f107 0314 	add.w	r3, r7, #20
 8000c7e:	4619      	mov	r1, r3
 8000c80:	4805      	ldr	r0, [pc, #20]	; (8000c98 <HAL_UART_MspInit+0x8c>)
 8000c82:	f000 faef 	bl	8001264 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c86:	bf00      	nop
 8000c88:	3728      	adds	r7, #40	; 0x28
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	40004400 	.word	0x40004400
 8000c94:	40023800 	.word	0x40023800
 8000c98:	40020000 	.word	0x40020000

08000c9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ca0:	bf00      	nop
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr

08000caa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000caa:	b480      	push	{r7}
 8000cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cae:	e7fe      	b.n	8000cae <HardFault_Handler+0x4>

08000cb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb4:	e7fe      	b.n	8000cb4 <MemManage_Handler+0x4>

08000cb6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cba:	e7fe      	b.n	8000cba <BusFault_Handler+0x4>

08000cbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cc0:	e7fe      	b.n	8000cc0 <UsageFault_Handler+0x4>

08000cc2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cc2:	b480      	push	{r7}
 8000cc4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cc6:	bf00      	nop
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr

08000cd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cd4:	bf00      	nop
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr

08000cde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr

08000cec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cf0:	f000 f934 	bl	8000f5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cf4:	bf00      	nop
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000cfc:	2002      	movs	r0, #2
 8000cfe:	f000 fc75 	bl	80015ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000d02:	bf00      	nop
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b086      	sub	sp, #24
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	60f8      	str	r0, [r7, #12]
 8000d0e:	60b9      	str	r1, [r7, #8]
 8000d10:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d12:	2300      	movs	r3, #0
 8000d14:	617b      	str	r3, [r7, #20]
 8000d16:	e00a      	b.n	8000d2e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d18:	f3af 8000 	nop.w
 8000d1c:	4601      	mov	r1, r0
 8000d1e:	68bb      	ldr	r3, [r7, #8]
 8000d20:	1c5a      	adds	r2, r3, #1
 8000d22:	60ba      	str	r2, [r7, #8]
 8000d24:	b2ca      	uxtb	r2, r1
 8000d26:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	617b      	str	r3, [r7, #20]
 8000d2e:	697a      	ldr	r2, [r7, #20]
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	429a      	cmp	r2, r3
 8000d34:	dbf0      	blt.n	8000d18 <_read+0x12>
	}

return len;
 8000d36:	687b      	ldr	r3, [r7, #4]
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3718      	adds	r7, #24
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	617b      	str	r3, [r7, #20]
 8000d50:	e009      	b.n	8000d66 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d52:	68bb      	ldr	r3, [r7, #8]
 8000d54:	1c5a      	adds	r2, r3, #1
 8000d56:	60ba      	str	r2, [r7, #8]
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	3301      	adds	r3, #1
 8000d64:	617b      	str	r3, [r7, #20]
 8000d66:	697a      	ldr	r2, [r7, #20]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	dbf1      	blt.n	8000d52 <_write+0x12>
	}
	return len;
 8000d6e:	687b      	ldr	r3, [r7, #4]
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3718      	adds	r7, #24
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <_close>:

int _close(int file)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
	return -1;
 8000d80:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr

08000d90 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
 8000d98:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000da0:	605a      	str	r2, [r3, #4]
	return 0;
 8000da2:	2300      	movs	r3, #0
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	370c      	adds	r7, #12
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr

08000db0 <_isatty>:

int _isatty(int file)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
	return 1;
 8000db8:	2301      	movs	r3, #1
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr

08000dc6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dc6:	b480      	push	{r7}
 8000dc8:	b085      	sub	sp, #20
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	60f8      	str	r0, [r7, #12]
 8000dce:	60b9      	str	r1, [r7, #8]
 8000dd0:	607a      	str	r2, [r7, #4]
	return 0;
 8000dd2:	2300      	movs	r3, #0
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3714      	adds	r7, #20
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000de8:	4b11      	ldr	r3, [pc, #68]	; (8000e30 <_sbrk+0x50>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d102      	bne.n	8000df6 <_sbrk+0x16>
		heap_end = &end;
 8000df0:	4b0f      	ldr	r3, [pc, #60]	; (8000e30 <_sbrk+0x50>)
 8000df2:	4a10      	ldr	r2, [pc, #64]	; (8000e34 <_sbrk+0x54>)
 8000df4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000df6:	4b0e      	ldr	r3, [pc, #56]	; (8000e30 <_sbrk+0x50>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000dfc:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <_sbrk+0x50>)
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	4413      	add	r3, r2
 8000e04:	466a      	mov	r2, sp
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d907      	bls.n	8000e1a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000e0a:	f001 fc97 	bl	800273c <__errno>
 8000e0e:	4602      	mov	r2, r0
 8000e10:	230c      	movs	r3, #12
 8000e12:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000e14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e18:	e006      	b.n	8000e28 <_sbrk+0x48>
	}

	heap_end += incr;
 8000e1a:	4b05      	ldr	r3, [pc, #20]	; (8000e30 <_sbrk+0x50>)
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4413      	add	r3, r2
 8000e22:	4a03      	ldr	r2, [pc, #12]	; (8000e30 <_sbrk+0x50>)
 8000e24:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000e26:	68fb      	ldr	r3, [r7, #12]
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	3710      	adds	r7, #16
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	200000c0 	.word	0x200000c0
 8000e34:	20000120 	.word	0x20000120

08000e38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e3c:	4b08      	ldr	r3, [pc, #32]	; (8000e60 <SystemInit+0x28>)
 8000e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e42:	4a07      	ldr	r2, [pc, #28]	; (8000e60 <SystemInit+0x28>)
 8000e44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e4c:	4b04      	ldr	r3, [pc, #16]	; (8000e60 <SystemInit+0x28>)
 8000e4e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e52:	609a      	str	r2, [r3, #8]
#endif
}
 8000e54:	bf00      	nop
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	e000ed00 	.word	0xe000ed00

08000e64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e9c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000e68:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000e6a:	e003      	b.n	8000e74 <LoopCopyDataInit>

08000e6c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000e6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000e6e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000e70:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000e72:	3104      	adds	r1, #4

08000e74 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000e74:	480b      	ldr	r0, [pc, #44]	; (8000ea4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000e76:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000e78:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000e7a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000e7c:	d3f6      	bcc.n	8000e6c <CopyDataInit>
  ldr  r2, =_sbss
 8000e7e:	4a0b      	ldr	r2, [pc, #44]	; (8000eac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000e80:	e002      	b.n	8000e88 <LoopFillZerobss>

08000e82 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000e82:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000e84:	f842 3b04 	str.w	r3, [r2], #4

08000e88 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000e88:	4b09      	ldr	r3, [pc, #36]	; (8000eb0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000e8a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000e8c:	d3f9      	bcc.n	8000e82 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e8e:	f7ff ffd3 	bl	8000e38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e92:	f001 fc59 	bl	8002748 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e96:	f7ff fbad 	bl	80005f4 <main>
  bx  lr    
 8000e9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e9c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000ea0:	08003660 	.word	0x08003660
  ldr  r0, =_sdata
 8000ea4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000ea8:	20000098 	.word	0x20000098
  ldr  r2, =_sbss
 8000eac:	20000098 	.word	0x20000098
  ldr  r3, = _ebss
 8000eb0:	2000011c 	.word	0x2000011c

08000eb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000eb4:	e7fe      	b.n	8000eb4 <ADC_IRQHandler>
	...

08000eb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ebc:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <HAL_Init+0x40>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a0d      	ldr	r2, [pc, #52]	; (8000ef8 <HAL_Init+0x40>)
 8000ec2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ec6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ec8:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <HAL_Init+0x40>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a0a      	ldr	r2, [pc, #40]	; (8000ef8 <HAL_Init+0x40>)
 8000ece:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ed2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ed4:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <HAL_Init+0x40>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a07      	ldr	r2, [pc, #28]	; (8000ef8 <HAL_Init+0x40>)
 8000eda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ede:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee0:	2003      	movs	r0, #3
 8000ee2:	f000 f96f 	bl	80011c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	f000 f808 	bl	8000efc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eec:	f7ff fe66 	bl	8000bbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ef0:	2300      	movs	r3, #0
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40023c00 	.word	0x40023c00

08000efc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f04:	4b12      	ldr	r3, [pc, #72]	; (8000f50 <HAL_InitTick+0x54>)
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	4b12      	ldr	r3, [pc, #72]	; (8000f54 <HAL_InitTick+0x58>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f12:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f000 f995 	bl	800124a <HAL_SYSTICK_Config>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e00e      	b.n	8000f48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2b0f      	cmp	r3, #15
 8000f2e:	d80a      	bhi.n	8000f46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f30:	2200      	movs	r2, #0
 8000f32:	6879      	ldr	r1, [r7, #4]
 8000f34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f38:	f000 f94f 	bl	80011da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f3c:	4a06      	ldr	r2, [pc, #24]	; (8000f58 <HAL_InitTick+0x5c>)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f42:	2300      	movs	r3, #0
 8000f44:	e000      	b.n	8000f48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	20000028 	.word	0x20000028
 8000f54:	20000030 	.word	0x20000030
 8000f58:	2000002c 	.word	0x2000002c

08000f5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f60:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <HAL_IncTick+0x20>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	461a      	mov	r2, r3
 8000f66:	4b06      	ldr	r3, [pc, #24]	; (8000f80 <HAL_IncTick+0x24>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	4a04      	ldr	r2, [pc, #16]	; (8000f80 <HAL_IncTick+0x24>)
 8000f6e:	6013      	str	r3, [r2, #0]
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	20000030 	.word	0x20000030
 8000f80:	20000114 	.word	0x20000114

08000f84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  return uwTick;
 8000f88:	4b03      	ldr	r3, [pc, #12]	; (8000f98 <HAL_GetTick+0x14>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	20000114 	.word	0x20000114

08000f9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fa4:	f7ff ffee 	bl	8000f84 <HAL_GetTick>
 8000fa8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000fb4:	d005      	beq.n	8000fc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fb6:	4b09      	ldr	r3, [pc, #36]	; (8000fdc <HAL_Delay+0x40>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	461a      	mov	r2, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fc2:	bf00      	nop
 8000fc4:	f7ff ffde 	bl	8000f84 <HAL_GetTick>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	68fa      	ldr	r2, [r7, #12]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d8f7      	bhi.n	8000fc4 <HAL_Delay+0x28>
  {
  }
}
 8000fd4:	bf00      	nop
 8000fd6:	3710      	adds	r7, #16
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	20000030 	.word	0x20000030

08000fe0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f003 0307 	and.w	r3, r3, #7
 8000fee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ff0:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <__NVIC_SetPriorityGrouping+0x44>)
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ff6:	68ba      	ldr	r2, [r7, #8]
 8000ff8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001008:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800100c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001010:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001012:	4a04      	ldr	r2, [pc, #16]	; (8001024 <__NVIC_SetPriorityGrouping+0x44>)
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	60d3      	str	r3, [r2, #12]
}
 8001018:	bf00      	nop
 800101a:	3714      	adds	r7, #20
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800102c:	4b04      	ldr	r3, [pc, #16]	; (8001040 <__NVIC_GetPriorityGrouping+0x18>)
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	0a1b      	lsrs	r3, r3, #8
 8001032:	f003 0307 	and.w	r3, r3, #7
}
 8001036:	4618      	mov	r0, r3
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800104e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001052:	2b00      	cmp	r3, #0
 8001054:	db0b      	blt.n	800106e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	f003 021f 	and.w	r2, r3, #31
 800105c:	4907      	ldr	r1, [pc, #28]	; (800107c <__NVIC_EnableIRQ+0x38>)
 800105e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001062:	095b      	lsrs	r3, r3, #5
 8001064:	2001      	movs	r0, #1
 8001066:	fa00 f202 	lsl.w	r2, r0, r2
 800106a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800106e:	bf00      	nop
 8001070:	370c      	adds	r7, #12
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	e000e100 	.word	0xe000e100

08001080 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800108a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108e:	2b00      	cmp	r3, #0
 8001090:	db10      	blt.n	80010b4 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	f003 021f 	and.w	r2, r3, #31
 8001098:	4909      	ldr	r1, [pc, #36]	; (80010c0 <__NVIC_DisableIRQ+0x40>)
 800109a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109e:	095b      	lsrs	r3, r3, #5
 80010a0:	2001      	movs	r0, #1
 80010a2:	fa00 f202 	lsl.w	r2, r0, r2
 80010a6:	3320      	adds	r3, #32
 80010a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80010ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80010b0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 80010b4:	bf00      	nop
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	e000e100 	.word	0xe000e100

080010c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	6039      	str	r1, [r7, #0]
 80010ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	db0a      	blt.n	80010ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	b2da      	uxtb	r2, r3
 80010dc:	490c      	ldr	r1, [pc, #48]	; (8001110 <__NVIC_SetPriority+0x4c>)
 80010de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e2:	0112      	lsls	r2, r2, #4
 80010e4:	b2d2      	uxtb	r2, r2
 80010e6:	440b      	add	r3, r1
 80010e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010ec:	e00a      	b.n	8001104 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	4908      	ldr	r1, [pc, #32]	; (8001114 <__NVIC_SetPriority+0x50>)
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	f003 030f 	and.w	r3, r3, #15
 80010fa:	3b04      	subs	r3, #4
 80010fc:	0112      	lsls	r2, r2, #4
 80010fe:	b2d2      	uxtb	r2, r2
 8001100:	440b      	add	r3, r1
 8001102:	761a      	strb	r2, [r3, #24]
}
 8001104:	bf00      	nop
 8001106:	370c      	adds	r7, #12
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	e000e100 	.word	0xe000e100
 8001114:	e000ed00 	.word	0xe000ed00

08001118 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001118:	b480      	push	{r7}
 800111a:	b089      	sub	sp, #36	; 0x24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	f003 0307 	and.w	r3, r3, #7
 800112a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	f1c3 0307 	rsb	r3, r3, #7
 8001132:	2b04      	cmp	r3, #4
 8001134:	bf28      	it	cs
 8001136:	2304      	movcs	r3, #4
 8001138:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	3304      	adds	r3, #4
 800113e:	2b06      	cmp	r3, #6
 8001140:	d902      	bls.n	8001148 <NVIC_EncodePriority+0x30>
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	3b03      	subs	r3, #3
 8001146:	e000      	b.n	800114a <NVIC_EncodePriority+0x32>
 8001148:	2300      	movs	r3, #0
 800114a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800114c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001150:	69bb      	ldr	r3, [r7, #24]
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	43da      	mvns	r2, r3
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	401a      	ands	r2, r3
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001160:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	fa01 f303 	lsl.w	r3, r1, r3
 800116a:	43d9      	mvns	r1, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001170:	4313      	orrs	r3, r2
         );
}
 8001172:	4618      	mov	r0, r3
 8001174:	3724      	adds	r7, #36	; 0x24
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
	...

08001180 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	3b01      	subs	r3, #1
 800118c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001190:	d301      	bcc.n	8001196 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001192:	2301      	movs	r3, #1
 8001194:	e00f      	b.n	80011b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001196:	4a0a      	ldr	r2, [pc, #40]	; (80011c0 <SysTick_Config+0x40>)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	3b01      	subs	r3, #1
 800119c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800119e:	210f      	movs	r1, #15
 80011a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80011a4:	f7ff ff8e 	bl	80010c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011a8:	4b05      	ldr	r3, [pc, #20]	; (80011c0 <SysTick_Config+0x40>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ae:	4b04      	ldr	r3, [pc, #16]	; (80011c0 <SysTick_Config+0x40>)
 80011b0:	2207      	movs	r2, #7
 80011b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	e000e010 	.word	0xe000e010

080011c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff ff07 	bl	8000fe0 <__NVIC_SetPriorityGrouping>
}
 80011d2:	bf00      	nop
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}

080011da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011da:	b580      	push	{r7, lr}
 80011dc:	b086      	sub	sp, #24
 80011de:	af00      	add	r7, sp, #0
 80011e0:	4603      	mov	r3, r0
 80011e2:	60b9      	str	r1, [r7, #8]
 80011e4:	607a      	str	r2, [r7, #4]
 80011e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011e8:	2300      	movs	r3, #0
 80011ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011ec:	f7ff ff1c 	bl	8001028 <__NVIC_GetPriorityGrouping>
 80011f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011f2:	687a      	ldr	r2, [r7, #4]
 80011f4:	68b9      	ldr	r1, [r7, #8]
 80011f6:	6978      	ldr	r0, [r7, #20]
 80011f8:	f7ff ff8e 	bl	8001118 <NVIC_EncodePriority>
 80011fc:	4602      	mov	r2, r0
 80011fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001202:	4611      	mov	r1, r2
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff ff5d 	bl	80010c4 <__NVIC_SetPriority>
}
 800120a:	bf00      	nop
 800120c:	3718      	adds	r7, #24
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	b082      	sub	sp, #8
 8001216:	af00      	add	r7, sp, #0
 8001218:	4603      	mov	r3, r0
 800121a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800121c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff ff0f 	bl	8001044 <__NVIC_EnableIRQ>
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	b082      	sub	sp, #8
 8001232:	af00      	add	r7, sp, #0
 8001234:	4603      	mov	r3, r0
 8001236:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff ff1f 	bl	8001080 <__NVIC_DisableIRQ>
}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	b082      	sub	sp, #8
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f7ff ff94 	bl	8001180 <SysTick_Config>
 8001258:	4603      	mov	r3, r0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
	...

08001264 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001264:	b480      	push	{r7}
 8001266:	b089      	sub	sp, #36	; 0x24
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800126e:	2300      	movs	r3, #0
 8001270:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001272:	2300      	movs	r3, #0
 8001274:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001276:	2300      	movs	r3, #0
 8001278:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800127a:	2300      	movs	r3, #0
 800127c:	61fb      	str	r3, [r7, #28]
 800127e:	e165      	b.n	800154c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001280:	2201      	movs	r2, #1
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	fa02 f303 	lsl.w	r3, r2, r3
 8001288:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	697a      	ldr	r2, [r7, #20]
 8001290:	4013      	ands	r3, r2
 8001292:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001294:	693a      	ldr	r2, [r7, #16]
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	429a      	cmp	r2, r3
 800129a:	f040 8154 	bne.w	8001546 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d00b      	beq.n	80012be <HAL_GPIO_Init+0x5a>
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d007      	beq.n	80012be <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012b2:	2b11      	cmp	r3, #17
 80012b4:	d003      	beq.n	80012be <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	2b12      	cmp	r3, #18
 80012bc:	d130      	bne.n	8001320 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	2203      	movs	r2, #3
 80012ca:	fa02 f303 	lsl.w	r3, r2, r3
 80012ce:	43db      	mvns	r3, r3
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	4013      	ands	r3, r2
 80012d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	68da      	ldr	r2, [r3, #12]
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	69ba      	ldr	r2, [r7, #24]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	69ba      	ldr	r2, [r7, #24]
 80012ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012f4:	2201      	movs	r2, #1
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	fa02 f303 	lsl.w	r3, r2, r3
 80012fc:	43db      	mvns	r3, r3
 80012fe:	69ba      	ldr	r2, [r7, #24]
 8001300:	4013      	ands	r3, r2
 8001302:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	091b      	lsrs	r3, r3, #4
 800130a:	f003 0201 	and.w	r2, r3, #1
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	4313      	orrs	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	2203      	movs	r2, #3
 800132c:	fa02 f303 	lsl.w	r3, r2, r3
 8001330:	43db      	mvns	r3, r3
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	4013      	ands	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	689a      	ldr	r2, [r3, #8]
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	4313      	orrs	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	69ba      	ldr	r2, [r7, #24]
 800134e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	2b02      	cmp	r3, #2
 8001356:	d003      	beq.n	8001360 <HAL_GPIO_Init+0xfc>
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	2b12      	cmp	r3, #18
 800135e:	d123      	bne.n	80013a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	08da      	lsrs	r2, r3, #3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	3208      	adds	r2, #8
 8001368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800136c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	f003 0307 	and.w	r3, r3, #7
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	220f      	movs	r2, #15
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	43db      	mvns	r3, r3
 800137e:	69ba      	ldr	r2, [r7, #24]
 8001380:	4013      	ands	r3, r2
 8001382:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	691a      	ldr	r2, [r3, #16]
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	f003 0307 	and.w	r3, r3, #7
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	4313      	orrs	r3, r2
 8001398:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800139a:	69fb      	ldr	r3, [r7, #28]
 800139c:	08da      	lsrs	r2, r3, #3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	3208      	adds	r2, #8
 80013a2:	69b9      	ldr	r1, [r7, #24]
 80013a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	2203      	movs	r2, #3
 80013b4:	fa02 f303 	lsl.w	r3, r2, r3
 80013b8:	43db      	mvns	r3, r3
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	4013      	ands	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f003 0203 	and.w	r2, r3, #3
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	fa02 f303 	lsl.w	r3, r2, r3
 80013d0:	69ba      	ldr	r2, [r7, #24]
 80013d2:	4313      	orrs	r3, r2
 80013d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	f000 80ae 	beq.w	8001546 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	4b5c      	ldr	r3, [pc, #368]	; (8001560 <HAL_GPIO_Init+0x2fc>)
 80013f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013f2:	4a5b      	ldr	r2, [pc, #364]	; (8001560 <HAL_GPIO_Init+0x2fc>)
 80013f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013f8:	6453      	str	r3, [r2, #68]	; 0x44
 80013fa:	4b59      	ldr	r3, [pc, #356]	; (8001560 <HAL_GPIO_Init+0x2fc>)
 80013fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001406:	4a57      	ldr	r2, [pc, #348]	; (8001564 <HAL_GPIO_Init+0x300>)
 8001408:	69fb      	ldr	r3, [r7, #28]
 800140a:	089b      	lsrs	r3, r3, #2
 800140c:	3302      	adds	r3, #2
 800140e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001412:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	f003 0303 	and.w	r3, r3, #3
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	220f      	movs	r2, #15
 800141e:	fa02 f303 	lsl.w	r3, r2, r3
 8001422:	43db      	mvns	r3, r3
 8001424:	69ba      	ldr	r2, [r7, #24]
 8001426:	4013      	ands	r3, r2
 8001428:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4a4e      	ldr	r2, [pc, #312]	; (8001568 <HAL_GPIO_Init+0x304>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d025      	beq.n	800147e <HAL_GPIO_Init+0x21a>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4a4d      	ldr	r2, [pc, #308]	; (800156c <HAL_GPIO_Init+0x308>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d01f      	beq.n	800147a <HAL_GPIO_Init+0x216>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4a4c      	ldr	r2, [pc, #304]	; (8001570 <HAL_GPIO_Init+0x30c>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d019      	beq.n	8001476 <HAL_GPIO_Init+0x212>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a4b      	ldr	r2, [pc, #300]	; (8001574 <HAL_GPIO_Init+0x310>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d013      	beq.n	8001472 <HAL_GPIO_Init+0x20e>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a4a      	ldr	r2, [pc, #296]	; (8001578 <HAL_GPIO_Init+0x314>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d00d      	beq.n	800146e <HAL_GPIO_Init+0x20a>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a49      	ldr	r2, [pc, #292]	; (800157c <HAL_GPIO_Init+0x318>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d007      	beq.n	800146a <HAL_GPIO_Init+0x206>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a48      	ldr	r2, [pc, #288]	; (8001580 <HAL_GPIO_Init+0x31c>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d101      	bne.n	8001466 <HAL_GPIO_Init+0x202>
 8001462:	2306      	movs	r3, #6
 8001464:	e00c      	b.n	8001480 <HAL_GPIO_Init+0x21c>
 8001466:	2307      	movs	r3, #7
 8001468:	e00a      	b.n	8001480 <HAL_GPIO_Init+0x21c>
 800146a:	2305      	movs	r3, #5
 800146c:	e008      	b.n	8001480 <HAL_GPIO_Init+0x21c>
 800146e:	2304      	movs	r3, #4
 8001470:	e006      	b.n	8001480 <HAL_GPIO_Init+0x21c>
 8001472:	2303      	movs	r3, #3
 8001474:	e004      	b.n	8001480 <HAL_GPIO_Init+0x21c>
 8001476:	2302      	movs	r3, #2
 8001478:	e002      	b.n	8001480 <HAL_GPIO_Init+0x21c>
 800147a:	2301      	movs	r3, #1
 800147c:	e000      	b.n	8001480 <HAL_GPIO_Init+0x21c>
 800147e:	2300      	movs	r3, #0
 8001480:	69fa      	ldr	r2, [r7, #28]
 8001482:	f002 0203 	and.w	r2, r2, #3
 8001486:	0092      	lsls	r2, r2, #2
 8001488:	4093      	lsls	r3, r2
 800148a:	69ba      	ldr	r2, [r7, #24]
 800148c:	4313      	orrs	r3, r2
 800148e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001490:	4934      	ldr	r1, [pc, #208]	; (8001564 <HAL_GPIO_Init+0x300>)
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	089b      	lsrs	r3, r3, #2
 8001496:	3302      	adds	r3, #2
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800149e:	4b39      	ldr	r3, [pc, #228]	; (8001584 <HAL_GPIO_Init+0x320>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	43db      	mvns	r3, r3
 80014a8:	69ba      	ldr	r2, [r7, #24]
 80014aa:	4013      	ands	r3, r2
 80014ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d003      	beq.n	80014c2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80014ba:	69ba      	ldr	r2, [r7, #24]
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	4313      	orrs	r3, r2
 80014c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014c2:	4a30      	ldr	r2, [pc, #192]	; (8001584 <HAL_GPIO_Init+0x320>)
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80014c8:	4b2e      	ldr	r3, [pc, #184]	; (8001584 <HAL_GPIO_Init+0x320>)
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	43db      	mvns	r3, r3
 80014d2:	69ba      	ldr	r2, [r7, #24]
 80014d4:	4013      	ands	r3, r2
 80014d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d003      	beq.n	80014ec <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	4313      	orrs	r3, r2
 80014ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014ec:	4a25      	ldr	r2, [pc, #148]	; (8001584 <HAL_GPIO_Init+0x320>)
 80014ee:	69bb      	ldr	r3, [r7, #24]
 80014f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014f2:	4b24      	ldr	r3, [pc, #144]	; (8001584 <HAL_GPIO_Init+0x320>)
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	43db      	mvns	r3, r3
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	4013      	ands	r3, r2
 8001500:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d003      	beq.n	8001516 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	4313      	orrs	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001516:	4a1b      	ldr	r2, [pc, #108]	; (8001584 <HAL_GPIO_Init+0x320>)
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800151c:	4b19      	ldr	r3, [pc, #100]	; (8001584 <HAL_GPIO_Init+0x320>)
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	43db      	mvns	r3, r3
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	4013      	ands	r3, r2
 800152a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001534:	2b00      	cmp	r3, #0
 8001536:	d003      	beq.n	8001540 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001538:	69ba      	ldr	r2, [r7, #24]
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	4313      	orrs	r3, r2
 800153e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001540:	4a10      	ldr	r2, [pc, #64]	; (8001584 <HAL_GPIO_Init+0x320>)
 8001542:	69bb      	ldr	r3, [r7, #24]
 8001544:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	3301      	adds	r3, #1
 800154a:	61fb      	str	r3, [r7, #28]
 800154c:	69fb      	ldr	r3, [r7, #28]
 800154e:	2b0f      	cmp	r3, #15
 8001550:	f67f ae96 	bls.w	8001280 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001554:	bf00      	nop
 8001556:	3724      	adds	r7, #36	; 0x24
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr
 8001560:	40023800 	.word	0x40023800
 8001564:	40013800 	.word	0x40013800
 8001568:	40020000 	.word	0x40020000
 800156c:	40020400 	.word	0x40020400
 8001570:	40020800 	.word	0x40020800
 8001574:	40020c00 	.word	0x40020c00
 8001578:	40021000 	.word	0x40021000
 800157c:	40021400 	.word	0x40021400
 8001580:	40021800 	.word	0x40021800
 8001584:	40013c00 	.word	0x40013c00

08001588 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001588:	b480      	push	{r7}
 800158a:	b085      	sub	sp, #20
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	460b      	mov	r3, r1
 8001592:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	691a      	ldr	r2, [r3, #16]
 8001598:	887b      	ldrh	r3, [r7, #2]
 800159a:	4013      	ands	r3, r2
 800159c:	2b00      	cmp	r3, #0
 800159e:	d002      	beq.n	80015a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80015a0:	2301      	movs	r3, #1
 80015a2:	73fb      	strb	r3, [r7, #15]
 80015a4:	e001      	b.n	80015aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015a6:	2300      	movs	r3, #0
 80015a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3714      	adds	r7, #20
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	460b      	mov	r3, r1
 80015c2:	807b      	strh	r3, [r7, #2]
 80015c4:	4613      	mov	r3, r2
 80015c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015c8:	787b      	ldrb	r3, [r7, #1]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d003      	beq.n	80015d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015ce:	887a      	ldrh	r2, [r7, #2]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015d4:	e003      	b.n	80015de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015d6:	887b      	ldrh	r3, [r7, #2]
 80015d8:	041a      	lsls	r2, r3, #16
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	619a      	str	r2, [r3, #24]
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
	...

080015ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80015f6:	4b08      	ldr	r3, [pc, #32]	; (8001618 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80015f8:	695a      	ldr	r2, [r3, #20]
 80015fa:	88fb      	ldrh	r3, [r7, #6]
 80015fc:	4013      	ands	r3, r2
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d006      	beq.n	8001610 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001602:	4a05      	ldr	r2, [pc, #20]	; (8001618 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001604:	88fb      	ldrh	r3, [r7, #6]
 8001606:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001608:	88fb      	ldrh	r3, [r7, #6]
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff f912 	bl	8000834 <HAL_GPIO_EXTI_Callback>
  }
}
 8001610:	bf00      	nop
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	40013c00 	.word	0x40013c00

0800161c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d101      	bne.n	8001630 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	e0cc      	b.n	80017ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001630:	4b68      	ldr	r3, [pc, #416]	; (80017d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 030f 	and.w	r3, r3, #15
 8001638:	683a      	ldr	r2, [r7, #0]
 800163a:	429a      	cmp	r2, r3
 800163c:	d90c      	bls.n	8001658 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800163e:	4b65      	ldr	r3, [pc, #404]	; (80017d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	b2d2      	uxtb	r2, r2
 8001644:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001646:	4b63      	ldr	r3, [pc, #396]	; (80017d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f003 030f 	and.w	r3, r3, #15
 800164e:	683a      	ldr	r2, [r7, #0]
 8001650:	429a      	cmp	r2, r3
 8001652:	d001      	beq.n	8001658 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001654:	2301      	movs	r3, #1
 8001656:	e0b8      	b.n	80017ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f003 0302 	and.w	r3, r3, #2
 8001660:	2b00      	cmp	r3, #0
 8001662:	d020      	beq.n	80016a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 0304 	and.w	r3, r3, #4
 800166c:	2b00      	cmp	r3, #0
 800166e:	d005      	beq.n	800167c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001670:	4b59      	ldr	r3, [pc, #356]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	4a58      	ldr	r2, [pc, #352]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001676:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800167a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 0308 	and.w	r3, r3, #8
 8001684:	2b00      	cmp	r3, #0
 8001686:	d005      	beq.n	8001694 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001688:	4b53      	ldr	r3, [pc, #332]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	4a52      	ldr	r2, [pc, #328]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 800168e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001692:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001694:	4b50      	ldr	r3, [pc, #320]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	494d      	ldr	r1, [pc, #308]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 80016a2:	4313      	orrs	r3, r2
 80016a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d044      	beq.n	800173c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d107      	bne.n	80016ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ba:	4b47      	ldr	r3, [pc, #284]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d119      	bne.n	80016fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e07f      	b.n	80017ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d003      	beq.n	80016da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016d6:	2b03      	cmp	r3, #3
 80016d8:	d107      	bne.n	80016ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016da:	4b3f      	ldr	r3, [pc, #252]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d109      	bne.n	80016fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e06f      	b.n	80017ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016ea:	4b3b      	ldr	r3, [pc, #236]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d101      	bne.n	80016fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e067      	b.n	80017ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016fa:	4b37      	ldr	r3, [pc, #220]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	f023 0203 	bic.w	r2, r3, #3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	4934      	ldr	r1, [pc, #208]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001708:	4313      	orrs	r3, r2
 800170a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800170c:	f7ff fc3a 	bl	8000f84 <HAL_GetTick>
 8001710:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001712:	e00a      	b.n	800172a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001714:	f7ff fc36 	bl	8000f84 <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001722:	4293      	cmp	r3, r2
 8001724:	d901      	bls.n	800172a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e04f      	b.n	80017ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800172a:	4b2b      	ldr	r3, [pc, #172]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f003 020c 	and.w	r2, r3, #12
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	429a      	cmp	r2, r3
 800173a:	d1eb      	bne.n	8001714 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800173c:	4b25      	ldr	r3, [pc, #148]	; (80017d4 <HAL_RCC_ClockConfig+0x1b8>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 030f 	and.w	r3, r3, #15
 8001744:	683a      	ldr	r2, [r7, #0]
 8001746:	429a      	cmp	r2, r3
 8001748:	d20c      	bcs.n	8001764 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800174a:	4b22      	ldr	r3, [pc, #136]	; (80017d4 <HAL_RCC_ClockConfig+0x1b8>)
 800174c:	683a      	ldr	r2, [r7, #0]
 800174e:	b2d2      	uxtb	r2, r2
 8001750:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001752:	4b20      	ldr	r3, [pc, #128]	; (80017d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f003 030f 	and.w	r3, r3, #15
 800175a:	683a      	ldr	r2, [r7, #0]
 800175c:	429a      	cmp	r2, r3
 800175e:	d001      	beq.n	8001764 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e032      	b.n	80017ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 0304 	and.w	r3, r3, #4
 800176c:	2b00      	cmp	r3, #0
 800176e:	d008      	beq.n	8001782 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001770:	4b19      	ldr	r3, [pc, #100]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	4916      	ldr	r1, [pc, #88]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 800177e:	4313      	orrs	r3, r2
 8001780:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0308 	and.w	r3, r3, #8
 800178a:	2b00      	cmp	r3, #0
 800178c:	d009      	beq.n	80017a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800178e:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	691b      	ldr	r3, [r3, #16]
 800179a:	00db      	lsls	r3, r3, #3
 800179c:	490e      	ldr	r1, [pc, #56]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 800179e:	4313      	orrs	r3, r2
 80017a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017a2:	f000 f855 	bl	8001850 <HAL_RCC_GetSysClockFreq>
 80017a6:	4601      	mov	r1, r0
 80017a8:	4b0b      	ldr	r3, [pc, #44]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	091b      	lsrs	r3, r3, #4
 80017ae:	f003 030f 	and.w	r3, r3, #15
 80017b2:	4a0a      	ldr	r2, [pc, #40]	; (80017dc <HAL_RCC_ClockConfig+0x1c0>)
 80017b4:	5cd3      	ldrb	r3, [r2, r3]
 80017b6:	fa21 f303 	lsr.w	r3, r1, r3
 80017ba:	4a09      	ldr	r2, [pc, #36]	; (80017e0 <HAL_RCC_ClockConfig+0x1c4>)
 80017bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017be:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <HAL_RCC_ClockConfig+0x1c8>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff fb9a 	bl	8000efc <HAL_InitTick>

  return HAL_OK;
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3710      	adds	r7, #16
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40023c00 	.word	0x40023c00
 80017d8:	40023800 	.word	0x40023800
 80017dc:	080035a0 	.word	0x080035a0
 80017e0:	20000028 	.word	0x20000028
 80017e4:	2000002c 	.word	0x2000002c

080017e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017ec:	4b03      	ldr	r3, [pc, #12]	; (80017fc <HAL_RCC_GetHCLKFreq+0x14>)
 80017ee:	681b      	ldr	r3, [r3, #0]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	20000028 	.word	0x20000028

08001800 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001804:	f7ff fff0 	bl	80017e8 <HAL_RCC_GetHCLKFreq>
 8001808:	4601      	mov	r1, r0
 800180a:	4b05      	ldr	r3, [pc, #20]	; (8001820 <HAL_RCC_GetPCLK1Freq+0x20>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	0a9b      	lsrs	r3, r3, #10
 8001810:	f003 0307 	and.w	r3, r3, #7
 8001814:	4a03      	ldr	r2, [pc, #12]	; (8001824 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001816:	5cd3      	ldrb	r3, [r2, r3]
 8001818:	fa21 f303 	lsr.w	r3, r1, r3
}
 800181c:	4618      	mov	r0, r3
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40023800 	.word	0x40023800
 8001824:	080035b0 	.word	0x080035b0

08001828 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800182c:	f7ff ffdc 	bl	80017e8 <HAL_RCC_GetHCLKFreq>
 8001830:	4601      	mov	r1, r0
 8001832:	4b05      	ldr	r3, [pc, #20]	; (8001848 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	0b5b      	lsrs	r3, r3, #13
 8001838:	f003 0307 	and.w	r3, r3, #7
 800183c:	4a03      	ldr	r2, [pc, #12]	; (800184c <HAL_RCC_GetPCLK2Freq+0x24>)
 800183e:	5cd3      	ldrb	r3, [r2, r3]
 8001840:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001844:	4618      	mov	r0, r3
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40023800 	.word	0x40023800
 800184c:	080035b0 	.word	0x080035b0

08001850 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001850:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001852:	b087      	sub	sp, #28
 8001854:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001856:	2300      	movs	r3, #0
 8001858:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 800185e:	2300      	movs	r3, #0
 8001860:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8001862:	2300      	movs	r3, #0
 8001864:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001866:	2300      	movs	r3, #0
 8001868:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800186a:	4b9f      	ldr	r3, [pc, #636]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x298>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	f003 030c 	and.w	r3, r3, #12
 8001872:	2b0c      	cmp	r3, #12
 8001874:	f200 8130 	bhi.w	8001ad8 <HAL_RCC_GetSysClockFreq+0x288>
 8001878:	a201      	add	r2, pc, #4	; (adr r2, 8001880 <HAL_RCC_GetSysClockFreq+0x30>)
 800187a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800187e:	bf00      	nop
 8001880:	080018b5 	.word	0x080018b5
 8001884:	08001ad9 	.word	0x08001ad9
 8001888:	08001ad9 	.word	0x08001ad9
 800188c:	08001ad9 	.word	0x08001ad9
 8001890:	080018bb 	.word	0x080018bb
 8001894:	08001ad9 	.word	0x08001ad9
 8001898:	08001ad9 	.word	0x08001ad9
 800189c:	08001ad9 	.word	0x08001ad9
 80018a0:	080018c1 	.word	0x080018c1
 80018a4:	08001ad9 	.word	0x08001ad9
 80018a8:	08001ad9 	.word	0x08001ad9
 80018ac:	08001ad9 	.word	0x08001ad9
 80018b0:	080019cf 	.word	0x080019cf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018b4:	4b8d      	ldr	r3, [pc, #564]	; (8001aec <HAL_RCC_GetSysClockFreq+0x29c>)
 80018b6:	613b      	str	r3, [r7, #16]
       break;
 80018b8:	e111      	b.n	8001ade <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018ba:	4b8d      	ldr	r3, [pc, #564]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80018bc:	613b      	str	r3, [r7, #16]
      break;
 80018be:	e10e      	b.n	8001ade <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018c0:	4b89      	ldr	r3, [pc, #548]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x298>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80018c8:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018ca:	4b87      	ldr	r3, [pc, #540]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x298>)
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d023      	beq.n	800191e <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018d6:	4b84      	ldr	r3, [pc, #528]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x298>)
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	099b      	lsrs	r3, r3, #6
 80018dc:	f04f 0400 	mov.w	r4, #0
 80018e0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80018e4:	f04f 0200 	mov.w	r2, #0
 80018e8:	ea03 0501 	and.w	r5, r3, r1
 80018ec:	ea04 0602 	and.w	r6, r4, r2
 80018f0:	4a7f      	ldr	r2, [pc, #508]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80018f2:	fb02 f106 	mul.w	r1, r2, r6
 80018f6:	2200      	movs	r2, #0
 80018f8:	fb02 f205 	mul.w	r2, r2, r5
 80018fc:	440a      	add	r2, r1
 80018fe:	497c      	ldr	r1, [pc, #496]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001900:	fba5 0101 	umull	r0, r1, r5, r1
 8001904:	1853      	adds	r3, r2, r1
 8001906:	4619      	mov	r1, r3
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	f04f 0400 	mov.w	r4, #0
 800190e:	461a      	mov	r2, r3
 8001910:	4623      	mov	r3, r4
 8001912:	f7fe fccd 	bl	80002b0 <__aeabi_uldivmod>
 8001916:	4603      	mov	r3, r0
 8001918:	460c      	mov	r4, r1
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	e049      	b.n	80019b2 <HAL_RCC_GetSysClockFreq+0x162>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800191e:	4b72      	ldr	r3, [pc, #456]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x298>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	099b      	lsrs	r3, r3, #6
 8001924:	f04f 0400 	mov.w	r4, #0
 8001928:	f240 11ff 	movw	r1, #511	; 0x1ff
 800192c:	f04f 0200 	mov.w	r2, #0
 8001930:	ea03 0501 	and.w	r5, r3, r1
 8001934:	ea04 0602 	and.w	r6, r4, r2
 8001938:	4629      	mov	r1, r5
 800193a:	4632      	mov	r2, r6
 800193c:	f04f 0300 	mov.w	r3, #0
 8001940:	f04f 0400 	mov.w	r4, #0
 8001944:	0154      	lsls	r4, r2, #5
 8001946:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800194a:	014b      	lsls	r3, r1, #5
 800194c:	4619      	mov	r1, r3
 800194e:	4622      	mov	r2, r4
 8001950:	1b49      	subs	r1, r1, r5
 8001952:	eb62 0206 	sbc.w	r2, r2, r6
 8001956:	f04f 0300 	mov.w	r3, #0
 800195a:	f04f 0400 	mov.w	r4, #0
 800195e:	0194      	lsls	r4, r2, #6
 8001960:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001964:	018b      	lsls	r3, r1, #6
 8001966:	1a5b      	subs	r3, r3, r1
 8001968:	eb64 0402 	sbc.w	r4, r4, r2
 800196c:	f04f 0100 	mov.w	r1, #0
 8001970:	f04f 0200 	mov.w	r2, #0
 8001974:	00e2      	lsls	r2, r4, #3
 8001976:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800197a:	00d9      	lsls	r1, r3, #3
 800197c:	460b      	mov	r3, r1
 800197e:	4614      	mov	r4, r2
 8001980:	195b      	adds	r3, r3, r5
 8001982:	eb44 0406 	adc.w	r4, r4, r6
 8001986:	f04f 0100 	mov.w	r1, #0
 800198a:	f04f 0200 	mov.w	r2, #0
 800198e:	02a2      	lsls	r2, r4, #10
 8001990:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001994:	0299      	lsls	r1, r3, #10
 8001996:	460b      	mov	r3, r1
 8001998:	4614      	mov	r4, r2
 800199a:	4618      	mov	r0, r3
 800199c:	4621      	mov	r1, r4
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	f04f 0400 	mov.w	r4, #0
 80019a4:	461a      	mov	r2, r3
 80019a6:	4623      	mov	r3, r4
 80019a8:	f7fe fc82 	bl	80002b0 <__aeabi_uldivmod>
 80019ac:	4603      	mov	r3, r0
 80019ae:	460c      	mov	r4, r1
 80019b0:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019b2:	4b4d      	ldr	r3, [pc, #308]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x298>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	0c1b      	lsrs	r3, r3, #16
 80019b8:	f003 0303 	and.w	r3, r3, #3
 80019bc:	3301      	adds	r3, #1
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80019c2:	697a      	ldr	r2, [r7, #20]
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ca:	613b      	str	r3, [r7, #16]
      break;
 80019cc:	e087      	b.n	8001ade <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019ce:	4b46      	ldr	r3, [pc, #280]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x298>)
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019d6:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019d8:	4b43      	ldr	r3, [pc, #268]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x298>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d023      	beq.n	8001a2c <HAL_RCC_GetSysClockFreq+0x1dc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019e4:	4b40      	ldr	r3, [pc, #256]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x298>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	099b      	lsrs	r3, r3, #6
 80019ea:	f04f 0400 	mov.w	r4, #0
 80019ee:	f240 11ff 	movw	r1, #511	; 0x1ff
 80019f2:	f04f 0200 	mov.w	r2, #0
 80019f6:	ea03 0501 	and.w	r5, r3, r1
 80019fa:	ea04 0602 	and.w	r6, r4, r2
 80019fe:	4a3c      	ldr	r2, [pc, #240]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001a00:	fb02 f106 	mul.w	r1, r2, r6
 8001a04:	2200      	movs	r2, #0
 8001a06:	fb02 f205 	mul.w	r2, r2, r5
 8001a0a:	440a      	add	r2, r1
 8001a0c:	4938      	ldr	r1, [pc, #224]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001a0e:	fba5 0101 	umull	r0, r1, r5, r1
 8001a12:	1853      	adds	r3, r2, r1
 8001a14:	4619      	mov	r1, r3
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	f04f 0400 	mov.w	r4, #0
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4623      	mov	r3, r4
 8001a20:	f7fe fc46 	bl	80002b0 <__aeabi_uldivmod>
 8001a24:	4603      	mov	r3, r0
 8001a26:	460c      	mov	r4, r1
 8001a28:	617b      	str	r3, [r7, #20]
 8001a2a:	e049      	b.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x270>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a2c:	4b2e      	ldr	r3, [pc, #184]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x298>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	099b      	lsrs	r3, r3, #6
 8001a32:	f04f 0400 	mov.w	r4, #0
 8001a36:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001a3a:	f04f 0200 	mov.w	r2, #0
 8001a3e:	ea03 0501 	and.w	r5, r3, r1
 8001a42:	ea04 0602 	and.w	r6, r4, r2
 8001a46:	4629      	mov	r1, r5
 8001a48:	4632      	mov	r2, r6
 8001a4a:	f04f 0300 	mov.w	r3, #0
 8001a4e:	f04f 0400 	mov.w	r4, #0
 8001a52:	0154      	lsls	r4, r2, #5
 8001a54:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001a58:	014b      	lsls	r3, r1, #5
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4622      	mov	r2, r4
 8001a5e:	1b49      	subs	r1, r1, r5
 8001a60:	eb62 0206 	sbc.w	r2, r2, r6
 8001a64:	f04f 0300 	mov.w	r3, #0
 8001a68:	f04f 0400 	mov.w	r4, #0
 8001a6c:	0194      	lsls	r4, r2, #6
 8001a6e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001a72:	018b      	lsls	r3, r1, #6
 8001a74:	1a5b      	subs	r3, r3, r1
 8001a76:	eb64 0402 	sbc.w	r4, r4, r2
 8001a7a:	f04f 0100 	mov.w	r1, #0
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	00e2      	lsls	r2, r4, #3
 8001a84:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001a88:	00d9      	lsls	r1, r3, #3
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	4614      	mov	r4, r2
 8001a8e:	195b      	adds	r3, r3, r5
 8001a90:	eb44 0406 	adc.w	r4, r4, r6
 8001a94:	f04f 0100 	mov.w	r1, #0
 8001a98:	f04f 0200 	mov.w	r2, #0
 8001a9c:	02a2      	lsls	r2, r4, #10
 8001a9e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001aa2:	0299      	lsls	r1, r3, #10
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	4614      	mov	r4, r2
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	4621      	mov	r1, r4
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f04f 0400 	mov.w	r4, #0
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	4623      	mov	r3, r4
 8001ab6:	f7fe fbfb 	bl	80002b0 <__aeabi_uldivmod>
 8001aba:	4603      	mov	r3, r0
 8001abc:	460c      	mov	r4, r1
 8001abe:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001ac0:	4b09      	ldr	r3, [pc, #36]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x298>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	0f1b      	lsrs	r3, r3, #28
 8001ac6:	f003 0307 	and.w	r3, r3, #7
 8001aca:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad4:	613b      	str	r3, [r7, #16]
      break;
 8001ad6:	e002      	b.n	8001ade <HAL_RCC_GetSysClockFreq+0x28e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ad8:	4b04      	ldr	r3, [pc, #16]	; (8001aec <HAL_RCC_GetSysClockFreq+0x29c>)
 8001ada:	613b      	str	r3, [r7, #16]
      break;
 8001adc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ade:	693b      	ldr	r3, [r7, #16]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	371c      	adds	r7, #28
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ae8:	40023800 	.word	0x40023800
 8001aec:	00f42400 	.word	0x00f42400
 8001af0:	017d7840 	.word	0x017d7840

08001af4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001afc:	2300      	movs	r3, #0
 8001afe:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f003 0301 	and.w	r3, r3, #1
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	f000 8083 	beq.w	8001c14 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001b0e:	4b95      	ldr	r3, [pc, #596]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	f003 030c 	and.w	r3, r3, #12
 8001b16:	2b04      	cmp	r3, #4
 8001b18:	d019      	beq.n	8001b4e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b1a:	4b92      	ldr	r3, [pc, #584]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001b22:	2b08      	cmp	r3, #8
 8001b24:	d106      	bne.n	8001b34 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b26:	4b8f      	ldr	r3, [pc, #572]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b32:	d00c      	beq.n	8001b4e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b34:	4b8b      	ldr	r3, [pc, #556]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b3c:	2b0c      	cmp	r3, #12
 8001b3e:	d112      	bne.n	8001b66 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b40:	4b88      	ldr	r3, [pc, #544]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b4c:	d10b      	bne.n	8001b66 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b4e:	4b85      	ldr	r3, [pc, #532]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d05b      	beq.n	8001c12 <HAL_RCC_OscConfig+0x11e>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d157      	bne.n	8001c12 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e216      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b6e:	d106      	bne.n	8001b7e <HAL_RCC_OscConfig+0x8a>
 8001b70:	4b7c      	ldr	r3, [pc, #496]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a7b      	ldr	r2, [pc, #492]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001b76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b7a:	6013      	str	r3, [r2, #0]
 8001b7c:	e01d      	b.n	8001bba <HAL_RCC_OscConfig+0xc6>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b86:	d10c      	bne.n	8001ba2 <HAL_RCC_OscConfig+0xae>
 8001b88:	4b76      	ldr	r3, [pc, #472]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a75      	ldr	r2, [pc, #468]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001b8e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b92:	6013      	str	r3, [r2, #0]
 8001b94:	4b73      	ldr	r3, [pc, #460]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a72      	ldr	r2, [pc, #456]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001b9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b9e:	6013      	str	r3, [r2, #0]
 8001ba0:	e00b      	b.n	8001bba <HAL_RCC_OscConfig+0xc6>
 8001ba2:	4b70      	ldr	r3, [pc, #448]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a6f      	ldr	r2, [pc, #444]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001ba8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bac:	6013      	str	r3, [r2, #0]
 8001bae:	4b6d      	ldr	r3, [pc, #436]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a6c      	ldr	r2, [pc, #432]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001bb4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bb8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d013      	beq.n	8001bea <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bc2:	f7ff f9df 	bl	8000f84 <HAL_GetTick>
 8001bc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bc8:	e008      	b.n	8001bdc <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bca:	f7ff f9db 	bl	8000f84 <HAL_GetTick>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	2b64      	cmp	r3, #100	; 0x64
 8001bd6:	d901      	bls.n	8001bdc <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	e1db      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bdc:	4b61      	ldr	r3, [pc, #388]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d0f0      	beq.n	8001bca <HAL_RCC_OscConfig+0xd6>
 8001be8:	e014      	b.n	8001c14 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bea:	f7ff f9cb 	bl	8000f84 <HAL_GetTick>
 8001bee:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bf0:	e008      	b.n	8001c04 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bf2:	f7ff f9c7 	bl	8000f84 <HAL_GetTick>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	2b64      	cmp	r3, #100	; 0x64
 8001bfe:	d901      	bls.n	8001c04 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8001c00:	2303      	movs	r3, #3
 8001c02:	e1c7      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c04:	4b57      	ldr	r3, [pc, #348]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d1f0      	bne.n	8001bf2 <HAL_RCC_OscConfig+0xfe>
 8001c10:	e000      	b.n	8001c14 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c12:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0302 	and.w	r3, r3, #2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d06f      	beq.n	8001d00 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001c20:	4b50      	ldr	r3, [pc, #320]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	f003 030c 	and.w	r3, r3, #12
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d017      	beq.n	8001c5c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c2c:	4b4d      	ldr	r3, [pc, #308]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001c34:	2b08      	cmp	r3, #8
 8001c36:	d105      	bne.n	8001c44 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c38:	4b4a      	ldr	r3, [pc, #296]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d00b      	beq.n	8001c5c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c44:	4b47      	ldr	r3, [pc, #284]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c4c:	2b0c      	cmp	r3, #12
 8001c4e:	d11c      	bne.n	8001c8a <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c50:	4b44      	ldr	r3, [pc, #272]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d116      	bne.n	8001c8a <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c5c:	4b41      	ldr	r3, [pc, #260]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 0302 	and.w	r3, r3, #2
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d005      	beq.n	8001c74 <HAL_RCC_OscConfig+0x180>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d001      	beq.n	8001c74 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e18f      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c74:	4b3b      	ldr	r3, [pc, #236]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	691b      	ldr	r3, [r3, #16]
 8001c80:	00db      	lsls	r3, r3, #3
 8001c82:	4938      	ldr	r1, [pc, #224]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001c84:	4313      	orrs	r3, r2
 8001c86:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c88:	e03a      	b.n	8001d00 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d020      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c92:	4b35      	ldr	r3, [pc, #212]	; (8001d68 <HAL_RCC_OscConfig+0x274>)
 8001c94:	2201      	movs	r2, #1
 8001c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c98:	f7ff f974 	bl	8000f84 <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ca0:	f7ff f970 	bl	8000f84 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e170      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb2:	4b2c      	ldr	r3, [pc, #176]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d0f0      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cbe:	4b29      	ldr	r3, [pc, #164]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	691b      	ldr	r3, [r3, #16]
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	4925      	ldr	r1, [pc, #148]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	600b      	str	r3, [r1, #0]
 8001cd2:	e015      	b.n	8001d00 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cd4:	4b24      	ldr	r3, [pc, #144]	; (8001d68 <HAL_RCC_OscConfig+0x274>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cda:	f7ff f953 	bl	8000f84 <HAL_GetTick>
 8001cde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ce0:	e008      	b.n	8001cf4 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ce2:	f7ff f94f 	bl	8000f84 <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d901      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e14f      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf4:	4b1b      	ldr	r3, [pc, #108]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d1f0      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0308 	and.w	r3, r3, #8
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d037      	beq.n	8001d7c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	695b      	ldr	r3, [r3, #20]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d016      	beq.n	8001d42 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d14:	4b15      	ldr	r3, [pc, #84]	; (8001d6c <HAL_RCC_OscConfig+0x278>)
 8001d16:	2201      	movs	r2, #1
 8001d18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d1a:	f7ff f933 	bl	8000f84 <HAL_GetTick>
 8001d1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d20:	e008      	b.n	8001d34 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d22:	f7ff f92f 	bl	8000f84 <HAL_GetTick>
 8001d26:	4602      	mov	r2, r0
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d901      	bls.n	8001d34 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001d30:	2303      	movs	r3, #3
 8001d32:	e12f      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d34:	4b0b      	ldr	r3, [pc, #44]	; (8001d64 <HAL_RCC_OscConfig+0x270>)
 8001d36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d0f0      	beq.n	8001d22 <HAL_RCC_OscConfig+0x22e>
 8001d40:	e01c      	b.n	8001d7c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d42:	4b0a      	ldr	r3, [pc, #40]	; (8001d6c <HAL_RCC_OscConfig+0x278>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d48:	f7ff f91c 	bl	8000f84 <HAL_GetTick>
 8001d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d4e:	e00f      	b.n	8001d70 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d50:	f7ff f918 	bl	8000f84 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d908      	bls.n	8001d70 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e118      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
 8001d62:	bf00      	nop
 8001d64:	40023800 	.word	0x40023800
 8001d68:	42470000 	.word	0x42470000
 8001d6c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d70:	4b8a      	ldr	r3, [pc, #552]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001d72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d1e9      	bne.n	8001d50 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 8097 	beq.w	8001eb8 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d8e:	4b83      	ldr	r3, [pc, #524]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d10f      	bne.n	8001dba <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	4b7f      	ldr	r3, [pc, #508]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	4a7e      	ldr	r2, [pc, #504]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001da4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001da8:	6413      	str	r3, [r2, #64]	; 0x40
 8001daa:	4b7c      	ldr	r3, [pc, #496]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001db6:	2301      	movs	r3, #1
 8001db8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dba:	4b79      	ldr	r3, [pc, #484]	; (8001fa0 <HAL_RCC_OscConfig+0x4ac>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d118      	bne.n	8001df8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dc6:	4b76      	ldr	r3, [pc, #472]	; (8001fa0 <HAL_RCC_OscConfig+0x4ac>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a75      	ldr	r2, [pc, #468]	; (8001fa0 <HAL_RCC_OscConfig+0x4ac>)
 8001dcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dd2:	f7ff f8d7 	bl	8000f84 <HAL_GetTick>
 8001dd6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd8:	e008      	b.n	8001dec <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dda:	f7ff f8d3 	bl	8000f84 <HAL_GetTick>
 8001dde:	4602      	mov	r2, r0
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d901      	bls.n	8001dec <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001de8:	2303      	movs	r3, #3
 8001dea:	e0d3      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dec:	4b6c      	ldr	r3, [pc, #432]	; (8001fa0 <HAL_RCC_OscConfig+0x4ac>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d0f0      	beq.n	8001dda <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d106      	bne.n	8001e0e <HAL_RCC_OscConfig+0x31a>
 8001e00:	4b66      	ldr	r3, [pc, #408]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001e02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e04:	4a65      	ldr	r2, [pc, #404]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001e06:	f043 0301 	orr.w	r3, r3, #1
 8001e0a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e0c:	e01c      	b.n	8001e48 <HAL_RCC_OscConfig+0x354>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	2b05      	cmp	r3, #5
 8001e14:	d10c      	bne.n	8001e30 <HAL_RCC_OscConfig+0x33c>
 8001e16:	4b61      	ldr	r3, [pc, #388]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e1a:	4a60      	ldr	r2, [pc, #384]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001e1c:	f043 0304 	orr.w	r3, r3, #4
 8001e20:	6713      	str	r3, [r2, #112]	; 0x70
 8001e22:	4b5e      	ldr	r3, [pc, #376]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001e24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e26:	4a5d      	ldr	r2, [pc, #372]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6713      	str	r3, [r2, #112]	; 0x70
 8001e2e:	e00b      	b.n	8001e48 <HAL_RCC_OscConfig+0x354>
 8001e30:	4b5a      	ldr	r3, [pc, #360]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e34:	4a59      	ldr	r2, [pc, #356]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001e36:	f023 0301 	bic.w	r3, r3, #1
 8001e3a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e3c:	4b57      	ldr	r3, [pc, #348]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e40:	4a56      	ldr	r2, [pc, #344]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001e42:	f023 0304 	bic.w	r3, r3, #4
 8001e46:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d015      	beq.n	8001e7c <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e50:	f7ff f898 	bl	8000f84 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e56:	e00a      	b.n	8001e6e <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e58:	f7ff f894 	bl	8000f84 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e092      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e6e:	4b4b      	ldr	r3, [pc, #300]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d0ee      	beq.n	8001e58 <HAL_RCC_OscConfig+0x364>
 8001e7a:	e014      	b.n	8001ea6 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e7c:	f7ff f882 	bl	8000f84 <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e82:	e00a      	b.n	8001e9a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e84:	f7ff f87e 	bl	8000f84 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e07c      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e9a:	4b40      	ldr	r3, [pc, #256]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1ee      	bne.n	8001e84 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ea6:	7dfb      	ldrb	r3, [r7, #23]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d105      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eac:	4b3b      	ldr	r3, [pc, #236]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb0:	4a3a      	ldr	r2, [pc, #232]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001eb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eb6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d068      	beq.n	8001f92 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ec0:	4b36      	ldr	r3, [pc, #216]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	f003 030c 	and.w	r3, r3, #12
 8001ec8:	2b08      	cmp	r3, #8
 8001eca:	d060      	beq.n	8001f8e <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d145      	bne.n	8001f60 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ed4:	4b33      	ldr	r3, [pc, #204]	; (8001fa4 <HAL_RCC_OscConfig+0x4b0>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eda:	f7ff f853 	bl	8000f84 <HAL_GetTick>
 8001ede:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ee0:	e008      	b.n	8001ef4 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ee2:	f7ff f84f 	bl	8000f84 <HAL_GetTick>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d901      	bls.n	8001ef4 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	e04f      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ef4:	4b29      	ldr	r3, [pc, #164]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d1f0      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	69da      	ldr	r2, [r3, #28]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a1b      	ldr	r3, [r3, #32]
 8001f08:	431a      	orrs	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f0e:	019b      	lsls	r3, r3, #6
 8001f10:	431a      	orrs	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f16:	085b      	lsrs	r3, r3, #1
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	041b      	lsls	r3, r3, #16
 8001f1c:	431a      	orrs	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f22:	061b      	lsls	r3, r3, #24
 8001f24:	431a      	orrs	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2a:	071b      	lsls	r3, r3, #28
 8001f2c:	491b      	ldr	r1, [pc, #108]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f32:	4b1c      	ldr	r3, [pc, #112]	; (8001fa4 <HAL_RCC_OscConfig+0x4b0>)
 8001f34:	2201      	movs	r2, #1
 8001f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f38:	f7ff f824 	bl	8000f84 <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f40:	f7ff f820 	bl	8000f84 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e020      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f52:	4b12      	ldr	r3, [pc, #72]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d0f0      	beq.n	8001f40 <HAL_RCC_OscConfig+0x44c>
 8001f5e:	e018      	b.n	8001f92 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f60:	4b10      	ldr	r3, [pc, #64]	; (8001fa4 <HAL_RCC_OscConfig+0x4b0>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f66:	f7ff f80d 	bl	8000f84 <HAL_GetTick>
 8001f6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f6c:	e008      	b.n	8001f80 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f6e:	f7ff f809 	bl	8000f84 <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e009      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f80:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <HAL_RCC_OscConfig+0x4a8>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d1f0      	bne.n	8001f6e <HAL_RCC_OscConfig+0x47a>
 8001f8c:	e001      	b.n	8001f92 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e000      	b.n	8001f94 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8001f92:	2300      	movs	r3, #0
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3718      	adds	r7, #24
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40007000 	.word	0x40007000
 8001fa4:	42470060 	.word	0x42470060

08001fa8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e03f      	b.n	800203a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d106      	bne.n	8001fd4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f7fe fe1c 	bl	8000c0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2224      	movs	r2, #36	; 0x24
 8001fd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68da      	ldr	r2, [r3, #12]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f000 f829 	bl	8002044 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	691a      	ldr	r2, [r3, #16]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002000:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	695a      	ldr	r2, [r3, #20]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002010:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	68da      	ldr	r2, [r3, #12]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002020:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2220      	movs	r2, #32
 800202c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2220      	movs	r2, #32
 8002034:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
	...

08002044 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002048:	b085      	sub	sp, #20
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	691b      	ldr	r3, [r3, #16]
 8002054:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	68da      	ldr	r2, [r3, #12]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	430a      	orrs	r2, r1
 8002062:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689a      	ldr	r2, [r3, #8]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	431a      	orrs	r2, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	695b      	ldr	r3, [r3, #20]
 8002072:	431a      	orrs	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	69db      	ldr	r3, [r3, #28]
 8002078:	4313      	orrs	r3, r2
 800207a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002086:	f023 030c 	bic.w	r3, r3, #12
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	6812      	ldr	r2, [r2, #0]
 800208e:	68f9      	ldr	r1, [r7, #12]
 8002090:	430b      	orrs	r3, r1
 8002092:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	699a      	ldr	r2, [r3, #24]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	430a      	orrs	r2, r1
 80020a8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	69db      	ldr	r3, [r3, #28]
 80020ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020b2:	f040 818b 	bne.w	80023cc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4ac1      	ldr	r2, [pc, #772]	; (80023c0 <UART_SetConfig+0x37c>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d005      	beq.n	80020cc <UART_SetConfig+0x88>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4abf      	ldr	r2, [pc, #764]	; (80023c4 <UART_SetConfig+0x380>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	f040 80bd 	bne.w	8002246 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80020cc:	f7ff fbac 	bl	8001828 <HAL_RCC_GetPCLK2Freq>
 80020d0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	461d      	mov	r5, r3
 80020d6:	f04f 0600 	mov.w	r6, #0
 80020da:	46a8      	mov	r8, r5
 80020dc:	46b1      	mov	r9, r6
 80020de:	eb18 0308 	adds.w	r3, r8, r8
 80020e2:	eb49 0409 	adc.w	r4, r9, r9
 80020e6:	4698      	mov	r8, r3
 80020e8:	46a1      	mov	r9, r4
 80020ea:	eb18 0805 	adds.w	r8, r8, r5
 80020ee:	eb49 0906 	adc.w	r9, r9, r6
 80020f2:	f04f 0100 	mov.w	r1, #0
 80020f6:	f04f 0200 	mov.w	r2, #0
 80020fa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80020fe:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002102:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002106:	4688      	mov	r8, r1
 8002108:	4691      	mov	r9, r2
 800210a:	eb18 0005 	adds.w	r0, r8, r5
 800210e:	eb49 0106 	adc.w	r1, r9, r6
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	461d      	mov	r5, r3
 8002118:	f04f 0600 	mov.w	r6, #0
 800211c:	196b      	adds	r3, r5, r5
 800211e:	eb46 0406 	adc.w	r4, r6, r6
 8002122:	461a      	mov	r2, r3
 8002124:	4623      	mov	r3, r4
 8002126:	f7fe f8c3 	bl	80002b0 <__aeabi_uldivmod>
 800212a:	4603      	mov	r3, r0
 800212c:	460c      	mov	r4, r1
 800212e:	461a      	mov	r2, r3
 8002130:	4ba5      	ldr	r3, [pc, #660]	; (80023c8 <UART_SetConfig+0x384>)
 8002132:	fba3 2302 	umull	r2, r3, r3, r2
 8002136:	095b      	lsrs	r3, r3, #5
 8002138:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	461d      	mov	r5, r3
 8002140:	f04f 0600 	mov.w	r6, #0
 8002144:	46a9      	mov	r9, r5
 8002146:	46b2      	mov	sl, r6
 8002148:	eb19 0309 	adds.w	r3, r9, r9
 800214c:	eb4a 040a 	adc.w	r4, sl, sl
 8002150:	4699      	mov	r9, r3
 8002152:	46a2      	mov	sl, r4
 8002154:	eb19 0905 	adds.w	r9, r9, r5
 8002158:	eb4a 0a06 	adc.w	sl, sl, r6
 800215c:	f04f 0100 	mov.w	r1, #0
 8002160:	f04f 0200 	mov.w	r2, #0
 8002164:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002168:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800216c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002170:	4689      	mov	r9, r1
 8002172:	4692      	mov	sl, r2
 8002174:	eb19 0005 	adds.w	r0, r9, r5
 8002178:	eb4a 0106 	adc.w	r1, sl, r6
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	461d      	mov	r5, r3
 8002182:	f04f 0600 	mov.w	r6, #0
 8002186:	196b      	adds	r3, r5, r5
 8002188:	eb46 0406 	adc.w	r4, r6, r6
 800218c:	461a      	mov	r2, r3
 800218e:	4623      	mov	r3, r4
 8002190:	f7fe f88e 	bl	80002b0 <__aeabi_uldivmod>
 8002194:	4603      	mov	r3, r0
 8002196:	460c      	mov	r4, r1
 8002198:	461a      	mov	r2, r3
 800219a:	4b8b      	ldr	r3, [pc, #556]	; (80023c8 <UART_SetConfig+0x384>)
 800219c:	fba3 1302 	umull	r1, r3, r3, r2
 80021a0:	095b      	lsrs	r3, r3, #5
 80021a2:	2164      	movs	r1, #100	; 0x64
 80021a4:	fb01 f303 	mul.w	r3, r1, r3
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	3332      	adds	r3, #50	; 0x32
 80021ae:	4a86      	ldr	r2, [pc, #536]	; (80023c8 <UART_SetConfig+0x384>)
 80021b0:	fba2 2303 	umull	r2, r3, r2, r3
 80021b4:	095b      	lsrs	r3, r3, #5
 80021b6:	005b      	lsls	r3, r3, #1
 80021b8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80021bc:	4498      	add	r8, r3
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	461d      	mov	r5, r3
 80021c2:	f04f 0600 	mov.w	r6, #0
 80021c6:	46a9      	mov	r9, r5
 80021c8:	46b2      	mov	sl, r6
 80021ca:	eb19 0309 	adds.w	r3, r9, r9
 80021ce:	eb4a 040a 	adc.w	r4, sl, sl
 80021d2:	4699      	mov	r9, r3
 80021d4:	46a2      	mov	sl, r4
 80021d6:	eb19 0905 	adds.w	r9, r9, r5
 80021da:	eb4a 0a06 	adc.w	sl, sl, r6
 80021de:	f04f 0100 	mov.w	r1, #0
 80021e2:	f04f 0200 	mov.w	r2, #0
 80021e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80021ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80021f2:	4689      	mov	r9, r1
 80021f4:	4692      	mov	sl, r2
 80021f6:	eb19 0005 	adds.w	r0, r9, r5
 80021fa:	eb4a 0106 	adc.w	r1, sl, r6
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	461d      	mov	r5, r3
 8002204:	f04f 0600 	mov.w	r6, #0
 8002208:	196b      	adds	r3, r5, r5
 800220a:	eb46 0406 	adc.w	r4, r6, r6
 800220e:	461a      	mov	r2, r3
 8002210:	4623      	mov	r3, r4
 8002212:	f7fe f84d 	bl	80002b0 <__aeabi_uldivmod>
 8002216:	4603      	mov	r3, r0
 8002218:	460c      	mov	r4, r1
 800221a:	461a      	mov	r2, r3
 800221c:	4b6a      	ldr	r3, [pc, #424]	; (80023c8 <UART_SetConfig+0x384>)
 800221e:	fba3 1302 	umull	r1, r3, r3, r2
 8002222:	095b      	lsrs	r3, r3, #5
 8002224:	2164      	movs	r1, #100	; 0x64
 8002226:	fb01 f303 	mul.w	r3, r1, r3
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	00db      	lsls	r3, r3, #3
 800222e:	3332      	adds	r3, #50	; 0x32
 8002230:	4a65      	ldr	r2, [pc, #404]	; (80023c8 <UART_SetConfig+0x384>)
 8002232:	fba2 2303 	umull	r2, r3, r2, r3
 8002236:	095b      	lsrs	r3, r3, #5
 8002238:	f003 0207 	and.w	r2, r3, #7
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4442      	add	r2, r8
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	e26f      	b.n	8002726 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002246:	f7ff fadb 	bl	8001800 <HAL_RCC_GetPCLK1Freq>
 800224a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	461d      	mov	r5, r3
 8002250:	f04f 0600 	mov.w	r6, #0
 8002254:	46a8      	mov	r8, r5
 8002256:	46b1      	mov	r9, r6
 8002258:	eb18 0308 	adds.w	r3, r8, r8
 800225c:	eb49 0409 	adc.w	r4, r9, r9
 8002260:	4698      	mov	r8, r3
 8002262:	46a1      	mov	r9, r4
 8002264:	eb18 0805 	adds.w	r8, r8, r5
 8002268:	eb49 0906 	adc.w	r9, r9, r6
 800226c:	f04f 0100 	mov.w	r1, #0
 8002270:	f04f 0200 	mov.w	r2, #0
 8002274:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002278:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800227c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002280:	4688      	mov	r8, r1
 8002282:	4691      	mov	r9, r2
 8002284:	eb18 0005 	adds.w	r0, r8, r5
 8002288:	eb49 0106 	adc.w	r1, r9, r6
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	461d      	mov	r5, r3
 8002292:	f04f 0600 	mov.w	r6, #0
 8002296:	196b      	adds	r3, r5, r5
 8002298:	eb46 0406 	adc.w	r4, r6, r6
 800229c:	461a      	mov	r2, r3
 800229e:	4623      	mov	r3, r4
 80022a0:	f7fe f806 	bl	80002b0 <__aeabi_uldivmod>
 80022a4:	4603      	mov	r3, r0
 80022a6:	460c      	mov	r4, r1
 80022a8:	461a      	mov	r2, r3
 80022aa:	4b47      	ldr	r3, [pc, #284]	; (80023c8 <UART_SetConfig+0x384>)
 80022ac:	fba3 2302 	umull	r2, r3, r3, r2
 80022b0:	095b      	lsrs	r3, r3, #5
 80022b2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	461d      	mov	r5, r3
 80022ba:	f04f 0600 	mov.w	r6, #0
 80022be:	46a9      	mov	r9, r5
 80022c0:	46b2      	mov	sl, r6
 80022c2:	eb19 0309 	adds.w	r3, r9, r9
 80022c6:	eb4a 040a 	adc.w	r4, sl, sl
 80022ca:	4699      	mov	r9, r3
 80022cc:	46a2      	mov	sl, r4
 80022ce:	eb19 0905 	adds.w	r9, r9, r5
 80022d2:	eb4a 0a06 	adc.w	sl, sl, r6
 80022d6:	f04f 0100 	mov.w	r1, #0
 80022da:	f04f 0200 	mov.w	r2, #0
 80022de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80022e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80022e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80022ea:	4689      	mov	r9, r1
 80022ec:	4692      	mov	sl, r2
 80022ee:	eb19 0005 	adds.w	r0, r9, r5
 80022f2:	eb4a 0106 	adc.w	r1, sl, r6
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	461d      	mov	r5, r3
 80022fc:	f04f 0600 	mov.w	r6, #0
 8002300:	196b      	adds	r3, r5, r5
 8002302:	eb46 0406 	adc.w	r4, r6, r6
 8002306:	461a      	mov	r2, r3
 8002308:	4623      	mov	r3, r4
 800230a:	f7fd ffd1 	bl	80002b0 <__aeabi_uldivmod>
 800230e:	4603      	mov	r3, r0
 8002310:	460c      	mov	r4, r1
 8002312:	461a      	mov	r2, r3
 8002314:	4b2c      	ldr	r3, [pc, #176]	; (80023c8 <UART_SetConfig+0x384>)
 8002316:	fba3 1302 	umull	r1, r3, r3, r2
 800231a:	095b      	lsrs	r3, r3, #5
 800231c:	2164      	movs	r1, #100	; 0x64
 800231e:	fb01 f303 	mul.w	r3, r1, r3
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	3332      	adds	r3, #50	; 0x32
 8002328:	4a27      	ldr	r2, [pc, #156]	; (80023c8 <UART_SetConfig+0x384>)
 800232a:	fba2 2303 	umull	r2, r3, r2, r3
 800232e:	095b      	lsrs	r3, r3, #5
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002336:	4498      	add	r8, r3
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	461d      	mov	r5, r3
 800233c:	f04f 0600 	mov.w	r6, #0
 8002340:	46a9      	mov	r9, r5
 8002342:	46b2      	mov	sl, r6
 8002344:	eb19 0309 	adds.w	r3, r9, r9
 8002348:	eb4a 040a 	adc.w	r4, sl, sl
 800234c:	4699      	mov	r9, r3
 800234e:	46a2      	mov	sl, r4
 8002350:	eb19 0905 	adds.w	r9, r9, r5
 8002354:	eb4a 0a06 	adc.w	sl, sl, r6
 8002358:	f04f 0100 	mov.w	r1, #0
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002364:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002368:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800236c:	4689      	mov	r9, r1
 800236e:	4692      	mov	sl, r2
 8002370:	eb19 0005 	adds.w	r0, r9, r5
 8002374:	eb4a 0106 	adc.w	r1, sl, r6
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	461d      	mov	r5, r3
 800237e:	f04f 0600 	mov.w	r6, #0
 8002382:	196b      	adds	r3, r5, r5
 8002384:	eb46 0406 	adc.w	r4, r6, r6
 8002388:	461a      	mov	r2, r3
 800238a:	4623      	mov	r3, r4
 800238c:	f7fd ff90 	bl	80002b0 <__aeabi_uldivmod>
 8002390:	4603      	mov	r3, r0
 8002392:	460c      	mov	r4, r1
 8002394:	461a      	mov	r2, r3
 8002396:	4b0c      	ldr	r3, [pc, #48]	; (80023c8 <UART_SetConfig+0x384>)
 8002398:	fba3 1302 	umull	r1, r3, r3, r2
 800239c:	095b      	lsrs	r3, r3, #5
 800239e:	2164      	movs	r1, #100	; 0x64
 80023a0:	fb01 f303 	mul.w	r3, r1, r3
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	3332      	adds	r3, #50	; 0x32
 80023aa:	4a07      	ldr	r2, [pc, #28]	; (80023c8 <UART_SetConfig+0x384>)
 80023ac:	fba2 2303 	umull	r2, r3, r2, r3
 80023b0:	095b      	lsrs	r3, r3, #5
 80023b2:	f003 0207 	and.w	r2, r3, #7
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4442      	add	r2, r8
 80023bc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80023be:	e1b2      	b.n	8002726 <UART_SetConfig+0x6e2>
 80023c0:	40011000 	.word	0x40011000
 80023c4:	40011400 	.word	0x40011400
 80023c8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4ad7      	ldr	r2, [pc, #860]	; (8002730 <UART_SetConfig+0x6ec>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d005      	beq.n	80023e2 <UART_SetConfig+0x39e>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4ad6      	ldr	r2, [pc, #856]	; (8002734 <UART_SetConfig+0x6f0>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	f040 80d1 	bne.w	8002584 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80023e2:	f7ff fa21 	bl	8001828 <HAL_RCC_GetPCLK2Freq>
 80023e6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	469a      	mov	sl, r3
 80023ec:	f04f 0b00 	mov.w	fp, #0
 80023f0:	46d0      	mov	r8, sl
 80023f2:	46d9      	mov	r9, fp
 80023f4:	eb18 0308 	adds.w	r3, r8, r8
 80023f8:	eb49 0409 	adc.w	r4, r9, r9
 80023fc:	4698      	mov	r8, r3
 80023fe:	46a1      	mov	r9, r4
 8002400:	eb18 080a 	adds.w	r8, r8, sl
 8002404:	eb49 090b 	adc.w	r9, r9, fp
 8002408:	f04f 0100 	mov.w	r1, #0
 800240c:	f04f 0200 	mov.w	r2, #0
 8002410:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002414:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002418:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800241c:	4688      	mov	r8, r1
 800241e:	4691      	mov	r9, r2
 8002420:	eb1a 0508 	adds.w	r5, sl, r8
 8002424:	eb4b 0609 	adc.w	r6, fp, r9
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	4619      	mov	r1, r3
 800242e:	f04f 0200 	mov.w	r2, #0
 8002432:	f04f 0300 	mov.w	r3, #0
 8002436:	f04f 0400 	mov.w	r4, #0
 800243a:	0094      	lsls	r4, r2, #2
 800243c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002440:	008b      	lsls	r3, r1, #2
 8002442:	461a      	mov	r2, r3
 8002444:	4623      	mov	r3, r4
 8002446:	4628      	mov	r0, r5
 8002448:	4631      	mov	r1, r6
 800244a:	f7fd ff31 	bl	80002b0 <__aeabi_uldivmod>
 800244e:	4603      	mov	r3, r0
 8002450:	460c      	mov	r4, r1
 8002452:	461a      	mov	r2, r3
 8002454:	4bb8      	ldr	r3, [pc, #736]	; (8002738 <UART_SetConfig+0x6f4>)
 8002456:	fba3 2302 	umull	r2, r3, r3, r2
 800245a:	095b      	lsrs	r3, r3, #5
 800245c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	469b      	mov	fp, r3
 8002464:	f04f 0c00 	mov.w	ip, #0
 8002468:	46d9      	mov	r9, fp
 800246a:	46e2      	mov	sl, ip
 800246c:	eb19 0309 	adds.w	r3, r9, r9
 8002470:	eb4a 040a 	adc.w	r4, sl, sl
 8002474:	4699      	mov	r9, r3
 8002476:	46a2      	mov	sl, r4
 8002478:	eb19 090b 	adds.w	r9, r9, fp
 800247c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002480:	f04f 0100 	mov.w	r1, #0
 8002484:	f04f 0200 	mov.w	r2, #0
 8002488:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800248c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002490:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002494:	4689      	mov	r9, r1
 8002496:	4692      	mov	sl, r2
 8002498:	eb1b 0509 	adds.w	r5, fp, r9
 800249c:	eb4c 060a 	adc.w	r6, ip, sl
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	4619      	mov	r1, r3
 80024a6:	f04f 0200 	mov.w	r2, #0
 80024aa:	f04f 0300 	mov.w	r3, #0
 80024ae:	f04f 0400 	mov.w	r4, #0
 80024b2:	0094      	lsls	r4, r2, #2
 80024b4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80024b8:	008b      	lsls	r3, r1, #2
 80024ba:	461a      	mov	r2, r3
 80024bc:	4623      	mov	r3, r4
 80024be:	4628      	mov	r0, r5
 80024c0:	4631      	mov	r1, r6
 80024c2:	f7fd fef5 	bl	80002b0 <__aeabi_uldivmod>
 80024c6:	4603      	mov	r3, r0
 80024c8:	460c      	mov	r4, r1
 80024ca:	461a      	mov	r2, r3
 80024cc:	4b9a      	ldr	r3, [pc, #616]	; (8002738 <UART_SetConfig+0x6f4>)
 80024ce:	fba3 1302 	umull	r1, r3, r3, r2
 80024d2:	095b      	lsrs	r3, r3, #5
 80024d4:	2164      	movs	r1, #100	; 0x64
 80024d6:	fb01 f303 	mul.w	r3, r1, r3
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	011b      	lsls	r3, r3, #4
 80024de:	3332      	adds	r3, #50	; 0x32
 80024e0:	4a95      	ldr	r2, [pc, #596]	; (8002738 <UART_SetConfig+0x6f4>)
 80024e2:	fba2 2303 	umull	r2, r3, r2, r3
 80024e6:	095b      	lsrs	r3, r3, #5
 80024e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024ec:	4498      	add	r8, r3
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	469b      	mov	fp, r3
 80024f2:	f04f 0c00 	mov.w	ip, #0
 80024f6:	46d9      	mov	r9, fp
 80024f8:	46e2      	mov	sl, ip
 80024fa:	eb19 0309 	adds.w	r3, r9, r9
 80024fe:	eb4a 040a 	adc.w	r4, sl, sl
 8002502:	4699      	mov	r9, r3
 8002504:	46a2      	mov	sl, r4
 8002506:	eb19 090b 	adds.w	r9, r9, fp
 800250a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800250e:	f04f 0100 	mov.w	r1, #0
 8002512:	f04f 0200 	mov.w	r2, #0
 8002516:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800251a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800251e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002522:	4689      	mov	r9, r1
 8002524:	4692      	mov	sl, r2
 8002526:	eb1b 0509 	adds.w	r5, fp, r9
 800252a:	eb4c 060a 	adc.w	r6, ip, sl
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	4619      	mov	r1, r3
 8002534:	f04f 0200 	mov.w	r2, #0
 8002538:	f04f 0300 	mov.w	r3, #0
 800253c:	f04f 0400 	mov.w	r4, #0
 8002540:	0094      	lsls	r4, r2, #2
 8002542:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002546:	008b      	lsls	r3, r1, #2
 8002548:	461a      	mov	r2, r3
 800254a:	4623      	mov	r3, r4
 800254c:	4628      	mov	r0, r5
 800254e:	4631      	mov	r1, r6
 8002550:	f7fd feae 	bl	80002b0 <__aeabi_uldivmod>
 8002554:	4603      	mov	r3, r0
 8002556:	460c      	mov	r4, r1
 8002558:	461a      	mov	r2, r3
 800255a:	4b77      	ldr	r3, [pc, #476]	; (8002738 <UART_SetConfig+0x6f4>)
 800255c:	fba3 1302 	umull	r1, r3, r3, r2
 8002560:	095b      	lsrs	r3, r3, #5
 8002562:	2164      	movs	r1, #100	; 0x64
 8002564:	fb01 f303 	mul.w	r3, r1, r3
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	011b      	lsls	r3, r3, #4
 800256c:	3332      	adds	r3, #50	; 0x32
 800256e:	4a72      	ldr	r2, [pc, #456]	; (8002738 <UART_SetConfig+0x6f4>)
 8002570:	fba2 2303 	umull	r2, r3, r2, r3
 8002574:	095b      	lsrs	r3, r3, #5
 8002576:	f003 020f 	and.w	r2, r3, #15
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4442      	add	r2, r8
 8002580:	609a      	str	r2, [r3, #8]
 8002582:	e0d0      	b.n	8002726 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002584:	f7ff f93c 	bl	8001800 <HAL_RCC_GetPCLK1Freq>
 8002588:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	469a      	mov	sl, r3
 800258e:	f04f 0b00 	mov.w	fp, #0
 8002592:	46d0      	mov	r8, sl
 8002594:	46d9      	mov	r9, fp
 8002596:	eb18 0308 	adds.w	r3, r8, r8
 800259a:	eb49 0409 	adc.w	r4, r9, r9
 800259e:	4698      	mov	r8, r3
 80025a0:	46a1      	mov	r9, r4
 80025a2:	eb18 080a 	adds.w	r8, r8, sl
 80025a6:	eb49 090b 	adc.w	r9, r9, fp
 80025aa:	f04f 0100 	mov.w	r1, #0
 80025ae:	f04f 0200 	mov.w	r2, #0
 80025b2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80025b6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80025ba:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80025be:	4688      	mov	r8, r1
 80025c0:	4691      	mov	r9, r2
 80025c2:	eb1a 0508 	adds.w	r5, sl, r8
 80025c6:	eb4b 0609 	adc.w	r6, fp, r9
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	4619      	mov	r1, r3
 80025d0:	f04f 0200 	mov.w	r2, #0
 80025d4:	f04f 0300 	mov.w	r3, #0
 80025d8:	f04f 0400 	mov.w	r4, #0
 80025dc:	0094      	lsls	r4, r2, #2
 80025de:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80025e2:	008b      	lsls	r3, r1, #2
 80025e4:	461a      	mov	r2, r3
 80025e6:	4623      	mov	r3, r4
 80025e8:	4628      	mov	r0, r5
 80025ea:	4631      	mov	r1, r6
 80025ec:	f7fd fe60 	bl	80002b0 <__aeabi_uldivmod>
 80025f0:	4603      	mov	r3, r0
 80025f2:	460c      	mov	r4, r1
 80025f4:	461a      	mov	r2, r3
 80025f6:	4b50      	ldr	r3, [pc, #320]	; (8002738 <UART_SetConfig+0x6f4>)
 80025f8:	fba3 2302 	umull	r2, r3, r3, r2
 80025fc:	095b      	lsrs	r3, r3, #5
 80025fe:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	469b      	mov	fp, r3
 8002606:	f04f 0c00 	mov.w	ip, #0
 800260a:	46d9      	mov	r9, fp
 800260c:	46e2      	mov	sl, ip
 800260e:	eb19 0309 	adds.w	r3, r9, r9
 8002612:	eb4a 040a 	adc.w	r4, sl, sl
 8002616:	4699      	mov	r9, r3
 8002618:	46a2      	mov	sl, r4
 800261a:	eb19 090b 	adds.w	r9, r9, fp
 800261e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002622:	f04f 0100 	mov.w	r1, #0
 8002626:	f04f 0200 	mov.w	r2, #0
 800262a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800262e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002632:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002636:	4689      	mov	r9, r1
 8002638:	4692      	mov	sl, r2
 800263a:	eb1b 0509 	adds.w	r5, fp, r9
 800263e:	eb4c 060a 	adc.w	r6, ip, sl
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	4619      	mov	r1, r3
 8002648:	f04f 0200 	mov.w	r2, #0
 800264c:	f04f 0300 	mov.w	r3, #0
 8002650:	f04f 0400 	mov.w	r4, #0
 8002654:	0094      	lsls	r4, r2, #2
 8002656:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800265a:	008b      	lsls	r3, r1, #2
 800265c:	461a      	mov	r2, r3
 800265e:	4623      	mov	r3, r4
 8002660:	4628      	mov	r0, r5
 8002662:	4631      	mov	r1, r6
 8002664:	f7fd fe24 	bl	80002b0 <__aeabi_uldivmod>
 8002668:	4603      	mov	r3, r0
 800266a:	460c      	mov	r4, r1
 800266c:	461a      	mov	r2, r3
 800266e:	4b32      	ldr	r3, [pc, #200]	; (8002738 <UART_SetConfig+0x6f4>)
 8002670:	fba3 1302 	umull	r1, r3, r3, r2
 8002674:	095b      	lsrs	r3, r3, #5
 8002676:	2164      	movs	r1, #100	; 0x64
 8002678:	fb01 f303 	mul.w	r3, r1, r3
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	011b      	lsls	r3, r3, #4
 8002680:	3332      	adds	r3, #50	; 0x32
 8002682:	4a2d      	ldr	r2, [pc, #180]	; (8002738 <UART_SetConfig+0x6f4>)
 8002684:	fba2 2303 	umull	r2, r3, r2, r3
 8002688:	095b      	lsrs	r3, r3, #5
 800268a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800268e:	4498      	add	r8, r3
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	469b      	mov	fp, r3
 8002694:	f04f 0c00 	mov.w	ip, #0
 8002698:	46d9      	mov	r9, fp
 800269a:	46e2      	mov	sl, ip
 800269c:	eb19 0309 	adds.w	r3, r9, r9
 80026a0:	eb4a 040a 	adc.w	r4, sl, sl
 80026a4:	4699      	mov	r9, r3
 80026a6:	46a2      	mov	sl, r4
 80026a8:	eb19 090b 	adds.w	r9, r9, fp
 80026ac:	eb4a 0a0c 	adc.w	sl, sl, ip
 80026b0:	f04f 0100 	mov.w	r1, #0
 80026b4:	f04f 0200 	mov.w	r2, #0
 80026b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80026bc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80026c0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80026c4:	4689      	mov	r9, r1
 80026c6:	4692      	mov	sl, r2
 80026c8:	eb1b 0509 	adds.w	r5, fp, r9
 80026cc:	eb4c 060a 	adc.w	r6, ip, sl
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	4619      	mov	r1, r3
 80026d6:	f04f 0200 	mov.w	r2, #0
 80026da:	f04f 0300 	mov.w	r3, #0
 80026de:	f04f 0400 	mov.w	r4, #0
 80026e2:	0094      	lsls	r4, r2, #2
 80026e4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80026e8:	008b      	lsls	r3, r1, #2
 80026ea:	461a      	mov	r2, r3
 80026ec:	4623      	mov	r3, r4
 80026ee:	4628      	mov	r0, r5
 80026f0:	4631      	mov	r1, r6
 80026f2:	f7fd fddd 	bl	80002b0 <__aeabi_uldivmod>
 80026f6:	4603      	mov	r3, r0
 80026f8:	460c      	mov	r4, r1
 80026fa:	461a      	mov	r2, r3
 80026fc:	4b0e      	ldr	r3, [pc, #56]	; (8002738 <UART_SetConfig+0x6f4>)
 80026fe:	fba3 1302 	umull	r1, r3, r3, r2
 8002702:	095b      	lsrs	r3, r3, #5
 8002704:	2164      	movs	r1, #100	; 0x64
 8002706:	fb01 f303 	mul.w	r3, r1, r3
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	011b      	lsls	r3, r3, #4
 800270e:	3332      	adds	r3, #50	; 0x32
 8002710:	4a09      	ldr	r2, [pc, #36]	; (8002738 <UART_SetConfig+0x6f4>)
 8002712:	fba2 2303 	umull	r2, r3, r2, r3
 8002716:	095b      	lsrs	r3, r3, #5
 8002718:	f003 020f 	and.w	r2, r3, #15
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4442      	add	r2, r8
 8002722:	609a      	str	r2, [r3, #8]
}
 8002724:	e7ff      	b.n	8002726 <UART_SetConfig+0x6e2>
 8002726:	bf00      	nop
 8002728:	3714      	adds	r7, #20
 800272a:	46bd      	mov	sp, r7
 800272c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002730:	40011000 	.word	0x40011000
 8002734:	40011400 	.word	0x40011400
 8002738:	51eb851f 	.word	0x51eb851f

0800273c <__errno>:
 800273c:	4b01      	ldr	r3, [pc, #4]	; (8002744 <__errno+0x8>)
 800273e:	6818      	ldr	r0, [r3, #0]
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	20000034 	.word	0x20000034

08002748 <__libc_init_array>:
 8002748:	b570      	push	{r4, r5, r6, lr}
 800274a:	4e0d      	ldr	r6, [pc, #52]	; (8002780 <__libc_init_array+0x38>)
 800274c:	4c0d      	ldr	r4, [pc, #52]	; (8002784 <__libc_init_array+0x3c>)
 800274e:	1ba4      	subs	r4, r4, r6
 8002750:	10a4      	asrs	r4, r4, #2
 8002752:	2500      	movs	r5, #0
 8002754:	42a5      	cmp	r5, r4
 8002756:	d109      	bne.n	800276c <__libc_init_array+0x24>
 8002758:	4e0b      	ldr	r6, [pc, #44]	; (8002788 <__libc_init_array+0x40>)
 800275a:	4c0c      	ldr	r4, [pc, #48]	; (800278c <__libc_init_array+0x44>)
 800275c:	f000 ff04 	bl	8003568 <_init>
 8002760:	1ba4      	subs	r4, r4, r6
 8002762:	10a4      	asrs	r4, r4, #2
 8002764:	2500      	movs	r5, #0
 8002766:	42a5      	cmp	r5, r4
 8002768:	d105      	bne.n	8002776 <__libc_init_array+0x2e>
 800276a:	bd70      	pop	{r4, r5, r6, pc}
 800276c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002770:	4798      	blx	r3
 8002772:	3501      	adds	r5, #1
 8002774:	e7ee      	b.n	8002754 <__libc_init_array+0xc>
 8002776:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800277a:	4798      	blx	r3
 800277c:	3501      	adds	r5, #1
 800277e:	e7f2      	b.n	8002766 <__libc_init_array+0x1e>
 8002780:	08003658 	.word	0x08003658
 8002784:	08003658 	.word	0x08003658
 8002788:	08003658 	.word	0x08003658
 800278c:	0800365c 	.word	0x0800365c

08002790 <memset>:
 8002790:	4402      	add	r2, r0
 8002792:	4603      	mov	r3, r0
 8002794:	4293      	cmp	r3, r2
 8002796:	d100      	bne.n	800279a <memset+0xa>
 8002798:	4770      	bx	lr
 800279a:	f803 1b01 	strb.w	r1, [r3], #1
 800279e:	e7f9      	b.n	8002794 <memset+0x4>

080027a0 <iprintf>:
 80027a0:	b40f      	push	{r0, r1, r2, r3}
 80027a2:	4b0a      	ldr	r3, [pc, #40]	; (80027cc <iprintf+0x2c>)
 80027a4:	b513      	push	{r0, r1, r4, lr}
 80027a6:	681c      	ldr	r4, [r3, #0]
 80027a8:	b124      	cbz	r4, 80027b4 <iprintf+0x14>
 80027aa:	69a3      	ldr	r3, [r4, #24]
 80027ac:	b913      	cbnz	r3, 80027b4 <iprintf+0x14>
 80027ae:	4620      	mov	r0, r4
 80027b0:	f000 f84e 	bl	8002850 <__sinit>
 80027b4:	ab05      	add	r3, sp, #20
 80027b6:	9a04      	ldr	r2, [sp, #16]
 80027b8:	68a1      	ldr	r1, [r4, #8]
 80027ba:	9301      	str	r3, [sp, #4]
 80027bc:	4620      	mov	r0, r4
 80027be:	f000 f955 	bl	8002a6c <_vfiprintf_r>
 80027c2:	b002      	add	sp, #8
 80027c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027c8:	b004      	add	sp, #16
 80027ca:	4770      	bx	lr
 80027cc:	20000034 	.word	0x20000034

080027d0 <std>:
 80027d0:	2300      	movs	r3, #0
 80027d2:	b510      	push	{r4, lr}
 80027d4:	4604      	mov	r4, r0
 80027d6:	e9c0 3300 	strd	r3, r3, [r0]
 80027da:	6083      	str	r3, [r0, #8]
 80027dc:	8181      	strh	r1, [r0, #12]
 80027de:	6643      	str	r3, [r0, #100]	; 0x64
 80027e0:	81c2      	strh	r2, [r0, #14]
 80027e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80027e6:	6183      	str	r3, [r0, #24]
 80027e8:	4619      	mov	r1, r3
 80027ea:	2208      	movs	r2, #8
 80027ec:	305c      	adds	r0, #92	; 0x5c
 80027ee:	f7ff ffcf 	bl	8002790 <memset>
 80027f2:	4b05      	ldr	r3, [pc, #20]	; (8002808 <std+0x38>)
 80027f4:	6263      	str	r3, [r4, #36]	; 0x24
 80027f6:	4b05      	ldr	r3, [pc, #20]	; (800280c <std+0x3c>)
 80027f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80027fa:	4b05      	ldr	r3, [pc, #20]	; (8002810 <std+0x40>)
 80027fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80027fe:	4b05      	ldr	r3, [pc, #20]	; (8002814 <std+0x44>)
 8002800:	6224      	str	r4, [r4, #32]
 8002802:	6323      	str	r3, [r4, #48]	; 0x30
 8002804:	bd10      	pop	{r4, pc}
 8002806:	bf00      	nop
 8002808:	08002fc9 	.word	0x08002fc9
 800280c:	08002feb 	.word	0x08002feb
 8002810:	08003023 	.word	0x08003023
 8002814:	08003047 	.word	0x08003047

08002818 <_cleanup_r>:
 8002818:	4901      	ldr	r1, [pc, #4]	; (8002820 <_cleanup_r+0x8>)
 800281a:	f000 b885 	b.w	8002928 <_fwalk_reent>
 800281e:	bf00      	nop
 8002820:	08003321 	.word	0x08003321

08002824 <__sfmoreglue>:
 8002824:	b570      	push	{r4, r5, r6, lr}
 8002826:	1e4a      	subs	r2, r1, #1
 8002828:	2568      	movs	r5, #104	; 0x68
 800282a:	4355      	muls	r5, r2
 800282c:	460e      	mov	r6, r1
 800282e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002832:	f000 f897 	bl	8002964 <_malloc_r>
 8002836:	4604      	mov	r4, r0
 8002838:	b140      	cbz	r0, 800284c <__sfmoreglue+0x28>
 800283a:	2100      	movs	r1, #0
 800283c:	e9c0 1600 	strd	r1, r6, [r0]
 8002840:	300c      	adds	r0, #12
 8002842:	60a0      	str	r0, [r4, #8]
 8002844:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002848:	f7ff ffa2 	bl	8002790 <memset>
 800284c:	4620      	mov	r0, r4
 800284e:	bd70      	pop	{r4, r5, r6, pc}

08002850 <__sinit>:
 8002850:	6983      	ldr	r3, [r0, #24]
 8002852:	b510      	push	{r4, lr}
 8002854:	4604      	mov	r4, r0
 8002856:	bb33      	cbnz	r3, 80028a6 <__sinit+0x56>
 8002858:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800285c:	6503      	str	r3, [r0, #80]	; 0x50
 800285e:	4b12      	ldr	r3, [pc, #72]	; (80028a8 <__sinit+0x58>)
 8002860:	4a12      	ldr	r2, [pc, #72]	; (80028ac <__sinit+0x5c>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	6282      	str	r2, [r0, #40]	; 0x28
 8002866:	4298      	cmp	r0, r3
 8002868:	bf04      	itt	eq
 800286a:	2301      	moveq	r3, #1
 800286c:	6183      	streq	r3, [r0, #24]
 800286e:	f000 f81f 	bl	80028b0 <__sfp>
 8002872:	6060      	str	r0, [r4, #4]
 8002874:	4620      	mov	r0, r4
 8002876:	f000 f81b 	bl	80028b0 <__sfp>
 800287a:	60a0      	str	r0, [r4, #8]
 800287c:	4620      	mov	r0, r4
 800287e:	f000 f817 	bl	80028b0 <__sfp>
 8002882:	2200      	movs	r2, #0
 8002884:	60e0      	str	r0, [r4, #12]
 8002886:	2104      	movs	r1, #4
 8002888:	6860      	ldr	r0, [r4, #4]
 800288a:	f7ff ffa1 	bl	80027d0 <std>
 800288e:	2201      	movs	r2, #1
 8002890:	2109      	movs	r1, #9
 8002892:	68a0      	ldr	r0, [r4, #8]
 8002894:	f7ff ff9c 	bl	80027d0 <std>
 8002898:	2202      	movs	r2, #2
 800289a:	2112      	movs	r1, #18
 800289c:	68e0      	ldr	r0, [r4, #12]
 800289e:	f7ff ff97 	bl	80027d0 <std>
 80028a2:	2301      	movs	r3, #1
 80028a4:	61a3      	str	r3, [r4, #24]
 80028a6:	bd10      	pop	{r4, pc}
 80028a8:	080035b8 	.word	0x080035b8
 80028ac:	08002819 	.word	0x08002819

080028b0 <__sfp>:
 80028b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028b2:	4b1b      	ldr	r3, [pc, #108]	; (8002920 <__sfp+0x70>)
 80028b4:	681e      	ldr	r6, [r3, #0]
 80028b6:	69b3      	ldr	r3, [r6, #24]
 80028b8:	4607      	mov	r7, r0
 80028ba:	b913      	cbnz	r3, 80028c2 <__sfp+0x12>
 80028bc:	4630      	mov	r0, r6
 80028be:	f7ff ffc7 	bl	8002850 <__sinit>
 80028c2:	3648      	adds	r6, #72	; 0x48
 80028c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80028c8:	3b01      	subs	r3, #1
 80028ca:	d503      	bpl.n	80028d4 <__sfp+0x24>
 80028cc:	6833      	ldr	r3, [r6, #0]
 80028ce:	b133      	cbz	r3, 80028de <__sfp+0x2e>
 80028d0:	6836      	ldr	r6, [r6, #0]
 80028d2:	e7f7      	b.n	80028c4 <__sfp+0x14>
 80028d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80028d8:	b16d      	cbz	r5, 80028f6 <__sfp+0x46>
 80028da:	3468      	adds	r4, #104	; 0x68
 80028dc:	e7f4      	b.n	80028c8 <__sfp+0x18>
 80028de:	2104      	movs	r1, #4
 80028e0:	4638      	mov	r0, r7
 80028e2:	f7ff ff9f 	bl	8002824 <__sfmoreglue>
 80028e6:	6030      	str	r0, [r6, #0]
 80028e8:	2800      	cmp	r0, #0
 80028ea:	d1f1      	bne.n	80028d0 <__sfp+0x20>
 80028ec:	230c      	movs	r3, #12
 80028ee:	603b      	str	r3, [r7, #0]
 80028f0:	4604      	mov	r4, r0
 80028f2:	4620      	mov	r0, r4
 80028f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028f6:	4b0b      	ldr	r3, [pc, #44]	; (8002924 <__sfp+0x74>)
 80028f8:	6665      	str	r5, [r4, #100]	; 0x64
 80028fa:	e9c4 5500 	strd	r5, r5, [r4]
 80028fe:	60a5      	str	r5, [r4, #8]
 8002900:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002904:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002908:	2208      	movs	r2, #8
 800290a:	4629      	mov	r1, r5
 800290c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002910:	f7ff ff3e 	bl	8002790 <memset>
 8002914:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002918:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800291c:	e7e9      	b.n	80028f2 <__sfp+0x42>
 800291e:	bf00      	nop
 8002920:	080035b8 	.word	0x080035b8
 8002924:	ffff0001 	.word	0xffff0001

08002928 <_fwalk_reent>:
 8002928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800292c:	4680      	mov	r8, r0
 800292e:	4689      	mov	r9, r1
 8002930:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002934:	2600      	movs	r6, #0
 8002936:	b914      	cbnz	r4, 800293e <_fwalk_reent+0x16>
 8002938:	4630      	mov	r0, r6
 800293a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800293e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8002942:	3f01      	subs	r7, #1
 8002944:	d501      	bpl.n	800294a <_fwalk_reent+0x22>
 8002946:	6824      	ldr	r4, [r4, #0]
 8002948:	e7f5      	b.n	8002936 <_fwalk_reent+0xe>
 800294a:	89ab      	ldrh	r3, [r5, #12]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d907      	bls.n	8002960 <_fwalk_reent+0x38>
 8002950:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002954:	3301      	adds	r3, #1
 8002956:	d003      	beq.n	8002960 <_fwalk_reent+0x38>
 8002958:	4629      	mov	r1, r5
 800295a:	4640      	mov	r0, r8
 800295c:	47c8      	blx	r9
 800295e:	4306      	orrs	r6, r0
 8002960:	3568      	adds	r5, #104	; 0x68
 8002962:	e7ee      	b.n	8002942 <_fwalk_reent+0x1a>

08002964 <_malloc_r>:
 8002964:	b570      	push	{r4, r5, r6, lr}
 8002966:	1ccd      	adds	r5, r1, #3
 8002968:	f025 0503 	bic.w	r5, r5, #3
 800296c:	3508      	adds	r5, #8
 800296e:	2d0c      	cmp	r5, #12
 8002970:	bf38      	it	cc
 8002972:	250c      	movcc	r5, #12
 8002974:	2d00      	cmp	r5, #0
 8002976:	4606      	mov	r6, r0
 8002978:	db01      	blt.n	800297e <_malloc_r+0x1a>
 800297a:	42a9      	cmp	r1, r5
 800297c:	d903      	bls.n	8002986 <_malloc_r+0x22>
 800297e:	230c      	movs	r3, #12
 8002980:	6033      	str	r3, [r6, #0]
 8002982:	2000      	movs	r0, #0
 8002984:	bd70      	pop	{r4, r5, r6, pc}
 8002986:	f000 fd6b 	bl	8003460 <__malloc_lock>
 800298a:	4a21      	ldr	r2, [pc, #132]	; (8002a10 <_malloc_r+0xac>)
 800298c:	6814      	ldr	r4, [r2, #0]
 800298e:	4621      	mov	r1, r4
 8002990:	b991      	cbnz	r1, 80029b8 <_malloc_r+0x54>
 8002992:	4c20      	ldr	r4, [pc, #128]	; (8002a14 <_malloc_r+0xb0>)
 8002994:	6823      	ldr	r3, [r4, #0]
 8002996:	b91b      	cbnz	r3, 80029a0 <_malloc_r+0x3c>
 8002998:	4630      	mov	r0, r6
 800299a:	f000 fb05 	bl	8002fa8 <_sbrk_r>
 800299e:	6020      	str	r0, [r4, #0]
 80029a0:	4629      	mov	r1, r5
 80029a2:	4630      	mov	r0, r6
 80029a4:	f000 fb00 	bl	8002fa8 <_sbrk_r>
 80029a8:	1c43      	adds	r3, r0, #1
 80029aa:	d124      	bne.n	80029f6 <_malloc_r+0x92>
 80029ac:	230c      	movs	r3, #12
 80029ae:	6033      	str	r3, [r6, #0]
 80029b0:	4630      	mov	r0, r6
 80029b2:	f000 fd56 	bl	8003462 <__malloc_unlock>
 80029b6:	e7e4      	b.n	8002982 <_malloc_r+0x1e>
 80029b8:	680b      	ldr	r3, [r1, #0]
 80029ba:	1b5b      	subs	r3, r3, r5
 80029bc:	d418      	bmi.n	80029f0 <_malloc_r+0x8c>
 80029be:	2b0b      	cmp	r3, #11
 80029c0:	d90f      	bls.n	80029e2 <_malloc_r+0x7e>
 80029c2:	600b      	str	r3, [r1, #0]
 80029c4:	50cd      	str	r5, [r1, r3]
 80029c6:	18cc      	adds	r4, r1, r3
 80029c8:	4630      	mov	r0, r6
 80029ca:	f000 fd4a 	bl	8003462 <__malloc_unlock>
 80029ce:	f104 000b 	add.w	r0, r4, #11
 80029d2:	1d23      	adds	r3, r4, #4
 80029d4:	f020 0007 	bic.w	r0, r0, #7
 80029d8:	1ac3      	subs	r3, r0, r3
 80029da:	d0d3      	beq.n	8002984 <_malloc_r+0x20>
 80029dc:	425a      	negs	r2, r3
 80029de:	50e2      	str	r2, [r4, r3]
 80029e0:	e7d0      	b.n	8002984 <_malloc_r+0x20>
 80029e2:	428c      	cmp	r4, r1
 80029e4:	684b      	ldr	r3, [r1, #4]
 80029e6:	bf16      	itet	ne
 80029e8:	6063      	strne	r3, [r4, #4]
 80029ea:	6013      	streq	r3, [r2, #0]
 80029ec:	460c      	movne	r4, r1
 80029ee:	e7eb      	b.n	80029c8 <_malloc_r+0x64>
 80029f0:	460c      	mov	r4, r1
 80029f2:	6849      	ldr	r1, [r1, #4]
 80029f4:	e7cc      	b.n	8002990 <_malloc_r+0x2c>
 80029f6:	1cc4      	adds	r4, r0, #3
 80029f8:	f024 0403 	bic.w	r4, r4, #3
 80029fc:	42a0      	cmp	r0, r4
 80029fe:	d005      	beq.n	8002a0c <_malloc_r+0xa8>
 8002a00:	1a21      	subs	r1, r4, r0
 8002a02:	4630      	mov	r0, r6
 8002a04:	f000 fad0 	bl	8002fa8 <_sbrk_r>
 8002a08:	3001      	adds	r0, #1
 8002a0a:	d0cf      	beq.n	80029ac <_malloc_r+0x48>
 8002a0c:	6025      	str	r5, [r4, #0]
 8002a0e:	e7db      	b.n	80029c8 <_malloc_r+0x64>
 8002a10:	200000c4 	.word	0x200000c4
 8002a14:	200000c8 	.word	0x200000c8

08002a18 <__sfputc_r>:
 8002a18:	6893      	ldr	r3, [r2, #8]
 8002a1a:	3b01      	subs	r3, #1
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	b410      	push	{r4}
 8002a20:	6093      	str	r3, [r2, #8]
 8002a22:	da08      	bge.n	8002a36 <__sfputc_r+0x1e>
 8002a24:	6994      	ldr	r4, [r2, #24]
 8002a26:	42a3      	cmp	r3, r4
 8002a28:	db01      	blt.n	8002a2e <__sfputc_r+0x16>
 8002a2a:	290a      	cmp	r1, #10
 8002a2c:	d103      	bne.n	8002a36 <__sfputc_r+0x1e>
 8002a2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002a32:	f000 bb0d 	b.w	8003050 <__swbuf_r>
 8002a36:	6813      	ldr	r3, [r2, #0]
 8002a38:	1c58      	adds	r0, r3, #1
 8002a3a:	6010      	str	r0, [r2, #0]
 8002a3c:	7019      	strb	r1, [r3, #0]
 8002a3e:	4608      	mov	r0, r1
 8002a40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002a44:	4770      	bx	lr

08002a46 <__sfputs_r>:
 8002a46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a48:	4606      	mov	r6, r0
 8002a4a:	460f      	mov	r7, r1
 8002a4c:	4614      	mov	r4, r2
 8002a4e:	18d5      	adds	r5, r2, r3
 8002a50:	42ac      	cmp	r4, r5
 8002a52:	d101      	bne.n	8002a58 <__sfputs_r+0x12>
 8002a54:	2000      	movs	r0, #0
 8002a56:	e007      	b.n	8002a68 <__sfputs_r+0x22>
 8002a58:	463a      	mov	r2, r7
 8002a5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a5e:	4630      	mov	r0, r6
 8002a60:	f7ff ffda 	bl	8002a18 <__sfputc_r>
 8002a64:	1c43      	adds	r3, r0, #1
 8002a66:	d1f3      	bne.n	8002a50 <__sfputs_r+0xa>
 8002a68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002a6c <_vfiprintf_r>:
 8002a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a70:	460c      	mov	r4, r1
 8002a72:	b09d      	sub	sp, #116	; 0x74
 8002a74:	4617      	mov	r7, r2
 8002a76:	461d      	mov	r5, r3
 8002a78:	4606      	mov	r6, r0
 8002a7a:	b118      	cbz	r0, 8002a84 <_vfiprintf_r+0x18>
 8002a7c:	6983      	ldr	r3, [r0, #24]
 8002a7e:	b90b      	cbnz	r3, 8002a84 <_vfiprintf_r+0x18>
 8002a80:	f7ff fee6 	bl	8002850 <__sinit>
 8002a84:	4b7c      	ldr	r3, [pc, #496]	; (8002c78 <_vfiprintf_r+0x20c>)
 8002a86:	429c      	cmp	r4, r3
 8002a88:	d158      	bne.n	8002b3c <_vfiprintf_r+0xd0>
 8002a8a:	6874      	ldr	r4, [r6, #4]
 8002a8c:	89a3      	ldrh	r3, [r4, #12]
 8002a8e:	0718      	lsls	r0, r3, #28
 8002a90:	d55e      	bpl.n	8002b50 <_vfiprintf_r+0xe4>
 8002a92:	6923      	ldr	r3, [r4, #16]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d05b      	beq.n	8002b50 <_vfiprintf_r+0xe4>
 8002a98:	2300      	movs	r3, #0
 8002a9a:	9309      	str	r3, [sp, #36]	; 0x24
 8002a9c:	2320      	movs	r3, #32
 8002a9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002aa2:	2330      	movs	r3, #48	; 0x30
 8002aa4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002aa8:	9503      	str	r5, [sp, #12]
 8002aaa:	f04f 0b01 	mov.w	fp, #1
 8002aae:	46b8      	mov	r8, r7
 8002ab0:	4645      	mov	r5, r8
 8002ab2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002ab6:	b10b      	cbz	r3, 8002abc <_vfiprintf_r+0x50>
 8002ab8:	2b25      	cmp	r3, #37	; 0x25
 8002aba:	d154      	bne.n	8002b66 <_vfiprintf_r+0xfa>
 8002abc:	ebb8 0a07 	subs.w	sl, r8, r7
 8002ac0:	d00b      	beq.n	8002ada <_vfiprintf_r+0x6e>
 8002ac2:	4653      	mov	r3, sl
 8002ac4:	463a      	mov	r2, r7
 8002ac6:	4621      	mov	r1, r4
 8002ac8:	4630      	mov	r0, r6
 8002aca:	f7ff ffbc 	bl	8002a46 <__sfputs_r>
 8002ace:	3001      	adds	r0, #1
 8002ad0:	f000 80c2 	beq.w	8002c58 <_vfiprintf_r+0x1ec>
 8002ad4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ad6:	4453      	add	r3, sl
 8002ad8:	9309      	str	r3, [sp, #36]	; 0x24
 8002ada:	f898 3000 	ldrb.w	r3, [r8]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f000 80ba 	beq.w	8002c58 <_vfiprintf_r+0x1ec>
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002aea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002aee:	9304      	str	r3, [sp, #16]
 8002af0:	9307      	str	r3, [sp, #28]
 8002af2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002af6:	931a      	str	r3, [sp, #104]	; 0x68
 8002af8:	46a8      	mov	r8, r5
 8002afa:	2205      	movs	r2, #5
 8002afc:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002b00:	485e      	ldr	r0, [pc, #376]	; (8002c7c <_vfiprintf_r+0x210>)
 8002b02:	f7fd fb85 	bl	8000210 <memchr>
 8002b06:	9b04      	ldr	r3, [sp, #16]
 8002b08:	bb78      	cbnz	r0, 8002b6a <_vfiprintf_r+0xfe>
 8002b0a:	06d9      	lsls	r1, r3, #27
 8002b0c:	bf44      	itt	mi
 8002b0e:	2220      	movmi	r2, #32
 8002b10:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002b14:	071a      	lsls	r2, r3, #28
 8002b16:	bf44      	itt	mi
 8002b18:	222b      	movmi	r2, #43	; 0x2b
 8002b1a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002b1e:	782a      	ldrb	r2, [r5, #0]
 8002b20:	2a2a      	cmp	r2, #42	; 0x2a
 8002b22:	d02a      	beq.n	8002b7a <_vfiprintf_r+0x10e>
 8002b24:	9a07      	ldr	r2, [sp, #28]
 8002b26:	46a8      	mov	r8, r5
 8002b28:	2000      	movs	r0, #0
 8002b2a:	250a      	movs	r5, #10
 8002b2c:	4641      	mov	r1, r8
 8002b2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b32:	3b30      	subs	r3, #48	; 0x30
 8002b34:	2b09      	cmp	r3, #9
 8002b36:	d969      	bls.n	8002c0c <_vfiprintf_r+0x1a0>
 8002b38:	b360      	cbz	r0, 8002b94 <_vfiprintf_r+0x128>
 8002b3a:	e024      	b.n	8002b86 <_vfiprintf_r+0x11a>
 8002b3c:	4b50      	ldr	r3, [pc, #320]	; (8002c80 <_vfiprintf_r+0x214>)
 8002b3e:	429c      	cmp	r4, r3
 8002b40:	d101      	bne.n	8002b46 <_vfiprintf_r+0xda>
 8002b42:	68b4      	ldr	r4, [r6, #8]
 8002b44:	e7a2      	b.n	8002a8c <_vfiprintf_r+0x20>
 8002b46:	4b4f      	ldr	r3, [pc, #316]	; (8002c84 <_vfiprintf_r+0x218>)
 8002b48:	429c      	cmp	r4, r3
 8002b4a:	bf08      	it	eq
 8002b4c:	68f4      	ldreq	r4, [r6, #12]
 8002b4e:	e79d      	b.n	8002a8c <_vfiprintf_r+0x20>
 8002b50:	4621      	mov	r1, r4
 8002b52:	4630      	mov	r0, r6
 8002b54:	f000 fae0 	bl	8003118 <__swsetup_r>
 8002b58:	2800      	cmp	r0, #0
 8002b5a:	d09d      	beq.n	8002a98 <_vfiprintf_r+0x2c>
 8002b5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b60:	b01d      	add	sp, #116	; 0x74
 8002b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b66:	46a8      	mov	r8, r5
 8002b68:	e7a2      	b.n	8002ab0 <_vfiprintf_r+0x44>
 8002b6a:	4a44      	ldr	r2, [pc, #272]	; (8002c7c <_vfiprintf_r+0x210>)
 8002b6c:	1a80      	subs	r0, r0, r2
 8002b6e:	fa0b f000 	lsl.w	r0, fp, r0
 8002b72:	4318      	orrs	r0, r3
 8002b74:	9004      	str	r0, [sp, #16]
 8002b76:	4645      	mov	r5, r8
 8002b78:	e7be      	b.n	8002af8 <_vfiprintf_r+0x8c>
 8002b7a:	9a03      	ldr	r2, [sp, #12]
 8002b7c:	1d11      	adds	r1, r2, #4
 8002b7e:	6812      	ldr	r2, [r2, #0]
 8002b80:	9103      	str	r1, [sp, #12]
 8002b82:	2a00      	cmp	r2, #0
 8002b84:	db01      	blt.n	8002b8a <_vfiprintf_r+0x11e>
 8002b86:	9207      	str	r2, [sp, #28]
 8002b88:	e004      	b.n	8002b94 <_vfiprintf_r+0x128>
 8002b8a:	4252      	negs	r2, r2
 8002b8c:	f043 0302 	orr.w	r3, r3, #2
 8002b90:	9207      	str	r2, [sp, #28]
 8002b92:	9304      	str	r3, [sp, #16]
 8002b94:	f898 3000 	ldrb.w	r3, [r8]
 8002b98:	2b2e      	cmp	r3, #46	; 0x2e
 8002b9a:	d10e      	bne.n	8002bba <_vfiprintf_r+0x14e>
 8002b9c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002ba0:	2b2a      	cmp	r3, #42	; 0x2a
 8002ba2:	d138      	bne.n	8002c16 <_vfiprintf_r+0x1aa>
 8002ba4:	9b03      	ldr	r3, [sp, #12]
 8002ba6:	1d1a      	adds	r2, r3, #4
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	9203      	str	r2, [sp, #12]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	bfb8      	it	lt
 8002bb0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002bb4:	f108 0802 	add.w	r8, r8, #2
 8002bb8:	9305      	str	r3, [sp, #20]
 8002bba:	4d33      	ldr	r5, [pc, #204]	; (8002c88 <_vfiprintf_r+0x21c>)
 8002bbc:	f898 1000 	ldrb.w	r1, [r8]
 8002bc0:	2203      	movs	r2, #3
 8002bc2:	4628      	mov	r0, r5
 8002bc4:	f7fd fb24 	bl	8000210 <memchr>
 8002bc8:	b140      	cbz	r0, 8002bdc <_vfiprintf_r+0x170>
 8002bca:	2340      	movs	r3, #64	; 0x40
 8002bcc:	1b40      	subs	r0, r0, r5
 8002bce:	fa03 f000 	lsl.w	r0, r3, r0
 8002bd2:	9b04      	ldr	r3, [sp, #16]
 8002bd4:	4303      	orrs	r3, r0
 8002bd6:	f108 0801 	add.w	r8, r8, #1
 8002bda:	9304      	str	r3, [sp, #16]
 8002bdc:	f898 1000 	ldrb.w	r1, [r8]
 8002be0:	482a      	ldr	r0, [pc, #168]	; (8002c8c <_vfiprintf_r+0x220>)
 8002be2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002be6:	2206      	movs	r2, #6
 8002be8:	f108 0701 	add.w	r7, r8, #1
 8002bec:	f7fd fb10 	bl	8000210 <memchr>
 8002bf0:	2800      	cmp	r0, #0
 8002bf2:	d037      	beq.n	8002c64 <_vfiprintf_r+0x1f8>
 8002bf4:	4b26      	ldr	r3, [pc, #152]	; (8002c90 <_vfiprintf_r+0x224>)
 8002bf6:	bb1b      	cbnz	r3, 8002c40 <_vfiprintf_r+0x1d4>
 8002bf8:	9b03      	ldr	r3, [sp, #12]
 8002bfa:	3307      	adds	r3, #7
 8002bfc:	f023 0307 	bic.w	r3, r3, #7
 8002c00:	3308      	adds	r3, #8
 8002c02:	9303      	str	r3, [sp, #12]
 8002c04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c06:	444b      	add	r3, r9
 8002c08:	9309      	str	r3, [sp, #36]	; 0x24
 8002c0a:	e750      	b.n	8002aae <_vfiprintf_r+0x42>
 8002c0c:	fb05 3202 	mla	r2, r5, r2, r3
 8002c10:	2001      	movs	r0, #1
 8002c12:	4688      	mov	r8, r1
 8002c14:	e78a      	b.n	8002b2c <_vfiprintf_r+0xc0>
 8002c16:	2300      	movs	r3, #0
 8002c18:	f108 0801 	add.w	r8, r8, #1
 8002c1c:	9305      	str	r3, [sp, #20]
 8002c1e:	4619      	mov	r1, r3
 8002c20:	250a      	movs	r5, #10
 8002c22:	4640      	mov	r0, r8
 8002c24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c28:	3a30      	subs	r2, #48	; 0x30
 8002c2a:	2a09      	cmp	r2, #9
 8002c2c:	d903      	bls.n	8002c36 <_vfiprintf_r+0x1ca>
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d0c3      	beq.n	8002bba <_vfiprintf_r+0x14e>
 8002c32:	9105      	str	r1, [sp, #20]
 8002c34:	e7c1      	b.n	8002bba <_vfiprintf_r+0x14e>
 8002c36:	fb05 2101 	mla	r1, r5, r1, r2
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	4680      	mov	r8, r0
 8002c3e:	e7f0      	b.n	8002c22 <_vfiprintf_r+0x1b6>
 8002c40:	ab03      	add	r3, sp, #12
 8002c42:	9300      	str	r3, [sp, #0]
 8002c44:	4622      	mov	r2, r4
 8002c46:	4b13      	ldr	r3, [pc, #76]	; (8002c94 <_vfiprintf_r+0x228>)
 8002c48:	a904      	add	r1, sp, #16
 8002c4a:	4630      	mov	r0, r6
 8002c4c:	f3af 8000 	nop.w
 8002c50:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8002c54:	4681      	mov	r9, r0
 8002c56:	d1d5      	bne.n	8002c04 <_vfiprintf_r+0x198>
 8002c58:	89a3      	ldrh	r3, [r4, #12]
 8002c5a:	065b      	lsls	r3, r3, #25
 8002c5c:	f53f af7e 	bmi.w	8002b5c <_vfiprintf_r+0xf0>
 8002c60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002c62:	e77d      	b.n	8002b60 <_vfiprintf_r+0xf4>
 8002c64:	ab03      	add	r3, sp, #12
 8002c66:	9300      	str	r3, [sp, #0]
 8002c68:	4622      	mov	r2, r4
 8002c6a:	4b0a      	ldr	r3, [pc, #40]	; (8002c94 <_vfiprintf_r+0x228>)
 8002c6c:	a904      	add	r1, sp, #16
 8002c6e:	4630      	mov	r0, r6
 8002c70:	f000 f888 	bl	8002d84 <_printf_i>
 8002c74:	e7ec      	b.n	8002c50 <_vfiprintf_r+0x1e4>
 8002c76:	bf00      	nop
 8002c78:	080035dc 	.word	0x080035dc
 8002c7c:	0800361c 	.word	0x0800361c
 8002c80:	080035fc 	.word	0x080035fc
 8002c84:	080035bc 	.word	0x080035bc
 8002c88:	08003622 	.word	0x08003622
 8002c8c:	08003626 	.word	0x08003626
 8002c90:	00000000 	.word	0x00000000
 8002c94:	08002a47 	.word	0x08002a47

08002c98 <_printf_common>:
 8002c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c9c:	4691      	mov	r9, r2
 8002c9e:	461f      	mov	r7, r3
 8002ca0:	688a      	ldr	r2, [r1, #8]
 8002ca2:	690b      	ldr	r3, [r1, #16]
 8002ca4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	bfb8      	it	lt
 8002cac:	4613      	movlt	r3, r2
 8002cae:	f8c9 3000 	str.w	r3, [r9]
 8002cb2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002cb6:	4606      	mov	r6, r0
 8002cb8:	460c      	mov	r4, r1
 8002cba:	b112      	cbz	r2, 8002cc2 <_printf_common+0x2a>
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	f8c9 3000 	str.w	r3, [r9]
 8002cc2:	6823      	ldr	r3, [r4, #0]
 8002cc4:	0699      	lsls	r1, r3, #26
 8002cc6:	bf42      	ittt	mi
 8002cc8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002ccc:	3302      	addmi	r3, #2
 8002cce:	f8c9 3000 	strmi.w	r3, [r9]
 8002cd2:	6825      	ldr	r5, [r4, #0]
 8002cd4:	f015 0506 	ands.w	r5, r5, #6
 8002cd8:	d107      	bne.n	8002cea <_printf_common+0x52>
 8002cda:	f104 0a19 	add.w	sl, r4, #25
 8002cde:	68e3      	ldr	r3, [r4, #12]
 8002ce0:	f8d9 2000 	ldr.w	r2, [r9]
 8002ce4:	1a9b      	subs	r3, r3, r2
 8002ce6:	42ab      	cmp	r3, r5
 8002ce8:	dc28      	bgt.n	8002d3c <_printf_common+0xa4>
 8002cea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002cee:	6822      	ldr	r2, [r4, #0]
 8002cf0:	3300      	adds	r3, #0
 8002cf2:	bf18      	it	ne
 8002cf4:	2301      	movne	r3, #1
 8002cf6:	0692      	lsls	r2, r2, #26
 8002cf8:	d42d      	bmi.n	8002d56 <_printf_common+0xbe>
 8002cfa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002cfe:	4639      	mov	r1, r7
 8002d00:	4630      	mov	r0, r6
 8002d02:	47c0      	blx	r8
 8002d04:	3001      	adds	r0, #1
 8002d06:	d020      	beq.n	8002d4a <_printf_common+0xb2>
 8002d08:	6823      	ldr	r3, [r4, #0]
 8002d0a:	68e5      	ldr	r5, [r4, #12]
 8002d0c:	f8d9 2000 	ldr.w	r2, [r9]
 8002d10:	f003 0306 	and.w	r3, r3, #6
 8002d14:	2b04      	cmp	r3, #4
 8002d16:	bf08      	it	eq
 8002d18:	1aad      	subeq	r5, r5, r2
 8002d1a:	68a3      	ldr	r3, [r4, #8]
 8002d1c:	6922      	ldr	r2, [r4, #16]
 8002d1e:	bf0c      	ite	eq
 8002d20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d24:	2500      	movne	r5, #0
 8002d26:	4293      	cmp	r3, r2
 8002d28:	bfc4      	itt	gt
 8002d2a:	1a9b      	subgt	r3, r3, r2
 8002d2c:	18ed      	addgt	r5, r5, r3
 8002d2e:	f04f 0900 	mov.w	r9, #0
 8002d32:	341a      	adds	r4, #26
 8002d34:	454d      	cmp	r5, r9
 8002d36:	d11a      	bne.n	8002d6e <_printf_common+0xd6>
 8002d38:	2000      	movs	r0, #0
 8002d3a:	e008      	b.n	8002d4e <_printf_common+0xb6>
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	4652      	mov	r2, sl
 8002d40:	4639      	mov	r1, r7
 8002d42:	4630      	mov	r0, r6
 8002d44:	47c0      	blx	r8
 8002d46:	3001      	adds	r0, #1
 8002d48:	d103      	bne.n	8002d52 <_printf_common+0xba>
 8002d4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d52:	3501      	adds	r5, #1
 8002d54:	e7c3      	b.n	8002cde <_printf_common+0x46>
 8002d56:	18e1      	adds	r1, r4, r3
 8002d58:	1c5a      	adds	r2, r3, #1
 8002d5a:	2030      	movs	r0, #48	; 0x30
 8002d5c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002d60:	4422      	add	r2, r4
 8002d62:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002d66:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002d6a:	3302      	adds	r3, #2
 8002d6c:	e7c5      	b.n	8002cfa <_printf_common+0x62>
 8002d6e:	2301      	movs	r3, #1
 8002d70:	4622      	mov	r2, r4
 8002d72:	4639      	mov	r1, r7
 8002d74:	4630      	mov	r0, r6
 8002d76:	47c0      	blx	r8
 8002d78:	3001      	adds	r0, #1
 8002d7a:	d0e6      	beq.n	8002d4a <_printf_common+0xb2>
 8002d7c:	f109 0901 	add.w	r9, r9, #1
 8002d80:	e7d8      	b.n	8002d34 <_printf_common+0x9c>
	...

08002d84 <_printf_i>:
 8002d84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d88:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002d8c:	460c      	mov	r4, r1
 8002d8e:	7e09      	ldrb	r1, [r1, #24]
 8002d90:	b085      	sub	sp, #20
 8002d92:	296e      	cmp	r1, #110	; 0x6e
 8002d94:	4617      	mov	r7, r2
 8002d96:	4606      	mov	r6, r0
 8002d98:	4698      	mov	r8, r3
 8002d9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002d9c:	f000 80b3 	beq.w	8002f06 <_printf_i+0x182>
 8002da0:	d822      	bhi.n	8002de8 <_printf_i+0x64>
 8002da2:	2963      	cmp	r1, #99	; 0x63
 8002da4:	d036      	beq.n	8002e14 <_printf_i+0x90>
 8002da6:	d80a      	bhi.n	8002dbe <_printf_i+0x3a>
 8002da8:	2900      	cmp	r1, #0
 8002daa:	f000 80b9 	beq.w	8002f20 <_printf_i+0x19c>
 8002dae:	2958      	cmp	r1, #88	; 0x58
 8002db0:	f000 8083 	beq.w	8002eba <_printf_i+0x136>
 8002db4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002db8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002dbc:	e032      	b.n	8002e24 <_printf_i+0xa0>
 8002dbe:	2964      	cmp	r1, #100	; 0x64
 8002dc0:	d001      	beq.n	8002dc6 <_printf_i+0x42>
 8002dc2:	2969      	cmp	r1, #105	; 0x69
 8002dc4:	d1f6      	bne.n	8002db4 <_printf_i+0x30>
 8002dc6:	6820      	ldr	r0, [r4, #0]
 8002dc8:	6813      	ldr	r3, [r2, #0]
 8002dca:	0605      	lsls	r5, r0, #24
 8002dcc:	f103 0104 	add.w	r1, r3, #4
 8002dd0:	d52a      	bpl.n	8002e28 <_printf_i+0xa4>
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6011      	str	r1, [r2, #0]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	da03      	bge.n	8002de2 <_printf_i+0x5e>
 8002dda:	222d      	movs	r2, #45	; 0x2d
 8002ddc:	425b      	negs	r3, r3
 8002dde:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002de2:	486f      	ldr	r0, [pc, #444]	; (8002fa0 <_printf_i+0x21c>)
 8002de4:	220a      	movs	r2, #10
 8002de6:	e039      	b.n	8002e5c <_printf_i+0xd8>
 8002de8:	2973      	cmp	r1, #115	; 0x73
 8002dea:	f000 809d 	beq.w	8002f28 <_printf_i+0x1a4>
 8002dee:	d808      	bhi.n	8002e02 <_printf_i+0x7e>
 8002df0:	296f      	cmp	r1, #111	; 0x6f
 8002df2:	d020      	beq.n	8002e36 <_printf_i+0xb2>
 8002df4:	2970      	cmp	r1, #112	; 0x70
 8002df6:	d1dd      	bne.n	8002db4 <_printf_i+0x30>
 8002df8:	6823      	ldr	r3, [r4, #0]
 8002dfa:	f043 0320 	orr.w	r3, r3, #32
 8002dfe:	6023      	str	r3, [r4, #0]
 8002e00:	e003      	b.n	8002e0a <_printf_i+0x86>
 8002e02:	2975      	cmp	r1, #117	; 0x75
 8002e04:	d017      	beq.n	8002e36 <_printf_i+0xb2>
 8002e06:	2978      	cmp	r1, #120	; 0x78
 8002e08:	d1d4      	bne.n	8002db4 <_printf_i+0x30>
 8002e0a:	2378      	movs	r3, #120	; 0x78
 8002e0c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002e10:	4864      	ldr	r0, [pc, #400]	; (8002fa4 <_printf_i+0x220>)
 8002e12:	e055      	b.n	8002ec0 <_printf_i+0x13c>
 8002e14:	6813      	ldr	r3, [r2, #0]
 8002e16:	1d19      	adds	r1, r3, #4
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	6011      	str	r1, [r2, #0]
 8002e1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002e20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e24:	2301      	movs	r3, #1
 8002e26:	e08c      	b.n	8002f42 <_printf_i+0x1be>
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	6011      	str	r1, [r2, #0]
 8002e2c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002e30:	bf18      	it	ne
 8002e32:	b21b      	sxthne	r3, r3
 8002e34:	e7cf      	b.n	8002dd6 <_printf_i+0x52>
 8002e36:	6813      	ldr	r3, [r2, #0]
 8002e38:	6825      	ldr	r5, [r4, #0]
 8002e3a:	1d18      	adds	r0, r3, #4
 8002e3c:	6010      	str	r0, [r2, #0]
 8002e3e:	0628      	lsls	r0, r5, #24
 8002e40:	d501      	bpl.n	8002e46 <_printf_i+0xc2>
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	e002      	b.n	8002e4c <_printf_i+0xc8>
 8002e46:	0668      	lsls	r0, r5, #25
 8002e48:	d5fb      	bpl.n	8002e42 <_printf_i+0xbe>
 8002e4a:	881b      	ldrh	r3, [r3, #0]
 8002e4c:	4854      	ldr	r0, [pc, #336]	; (8002fa0 <_printf_i+0x21c>)
 8002e4e:	296f      	cmp	r1, #111	; 0x6f
 8002e50:	bf14      	ite	ne
 8002e52:	220a      	movne	r2, #10
 8002e54:	2208      	moveq	r2, #8
 8002e56:	2100      	movs	r1, #0
 8002e58:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002e5c:	6865      	ldr	r5, [r4, #4]
 8002e5e:	60a5      	str	r5, [r4, #8]
 8002e60:	2d00      	cmp	r5, #0
 8002e62:	f2c0 8095 	blt.w	8002f90 <_printf_i+0x20c>
 8002e66:	6821      	ldr	r1, [r4, #0]
 8002e68:	f021 0104 	bic.w	r1, r1, #4
 8002e6c:	6021      	str	r1, [r4, #0]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d13d      	bne.n	8002eee <_printf_i+0x16a>
 8002e72:	2d00      	cmp	r5, #0
 8002e74:	f040 808e 	bne.w	8002f94 <_printf_i+0x210>
 8002e78:	4665      	mov	r5, ip
 8002e7a:	2a08      	cmp	r2, #8
 8002e7c:	d10b      	bne.n	8002e96 <_printf_i+0x112>
 8002e7e:	6823      	ldr	r3, [r4, #0]
 8002e80:	07db      	lsls	r3, r3, #31
 8002e82:	d508      	bpl.n	8002e96 <_printf_i+0x112>
 8002e84:	6923      	ldr	r3, [r4, #16]
 8002e86:	6862      	ldr	r2, [r4, #4]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	bfde      	ittt	le
 8002e8c:	2330      	movle	r3, #48	; 0x30
 8002e8e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002e92:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002e96:	ebac 0305 	sub.w	r3, ip, r5
 8002e9a:	6123      	str	r3, [r4, #16]
 8002e9c:	f8cd 8000 	str.w	r8, [sp]
 8002ea0:	463b      	mov	r3, r7
 8002ea2:	aa03      	add	r2, sp, #12
 8002ea4:	4621      	mov	r1, r4
 8002ea6:	4630      	mov	r0, r6
 8002ea8:	f7ff fef6 	bl	8002c98 <_printf_common>
 8002eac:	3001      	adds	r0, #1
 8002eae:	d14d      	bne.n	8002f4c <_printf_i+0x1c8>
 8002eb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002eb4:	b005      	add	sp, #20
 8002eb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002eba:	4839      	ldr	r0, [pc, #228]	; (8002fa0 <_printf_i+0x21c>)
 8002ebc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002ec0:	6813      	ldr	r3, [r2, #0]
 8002ec2:	6821      	ldr	r1, [r4, #0]
 8002ec4:	1d1d      	adds	r5, r3, #4
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	6015      	str	r5, [r2, #0]
 8002eca:	060a      	lsls	r2, r1, #24
 8002ecc:	d50b      	bpl.n	8002ee6 <_printf_i+0x162>
 8002ece:	07ca      	lsls	r2, r1, #31
 8002ed0:	bf44      	itt	mi
 8002ed2:	f041 0120 	orrmi.w	r1, r1, #32
 8002ed6:	6021      	strmi	r1, [r4, #0]
 8002ed8:	b91b      	cbnz	r3, 8002ee2 <_printf_i+0x15e>
 8002eda:	6822      	ldr	r2, [r4, #0]
 8002edc:	f022 0220 	bic.w	r2, r2, #32
 8002ee0:	6022      	str	r2, [r4, #0]
 8002ee2:	2210      	movs	r2, #16
 8002ee4:	e7b7      	b.n	8002e56 <_printf_i+0xd2>
 8002ee6:	064d      	lsls	r5, r1, #25
 8002ee8:	bf48      	it	mi
 8002eea:	b29b      	uxthmi	r3, r3
 8002eec:	e7ef      	b.n	8002ece <_printf_i+0x14a>
 8002eee:	4665      	mov	r5, ip
 8002ef0:	fbb3 f1f2 	udiv	r1, r3, r2
 8002ef4:	fb02 3311 	mls	r3, r2, r1, r3
 8002ef8:	5cc3      	ldrb	r3, [r0, r3]
 8002efa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002efe:	460b      	mov	r3, r1
 8002f00:	2900      	cmp	r1, #0
 8002f02:	d1f5      	bne.n	8002ef0 <_printf_i+0x16c>
 8002f04:	e7b9      	b.n	8002e7a <_printf_i+0xf6>
 8002f06:	6813      	ldr	r3, [r2, #0]
 8002f08:	6825      	ldr	r5, [r4, #0]
 8002f0a:	6961      	ldr	r1, [r4, #20]
 8002f0c:	1d18      	adds	r0, r3, #4
 8002f0e:	6010      	str	r0, [r2, #0]
 8002f10:	0628      	lsls	r0, r5, #24
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	d501      	bpl.n	8002f1a <_printf_i+0x196>
 8002f16:	6019      	str	r1, [r3, #0]
 8002f18:	e002      	b.n	8002f20 <_printf_i+0x19c>
 8002f1a:	066a      	lsls	r2, r5, #25
 8002f1c:	d5fb      	bpl.n	8002f16 <_printf_i+0x192>
 8002f1e:	8019      	strh	r1, [r3, #0]
 8002f20:	2300      	movs	r3, #0
 8002f22:	6123      	str	r3, [r4, #16]
 8002f24:	4665      	mov	r5, ip
 8002f26:	e7b9      	b.n	8002e9c <_printf_i+0x118>
 8002f28:	6813      	ldr	r3, [r2, #0]
 8002f2a:	1d19      	adds	r1, r3, #4
 8002f2c:	6011      	str	r1, [r2, #0]
 8002f2e:	681d      	ldr	r5, [r3, #0]
 8002f30:	6862      	ldr	r2, [r4, #4]
 8002f32:	2100      	movs	r1, #0
 8002f34:	4628      	mov	r0, r5
 8002f36:	f7fd f96b 	bl	8000210 <memchr>
 8002f3a:	b108      	cbz	r0, 8002f40 <_printf_i+0x1bc>
 8002f3c:	1b40      	subs	r0, r0, r5
 8002f3e:	6060      	str	r0, [r4, #4]
 8002f40:	6863      	ldr	r3, [r4, #4]
 8002f42:	6123      	str	r3, [r4, #16]
 8002f44:	2300      	movs	r3, #0
 8002f46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f4a:	e7a7      	b.n	8002e9c <_printf_i+0x118>
 8002f4c:	6923      	ldr	r3, [r4, #16]
 8002f4e:	462a      	mov	r2, r5
 8002f50:	4639      	mov	r1, r7
 8002f52:	4630      	mov	r0, r6
 8002f54:	47c0      	blx	r8
 8002f56:	3001      	adds	r0, #1
 8002f58:	d0aa      	beq.n	8002eb0 <_printf_i+0x12c>
 8002f5a:	6823      	ldr	r3, [r4, #0]
 8002f5c:	079b      	lsls	r3, r3, #30
 8002f5e:	d413      	bmi.n	8002f88 <_printf_i+0x204>
 8002f60:	68e0      	ldr	r0, [r4, #12]
 8002f62:	9b03      	ldr	r3, [sp, #12]
 8002f64:	4298      	cmp	r0, r3
 8002f66:	bfb8      	it	lt
 8002f68:	4618      	movlt	r0, r3
 8002f6a:	e7a3      	b.n	8002eb4 <_printf_i+0x130>
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	464a      	mov	r2, r9
 8002f70:	4639      	mov	r1, r7
 8002f72:	4630      	mov	r0, r6
 8002f74:	47c0      	blx	r8
 8002f76:	3001      	adds	r0, #1
 8002f78:	d09a      	beq.n	8002eb0 <_printf_i+0x12c>
 8002f7a:	3501      	adds	r5, #1
 8002f7c:	68e3      	ldr	r3, [r4, #12]
 8002f7e:	9a03      	ldr	r2, [sp, #12]
 8002f80:	1a9b      	subs	r3, r3, r2
 8002f82:	42ab      	cmp	r3, r5
 8002f84:	dcf2      	bgt.n	8002f6c <_printf_i+0x1e8>
 8002f86:	e7eb      	b.n	8002f60 <_printf_i+0x1dc>
 8002f88:	2500      	movs	r5, #0
 8002f8a:	f104 0919 	add.w	r9, r4, #25
 8002f8e:	e7f5      	b.n	8002f7c <_printf_i+0x1f8>
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d1ac      	bne.n	8002eee <_printf_i+0x16a>
 8002f94:	7803      	ldrb	r3, [r0, #0]
 8002f96:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f9a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f9e:	e76c      	b.n	8002e7a <_printf_i+0xf6>
 8002fa0:	0800362d 	.word	0x0800362d
 8002fa4:	0800363e 	.word	0x0800363e

08002fa8 <_sbrk_r>:
 8002fa8:	b538      	push	{r3, r4, r5, lr}
 8002faa:	4c06      	ldr	r4, [pc, #24]	; (8002fc4 <_sbrk_r+0x1c>)
 8002fac:	2300      	movs	r3, #0
 8002fae:	4605      	mov	r5, r0
 8002fb0:	4608      	mov	r0, r1
 8002fb2:	6023      	str	r3, [r4, #0]
 8002fb4:	f7fd ff14 	bl	8000de0 <_sbrk>
 8002fb8:	1c43      	adds	r3, r0, #1
 8002fba:	d102      	bne.n	8002fc2 <_sbrk_r+0x1a>
 8002fbc:	6823      	ldr	r3, [r4, #0]
 8002fbe:	b103      	cbz	r3, 8002fc2 <_sbrk_r+0x1a>
 8002fc0:	602b      	str	r3, [r5, #0]
 8002fc2:	bd38      	pop	{r3, r4, r5, pc}
 8002fc4:	20000118 	.word	0x20000118

08002fc8 <__sread>:
 8002fc8:	b510      	push	{r4, lr}
 8002fca:	460c      	mov	r4, r1
 8002fcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fd0:	f000 fa96 	bl	8003500 <_read_r>
 8002fd4:	2800      	cmp	r0, #0
 8002fd6:	bfab      	itete	ge
 8002fd8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002fda:	89a3      	ldrhlt	r3, [r4, #12]
 8002fdc:	181b      	addge	r3, r3, r0
 8002fde:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002fe2:	bfac      	ite	ge
 8002fe4:	6563      	strge	r3, [r4, #84]	; 0x54
 8002fe6:	81a3      	strhlt	r3, [r4, #12]
 8002fe8:	bd10      	pop	{r4, pc}

08002fea <__swrite>:
 8002fea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fee:	461f      	mov	r7, r3
 8002ff0:	898b      	ldrh	r3, [r1, #12]
 8002ff2:	05db      	lsls	r3, r3, #23
 8002ff4:	4605      	mov	r5, r0
 8002ff6:	460c      	mov	r4, r1
 8002ff8:	4616      	mov	r6, r2
 8002ffa:	d505      	bpl.n	8003008 <__swrite+0x1e>
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	2200      	movs	r2, #0
 8003000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003004:	f000 f9b6 	bl	8003374 <_lseek_r>
 8003008:	89a3      	ldrh	r3, [r4, #12]
 800300a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800300e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003012:	81a3      	strh	r3, [r4, #12]
 8003014:	4632      	mov	r2, r6
 8003016:	463b      	mov	r3, r7
 8003018:	4628      	mov	r0, r5
 800301a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800301e:	f000 b869 	b.w	80030f4 <_write_r>

08003022 <__sseek>:
 8003022:	b510      	push	{r4, lr}
 8003024:	460c      	mov	r4, r1
 8003026:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800302a:	f000 f9a3 	bl	8003374 <_lseek_r>
 800302e:	1c43      	adds	r3, r0, #1
 8003030:	89a3      	ldrh	r3, [r4, #12]
 8003032:	bf15      	itete	ne
 8003034:	6560      	strne	r0, [r4, #84]	; 0x54
 8003036:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800303a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800303e:	81a3      	strheq	r3, [r4, #12]
 8003040:	bf18      	it	ne
 8003042:	81a3      	strhne	r3, [r4, #12]
 8003044:	bd10      	pop	{r4, pc}

08003046 <__sclose>:
 8003046:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800304a:	f000 b8d3 	b.w	80031f4 <_close_r>
	...

08003050 <__swbuf_r>:
 8003050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003052:	460e      	mov	r6, r1
 8003054:	4614      	mov	r4, r2
 8003056:	4605      	mov	r5, r0
 8003058:	b118      	cbz	r0, 8003062 <__swbuf_r+0x12>
 800305a:	6983      	ldr	r3, [r0, #24]
 800305c:	b90b      	cbnz	r3, 8003062 <__swbuf_r+0x12>
 800305e:	f7ff fbf7 	bl	8002850 <__sinit>
 8003062:	4b21      	ldr	r3, [pc, #132]	; (80030e8 <__swbuf_r+0x98>)
 8003064:	429c      	cmp	r4, r3
 8003066:	d12a      	bne.n	80030be <__swbuf_r+0x6e>
 8003068:	686c      	ldr	r4, [r5, #4]
 800306a:	69a3      	ldr	r3, [r4, #24]
 800306c:	60a3      	str	r3, [r4, #8]
 800306e:	89a3      	ldrh	r3, [r4, #12]
 8003070:	071a      	lsls	r2, r3, #28
 8003072:	d52e      	bpl.n	80030d2 <__swbuf_r+0x82>
 8003074:	6923      	ldr	r3, [r4, #16]
 8003076:	b363      	cbz	r3, 80030d2 <__swbuf_r+0x82>
 8003078:	6923      	ldr	r3, [r4, #16]
 800307a:	6820      	ldr	r0, [r4, #0]
 800307c:	1ac0      	subs	r0, r0, r3
 800307e:	6963      	ldr	r3, [r4, #20]
 8003080:	b2f6      	uxtb	r6, r6
 8003082:	4283      	cmp	r3, r0
 8003084:	4637      	mov	r7, r6
 8003086:	dc04      	bgt.n	8003092 <__swbuf_r+0x42>
 8003088:	4621      	mov	r1, r4
 800308a:	4628      	mov	r0, r5
 800308c:	f000 f948 	bl	8003320 <_fflush_r>
 8003090:	bb28      	cbnz	r0, 80030de <__swbuf_r+0x8e>
 8003092:	68a3      	ldr	r3, [r4, #8]
 8003094:	3b01      	subs	r3, #1
 8003096:	60a3      	str	r3, [r4, #8]
 8003098:	6823      	ldr	r3, [r4, #0]
 800309a:	1c5a      	adds	r2, r3, #1
 800309c:	6022      	str	r2, [r4, #0]
 800309e:	701e      	strb	r6, [r3, #0]
 80030a0:	6963      	ldr	r3, [r4, #20]
 80030a2:	3001      	adds	r0, #1
 80030a4:	4283      	cmp	r3, r0
 80030a6:	d004      	beq.n	80030b2 <__swbuf_r+0x62>
 80030a8:	89a3      	ldrh	r3, [r4, #12]
 80030aa:	07db      	lsls	r3, r3, #31
 80030ac:	d519      	bpl.n	80030e2 <__swbuf_r+0x92>
 80030ae:	2e0a      	cmp	r6, #10
 80030b0:	d117      	bne.n	80030e2 <__swbuf_r+0x92>
 80030b2:	4621      	mov	r1, r4
 80030b4:	4628      	mov	r0, r5
 80030b6:	f000 f933 	bl	8003320 <_fflush_r>
 80030ba:	b190      	cbz	r0, 80030e2 <__swbuf_r+0x92>
 80030bc:	e00f      	b.n	80030de <__swbuf_r+0x8e>
 80030be:	4b0b      	ldr	r3, [pc, #44]	; (80030ec <__swbuf_r+0x9c>)
 80030c0:	429c      	cmp	r4, r3
 80030c2:	d101      	bne.n	80030c8 <__swbuf_r+0x78>
 80030c4:	68ac      	ldr	r4, [r5, #8]
 80030c6:	e7d0      	b.n	800306a <__swbuf_r+0x1a>
 80030c8:	4b09      	ldr	r3, [pc, #36]	; (80030f0 <__swbuf_r+0xa0>)
 80030ca:	429c      	cmp	r4, r3
 80030cc:	bf08      	it	eq
 80030ce:	68ec      	ldreq	r4, [r5, #12]
 80030d0:	e7cb      	b.n	800306a <__swbuf_r+0x1a>
 80030d2:	4621      	mov	r1, r4
 80030d4:	4628      	mov	r0, r5
 80030d6:	f000 f81f 	bl	8003118 <__swsetup_r>
 80030da:	2800      	cmp	r0, #0
 80030dc:	d0cc      	beq.n	8003078 <__swbuf_r+0x28>
 80030de:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80030e2:	4638      	mov	r0, r7
 80030e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030e6:	bf00      	nop
 80030e8:	080035dc 	.word	0x080035dc
 80030ec:	080035fc 	.word	0x080035fc
 80030f0:	080035bc 	.word	0x080035bc

080030f4 <_write_r>:
 80030f4:	b538      	push	{r3, r4, r5, lr}
 80030f6:	4c07      	ldr	r4, [pc, #28]	; (8003114 <_write_r+0x20>)
 80030f8:	4605      	mov	r5, r0
 80030fa:	4608      	mov	r0, r1
 80030fc:	4611      	mov	r1, r2
 80030fe:	2200      	movs	r2, #0
 8003100:	6022      	str	r2, [r4, #0]
 8003102:	461a      	mov	r2, r3
 8003104:	f7fd fe1c 	bl	8000d40 <_write>
 8003108:	1c43      	adds	r3, r0, #1
 800310a:	d102      	bne.n	8003112 <_write_r+0x1e>
 800310c:	6823      	ldr	r3, [r4, #0]
 800310e:	b103      	cbz	r3, 8003112 <_write_r+0x1e>
 8003110:	602b      	str	r3, [r5, #0]
 8003112:	bd38      	pop	{r3, r4, r5, pc}
 8003114:	20000118 	.word	0x20000118

08003118 <__swsetup_r>:
 8003118:	4b32      	ldr	r3, [pc, #200]	; (80031e4 <__swsetup_r+0xcc>)
 800311a:	b570      	push	{r4, r5, r6, lr}
 800311c:	681d      	ldr	r5, [r3, #0]
 800311e:	4606      	mov	r6, r0
 8003120:	460c      	mov	r4, r1
 8003122:	b125      	cbz	r5, 800312e <__swsetup_r+0x16>
 8003124:	69ab      	ldr	r3, [r5, #24]
 8003126:	b913      	cbnz	r3, 800312e <__swsetup_r+0x16>
 8003128:	4628      	mov	r0, r5
 800312a:	f7ff fb91 	bl	8002850 <__sinit>
 800312e:	4b2e      	ldr	r3, [pc, #184]	; (80031e8 <__swsetup_r+0xd0>)
 8003130:	429c      	cmp	r4, r3
 8003132:	d10f      	bne.n	8003154 <__swsetup_r+0x3c>
 8003134:	686c      	ldr	r4, [r5, #4]
 8003136:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800313a:	b29a      	uxth	r2, r3
 800313c:	0715      	lsls	r5, r2, #28
 800313e:	d42c      	bmi.n	800319a <__swsetup_r+0x82>
 8003140:	06d0      	lsls	r0, r2, #27
 8003142:	d411      	bmi.n	8003168 <__swsetup_r+0x50>
 8003144:	2209      	movs	r2, #9
 8003146:	6032      	str	r2, [r6, #0]
 8003148:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800314c:	81a3      	strh	r3, [r4, #12]
 800314e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003152:	e03e      	b.n	80031d2 <__swsetup_r+0xba>
 8003154:	4b25      	ldr	r3, [pc, #148]	; (80031ec <__swsetup_r+0xd4>)
 8003156:	429c      	cmp	r4, r3
 8003158:	d101      	bne.n	800315e <__swsetup_r+0x46>
 800315a:	68ac      	ldr	r4, [r5, #8]
 800315c:	e7eb      	b.n	8003136 <__swsetup_r+0x1e>
 800315e:	4b24      	ldr	r3, [pc, #144]	; (80031f0 <__swsetup_r+0xd8>)
 8003160:	429c      	cmp	r4, r3
 8003162:	bf08      	it	eq
 8003164:	68ec      	ldreq	r4, [r5, #12]
 8003166:	e7e6      	b.n	8003136 <__swsetup_r+0x1e>
 8003168:	0751      	lsls	r1, r2, #29
 800316a:	d512      	bpl.n	8003192 <__swsetup_r+0x7a>
 800316c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800316e:	b141      	cbz	r1, 8003182 <__swsetup_r+0x6a>
 8003170:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003174:	4299      	cmp	r1, r3
 8003176:	d002      	beq.n	800317e <__swsetup_r+0x66>
 8003178:	4630      	mov	r0, r6
 800317a:	f000 f973 	bl	8003464 <_free_r>
 800317e:	2300      	movs	r3, #0
 8003180:	6363      	str	r3, [r4, #52]	; 0x34
 8003182:	89a3      	ldrh	r3, [r4, #12]
 8003184:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003188:	81a3      	strh	r3, [r4, #12]
 800318a:	2300      	movs	r3, #0
 800318c:	6063      	str	r3, [r4, #4]
 800318e:	6923      	ldr	r3, [r4, #16]
 8003190:	6023      	str	r3, [r4, #0]
 8003192:	89a3      	ldrh	r3, [r4, #12]
 8003194:	f043 0308 	orr.w	r3, r3, #8
 8003198:	81a3      	strh	r3, [r4, #12]
 800319a:	6923      	ldr	r3, [r4, #16]
 800319c:	b94b      	cbnz	r3, 80031b2 <__swsetup_r+0x9a>
 800319e:	89a3      	ldrh	r3, [r4, #12]
 80031a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80031a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031a8:	d003      	beq.n	80031b2 <__swsetup_r+0x9a>
 80031aa:	4621      	mov	r1, r4
 80031ac:	4630      	mov	r0, r6
 80031ae:	f000 f917 	bl	80033e0 <__smakebuf_r>
 80031b2:	89a2      	ldrh	r2, [r4, #12]
 80031b4:	f012 0301 	ands.w	r3, r2, #1
 80031b8:	d00c      	beq.n	80031d4 <__swsetup_r+0xbc>
 80031ba:	2300      	movs	r3, #0
 80031bc:	60a3      	str	r3, [r4, #8]
 80031be:	6963      	ldr	r3, [r4, #20]
 80031c0:	425b      	negs	r3, r3
 80031c2:	61a3      	str	r3, [r4, #24]
 80031c4:	6923      	ldr	r3, [r4, #16]
 80031c6:	b953      	cbnz	r3, 80031de <__swsetup_r+0xc6>
 80031c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80031cc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80031d0:	d1ba      	bne.n	8003148 <__swsetup_r+0x30>
 80031d2:	bd70      	pop	{r4, r5, r6, pc}
 80031d4:	0792      	lsls	r2, r2, #30
 80031d6:	bf58      	it	pl
 80031d8:	6963      	ldrpl	r3, [r4, #20]
 80031da:	60a3      	str	r3, [r4, #8]
 80031dc:	e7f2      	b.n	80031c4 <__swsetup_r+0xac>
 80031de:	2000      	movs	r0, #0
 80031e0:	e7f7      	b.n	80031d2 <__swsetup_r+0xba>
 80031e2:	bf00      	nop
 80031e4:	20000034 	.word	0x20000034
 80031e8:	080035dc 	.word	0x080035dc
 80031ec:	080035fc 	.word	0x080035fc
 80031f0:	080035bc 	.word	0x080035bc

080031f4 <_close_r>:
 80031f4:	b538      	push	{r3, r4, r5, lr}
 80031f6:	4c06      	ldr	r4, [pc, #24]	; (8003210 <_close_r+0x1c>)
 80031f8:	2300      	movs	r3, #0
 80031fa:	4605      	mov	r5, r0
 80031fc:	4608      	mov	r0, r1
 80031fe:	6023      	str	r3, [r4, #0]
 8003200:	f7fd fdba 	bl	8000d78 <_close>
 8003204:	1c43      	adds	r3, r0, #1
 8003206:	d102      	bne.n	800320e <_close_r+0x1a>
 8003208:	6823      	ldr	r3, [r4, #0]
 800320a:	b103      	cbz	r3, 800320e <_close_r+0x1a>
 800320c:	602b      	str	r3, [r5, #0]
 800320e:	bd38      	pop	{r3, r4, r5, pc}
 8003210:	20000118 	.word	0x20000118

08003214 <__sflush_r>:
 8003214:	898a      	ldrh	r2, [r1, #12]
 8003216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800321a:	4605      	mov	r5, r0
 800321c:	0710      	lsls	r0, r2, #28
 800321e:	460c      	mov	r4, r1
 8003220:	d458      	bmi.n	80032d4 <__sflush_r+0xc0>
 8003222:	684b      	ldr	r3, [r1, #4]
 8003224:	2b00      	cmp	r3, #0
 8003226:	dc05      	bgt.n	8003234 <__sflush_r+0x20>
 8003228:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800322a:	2b00      	cmp	r3, #0
 800322c:	dc02      	bgt.n	8003234 <__sflush_r+0x20>
 800322e:	2000      	movs	r0, #0
 8003230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003234:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003236:	2e00      	cmp	r6, #0
 8003238:	d0f9      	beq.n	800322e <__sflush_r+0x1a>
 800323a:	2300      	movs	r3, #0
 800323c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003240:	682f      	ldr	r7, [r5, #0]
 8003242:	6a21      	ldr	r1, [r4, #32]
 8003244:	602b      	str	r3, [r5, #0]
 8003246:	d032      	beq.n	80032ae <__sflush_r+0x9a>
 8003248:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800324a:	89a3      	ldrh	r3, [r4, #12]
 800324c:	075a      	lsls	r2, r3, #29
 800324e:	d505      	bpl.n	800325c <__sflush_r+0x48>
 8003250:	6863      	ldr	r3, [r4, #4]
 8003252:	1ac0      	subs	r0, r0, r3
 8003254:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003256:	b10b      	cbz	r3, 800325c <__sflush_r+0x48>
 8003258:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800325a:	1ac0      	subs	r0, r0, r3
 800325c:	2300      	movs	r3, #0
 800325e:	4602      	mov	r2, r0
 8003260:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003262:	6a21      	ldr	r1, [r4, #32]
 8003264:	4628      	mov	r0, r5
 8003266:	47b0      	blx	r6
 8003268:	1c43      	adds	r3, r0, #1
 800326a:	89a3      	ldrh	r3, [r4, #12]
 800326c:	d106      	bne.n	800327c <__sflush_r+0x68>
 800326e:	6829      	ldr	r1, [r5, #0]
 8003270:	291d      	cmp	r1, #29
 8003272:	d848      	bhi.n	8003306 <__sflush_r+0xf2>
 8003274:	4a29      	ldr	r2, [pc, #164]	; (800331c <__sflush_r+0x108>)
 8003276:	40ca      	lsrs	r2, r1
 8003278:	07d6      	lsls	r6, r2, #31
 800327a:	d544      	bpl.n	8003306 <__sflush_r+0xf2>
 800327c:	2200      	movs	r2, #0
 800327e:	6062      	str	r2, [r4, #4]
 8003280:	04d9      	lsls	r1, r3, #19
 8003282:	6922      	ldr	r2, [r4, #16]
 8003284:	6022      	str	r2, [r4, #0]
 8003286:	d504      	bpl.n	8003292 <__sflush_r+0x7e>
 8003288:	1c42      	adds	r2, r0, #1
 800328a:	d101      	bne.n	8003290 <__sflush_r+0x7c>
 800328c:	682b      	ldr	r3, [r5, #0]
 800328e:	b903      	cbnz	r3, 8003292 <__sflush_r+0x7e>
 8003290:	6560      	str	r0, [r4, #84]	; 0x54
 8003292:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003294:	602f      	str	r7, [r5, #0]
 8003296:	2900      	cmp	r1, #0
 8003298:	d0c9      	beq.n	800322e <__sflush_r+0x1a>
 800329a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800329e:	4299      	cmp	r1, r3
 80032a0:	d002      	beq.n	80032a8 <__sflush_r+0x94>
 80032a2:	4628      	mov	r0, r5
 80032a4:	f000 f8de 	bl	8003464 <_free_r>
 80032a8:	2000      	movs	r0, #0
 80032aa:	6360      	str	r0, [r4, #52]	; 0x34
 80032ac:	e7c0      	b.n	8003230 <__sflush_r+0x1c>
 80032ae:	2301      	movs	r3, #1
 80032b0:	4628      	mov	r0, r5
 80032b2:	47b0      	blx	r6
 80032b4:	1c41      	adds	r1, r0, #1
 80032b6:	d1c8      	bne.n	800324a <__sflush_r+0x36>
 80032b8:	682b      	ldr	r3, [r5, #0]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d0c5      	beq.n	800324a <__sflush_r+0x36>
 80032be:	2b1d      	cmp	r3, #29
 80032c0:	d001      	beq.n	80032c6 <__sflush_r+0xb2>
 80032c2:	2b16      	cmp	r3, #22
 80032c4:	d101      	bne.n	80032ca <__sflush_r+0xb6>
 80032c6:	602f      	str	r7, [r5, #0]
 80032c8:	e7b1      	b.n	800322e <__sflush_r+0x1a>
 80032ca:	89a3      	ldrh	r3, [r4, #12]
 80032cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032d0:	81a3      	strh	r3, [r4, #12]
 80032d2:	e7ad      	b.n	8003230 <__sflush_r+0x1c>
 80032d4:	690f      	ldr	r7, [r1, #16]
 80032d6:	2f00      	cmp	r7, #0
 80032d8:	d0a9      	beq.n	800322e <__sflush_r+0x1a>
 80032da:	0793      	lsls	r3, r2, #30
 80032dc:	680e      	ldr	r6, [r1, #0]
 80032de:	bf08      	it	eq
 80032e0:	694b      	ldreq	r3, [r1, #20]
 80032e2:	600f      	str	r7, [r1, #0]
 80032e4:	bf18      	it	ne
 80032e6:	2300      	movne	r3, #0
 80032e8:	eba6 0807 	sub.w	r8, r6, r7
 80032ec:	608b      	str	r3, [r1, #8]
 80032ee:	f1b8 0f00 	cmp.w	r8, #0
 80032f2:	dd9c      	ble.n	800322e <__sflush_r+0x1a>
 80032f4:	4643      	mov	r3, r8
 80032f6:	463a      	mov	r2, r7
 80032f8:	6a21      	ldr	r1, [r4, #32]
 80032fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80032fc:	4628      	mov	r0, r5
 80032fe:	47b0      	blx	r6
 8003300:	2800      	cmp	r0, #0
 8003302:	dc06      	bgt.n	8003312 <__sflush_r+0xfe>
 8003304:	89a3      	ldrh	r3, [r4, #12]
 8003306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800330a:	81a3      	strh	r3, [r4, #12]
 800330c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003310:	e78e      	b.n	8003230 <__sflush_r+0x1c>
 8003312:	4407      	add	r7, r0
 8003314:	eba8 0800 	sub.w	r8, r8, r0
 8003318:	e7e9      	b.n	80032ee <__sflush_r+0xda>
 800331a:	bf00      	nop
 800331c:	20400001 	.word	0x20400001

08003320 <_fflush_r>:
 8003320:	b538      	push	{r3, r4, r5, lr}
 8003322:	690b      	ldr	r3, [r1, #16]
 8003324:	4605      	mov	r5, r0
 8003326:	460c      	mov	r4, r1
 8003328:	b1db      	cbz	r3, 8003362 <_fflush_r+0x42>
 800332a:	b118      	cbz	r0, 8003334 <_fflush_r+0x14>
 800332c:	6983      	ldr	r3, [r0, #24]
 800332e:	b90b      	cbnz	r3, 8003334 <_fflush_r+0x14>
 8003330:	f7ff fa8e 	bl	8002850 <__sinit>
 8003334:	4b0c      	ldr	r3, [pc, #48]	; (8003368 <_fflush_r+0x48>)
 8003336:	429c      	cmp	r4, r3
 8003338:	d109      	bne.n	800334e <_fflush_r+0x2e>
 800333a:	686c      	ldr	r4, [r5, #4]
 800333c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003340:	b17b      	cbz	r3, 8003362 <_fflush_r+0x42>
 8003342:	4621      	mov	r1, r4
 8003344:	4628      	mov	r0, r5
 8003346:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800334a:	f7ff bf63 	b.w	8003214 <__sflush_r>
 800334e:	4b07      	ldr	r3, [pc, #28]	; (800336c <_fflush_r+0x4c>)
 8003350:	429c      	cmp	r4, r3
 8003352:	d101      	bne.n	8003358 <_fflush_r+0x38>
 8003354:	68ac      	ldr	r4, [r5, #8]
 8003356:	e7f1      	b.n	800333c <_fflush_r+0x1c>
 8003358:	4b05      	ldr	r3, [pc, #20]	; (8003370 <_fflush_r+0x50>)
 800335a:	429c      	cmp	r4, r3
 800335c:	bf08      	it	eq
 800335e:	68ec      	ldreq	r4, [r5, #12]
 8003360:	e7ec      	b.n	800333c <_fflush_r+0x1c>
 8003362:	2000      	movs	r0, #0
 8003364:	bd38      	pop	{r3, r4, r5, pc}
 8003366:	bf00      	nop
 8003368:	080035dc 	.word	0x080035dc
 800336c:	080035fc 	.word	0x080035fc
 8003370:	080035bc 	.word	0x080035bc

08003374 <_lseek_r>:
 8003374:	b538      	push	{r3, r4, r5, lr}
 8003376:	4c07      	ldr	r4, [pc, #28]	; (8003394 <_lseek_r+0x20>)
 8003378:	4605      	mov	r5, r0
 800337a:	4608      	mov	r0, r1
 800337c:	4611      	mov	r1, r2
 800337e:	2200      	movs	r2, #0
 8003380:	6022      	str	r2, [r4, #0]
 8003382:	461a      	mov	r2, r3
 8003384:	f7fd fd1f 	bl	8000dc6 <_lseek>
 8003388:	1c43      	adds	r3, r0, #1
 800338a:	d102      	bne.n	8003392 <_lseek_r+0x1e>
 800338c:	6823      	ldr	r3, [r4, #0]
 800338e:	b103      	cbz	r3, 8003392 <_lseek_r+0x1e>
 8003390:	602b      	str	r3, [r5, #0]
 8003392:	bd38      	pop	{r3, r4, r5, pc}
 8003394:	20000118 	.word	0x20000118

08003398 <__swhatbuf_r>:
 8003398:	b570      	push	{r4, r5, r6, lr}
 800339a:	460e      	mov	r6, r1
 800339c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033a0:	2900      	cmp	r1, #0
 80033a2:	b096      	sub	sp, #88	; 0x58
 80033a4:	4614      	mov	r4, r2
 80033a6:	461d      	mov	r5, r3
 80033a8:	da07      	bge.n	80033ba <__swhatbuf_r+0x22>
 80033aa:	2300      	movs	r3, #0
 80033ac:	602b      	str	r3, [r5, #0]
 80033ae:	89b3      	ldrh	r3, [r6, #12]
 80033b0:	061a      	lsls	r2, r3, #24
 80033b2:	d410      	bmi.n	80033d6 <__swhatbuf_r+0x3e>
 80033b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033b8:	e00e      	b.n	80033d8 <__swhatbuf_r+0x40>
 80033ba:	466a      	mov	r2, sp
 80033bc:	f000 f8b2 	bl	8003524 <_fstat_r>
 80033c0:	2800      	cmp	r0, #0
 80033c2:	dbf2      	blt.n	80033aa <__swhatbuf_r+0x12>
 80033c4:	9a01      	ldr	r2, [sp, #4]
 80033c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80033ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80033ce:	425a      	negs	r2, r3
 80033d0:	415a      	adcs	r2, r3
 80033d2:	602a      	str	r2, [r5, #0]
 80033d4:	e7ee      	b.n	80033b4 <__swhatbuf_r+0x1c>
 80033d6:	2340      	movs	r3, #64	; 0x40
 80033d8:	2000      	movs	r0, #0
 80033da:	6023      	str	r3, [r4, #0]
 80033dc:	b016      	add	sp, #88	; 0x58
 80033de:	bd70      	pop	{r4, r5, r6, pc}

080033e0 <__smakebuf_r>:
 80033e0:	898b      	ldrh	r3, [r1, #12]
 80033e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80033e4:	079d      	lsls	r5, r3, #30
 80033e6:	4606      	mov	r6, r0
 80033e8:	460c      	mov	r4, r1
 80033ea:	d507      	bpl.n	80033fc <__smakebuf_r+0x1c>
 80033ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80033f0:	6023      	str	r3, [r4, #0]
 80033f2:	6123      	str	r3, [r4, #16]
 80033f4:	2301      	movs	r3, #1
 80033f6:	6163      	str	r3, [r4, #20]
 80033f8:	b002      	add	sp, #8
 80033fa:	bd70      	pop	{r4, r5, r6, pc}
 80033fc:	ab01      	add	r3, sp, #4
 80033fe:	466a      	mov	r2, sp
 8003400:	f7ff ffca 	bl	8003398 <__swhatbuf_r>
 8003404:	9900      	ldr	r1, [sp, #0]
 8003406:	4605      	mov	r5, r0
 8003408:	4630      	mov	r0, r6
 800340a:	f7ff faab 	bl	8002964 <_malloc_r>
 800340e:	b948      	cbnz	r0, 8003424 <__smakebuf_r+0x44>
 8003410:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003414:	059a      	lsls	r2, r3, #22
 8003416:	d4ef      	bmi.n	80033f8 <__smakebuf_r+0x18>
 8003418:	f023 0303 	bic.w	r3, r3, #3
 800341c:	f043 0302 	orr.w	r3, r3, #2
 8003420:	81a3      	strh	r3, [r4, #12]
 8003422:	e7e3      	b.n	80033ec <__smakebuf_r+0xc>
 8003424:	4b0d      	ldr	r3, [pc, #52]	; (800345c <__smakebuf_r+0x7c>)
 8003426:	62b3      	str	r3, [r6, #40]	; 0x28
 8003428:	89a3      	ldrh	r3, [r4, #12]
 800342a:	6020      	str	r0, [r4, #0]
 800342c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003430:	81a3      	strh	r3, [r4, #12]
 8003432:	9b00      	ldr	r3, [sp, #0]
 8003434:	6163      	str	r3, [r4, #20]
 8003436:	9b01      	ldr	r3, [sp, #4]
 8003438:	6120      	str	r0, [r4, #16]
 800343a:	b15b      	cbz	r3, 8003454 <__smakebuf_r+0x74>
 800343c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003440:	4630      	mov	r0, r6
 8003442:	f000 f881 	bl	8003548 <_isatty_r>
 8003446:	b128      	cbz	r0, 8003454 <__smakebuf_r+0x74>
 8003448:	89a3      	ldrh	r3, [r4, #12]
 800344a:	f023 0303 	bic.w	r3, r3, #3
 800344e:	f043 0301 	orr.w	r3, r3, #1
 8003452:	81a3      	strh	r3, [r4, #12]
 8003454:	89a3      	ldrh	r3, [r4, #12]
 8003456:	431d      	orrs	r5, r3
 8003458:	81a5      	strh	r5, [r4, #12]
 800345a:	e7cd      	b.n	80033f8 <__smakebuf_r+0x18>
 800345c:	08002819 	.word	0x08002819

08003460 <__malloc_lock>:
 8003460:	4770      	bx	lr

08003462 <__malloc_unlock>:
 8003462:	4770      	bx	lr

08003464 <_free_r>:
 8003464:	b538      	push	{r3, r4, r5, lr}
 8003466:	4605      	mov	r5, r0
 8003468:	2900      	cmp	r1, #0
 800346a:	d045      	beq.n	80034f8 <_free_r+0x94>
 800346c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003470:	1f0c      	subs	r4, r1, #4
 8003472:	2b00      	cmp	r3, #0
 8003474:	bfb8      	it	lt
 8003476:	18e4      	addlt	r4, r4, r3
 8003478:	f7ff fff2 	bl	8003460 <__malloc_lock>
 800347c:	4a1f      	ldr	r2, [pc, #124]	; (80034fc <_free_r+0x98>)
 800347e:	6813      	ldr	r3, [r2, #0]
 8003480:	4610      	mov	r0, r2
 8003482:	b933      	cbnz	r3, 8003492 <_free_r+0x2e>
 8003484:	6063      	str	r3, [r4, #4]
 8003486:	6014      	str	r4, [r2, #0]
 8003488:	4628      	mov	r0, r5
 800348a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800348e:	f7ff bfe8 	b.w	8003462 <__malloc_unlock>
 8003492:	42a3      	cmp	r3, r4
 8003494:	d90c      	bls.n	80034b0 <_free_r+0x4c>
 8003496:	6821      	ldr	r1, [r4, #0]
 8003498:	1862      	adds	r2, r4, r1
 800349a:	4293      	cmp	r3, r2
 800349c:	bf04      	itt	eq
 800349e:	681a      	ldreq	r2, [r3, #0]
 80034a0:	685b      	ldreq	r3, [r3, #4]
 80034a2:	6063      	str	r3, [r4, #4]
 80034a4:	bf04      	itt	eq
 80034a6:	1852      	addeq	r2, r2, r1
 80034a8:	6022      	streq	r2, [r4, #0]
 80034aa:	6004      	str	r4, [r0, #0]
 80034ac:	e7ec      	b.n	8003488 <_free_r+0x24>
 80034ae:	4613      	mov	r3, r2
 80034b0:	685a      	ldr	r2, [r3, #4]
 80034b2:	b10a      	cbz	r2, 80034b8 <_free_r+0x54>
 80034b4:	42a2      	cmp	r2, r4
 80034b6:	d9fa      	bls.n	80034ae <_free_r+0x4a>
 80034b8:	6819      	ldr	r1, [r3, #0]
 80034ba:	1858      	adds	r0, r3, r1
 80034bc:	42a0      	cmp	r0, r4
 80034be:	d10b      	bne.n	80034d8 <_free_r+0x74>
 80034c0:	6820      	ldr	r0, [r4, #0]
 80034c2:	4401      	add	r1, r0
 80034c4:	1858      	adds	r0, r3, r1
 80034c6:	4282      	cmp	r2, r0
 80034c8:	6019      	str	r1, [r3, #0]
 80034ca:	d1dd      	bne.n	8003488 <_free_r+0x24>
 80034cc:	6810      	ldr	r0, [r2, #0]
 80034ce:	6852      	ldr	r2, [r2, #4]
 80034d0:	605a      	str	r2, [r3, #4]
 80034d2:	4401      	add	r1, r0
 80034d4:	6019      	str	r1, [r3, #0]
 80034d6:	e7d7      	b.n	8003488 <_free_r+0x24>
 80034d8:	d902      	bls.n	80034e0 <_free_r+0x7c>
 80034da:	230c      	movs	r3, #12
 80034dc:	602b      	str	r3, [r5, #0]
 80034de:	e7d3      	b.n	8003488 <_free_r+0x24>
 80034e0:	6820      	ldr	r0, [r4, #0]
 80034e2:	1821      	adds	r1, r4, r0
 80034e4:	428a      	cmp	r2, r1
 80034e6:	bf04      	itt	eq
 80034e8:	6811      	ldreq	r1, [r2, #0]
 80034ea:	6852      	ldreq	r2, [r2, #4]
 80034ec:	6062      	str	r2, [r4, #4]
 80034ee:	bf04      	itt	eq
 80034f0:	1809      	addeq	r1, r1, r0
 80034f2:	6021      	streq	r1, [r4, #0]
 80034f4:	605c      	str	r4, [r3, #4]
 80034f6:	e7c7      	b.n	8003488 <_free_r+0x24>
 80034f8:	bd38      	pop	{r3, r4, r5, pc}
 80034fa:	bf00      	nop
 80034fc:	200000c4 	.word	0x200000c4

08003500 <_read_r>:
 8003500:	b538      	push	{r3, r4, r5, lr}
 8003502:	4c07      	ldr	r4, [pc, #28]	; (8003520 <_read_r+0x20>)
 8003504:	4605      	mov	r5, r0
 8003506:	4608      	mov	r0, r1
 8003508:	4611      	mov	r1, r2
 800350a:	2200      	movs	r2, #0
 800350c:	6022      	str	r2, [r4, #0]
 800350e:	461a      	mov	r2, r3
 8003510:	f7fd fbf9 	bl	8000d06 <_read>
 8003514:	1c43      	adds	r3, r0, #1
 8003516:	d102      	bne.n	800351e <_read_r+0x1e>
 8003518:	6823      	ldr	r3, [r4, #0]
 800351a:	b103      	cbz	r3, 800351e <_read_r+0x1e>
 800351c:	602b      	str	r3, [r5, #0]
 800351e:	bd38      	pop	{r3, r4, r5, pc}
 8003520:	20000118 	.word	0x20000118

08003524 <_fstat_r>:
 8003524:	b538      	push	{r3, r4, r5, lr}
 8003526:	4c07      	ldr	r4, [pc, #28]	; (8003544 <_fstat_r+0x20>)
 8003528:	2300      	movs	r3, #0
 800352a:	4605      	mov	r5, r0
 800352c:	4608      	mov	r0, r1
 800352e:	4611      	mov	r1, r2
 8003530:	6023      	str	r3, [r4, #0]
 8003532:	f7fd fc2d 	bl	8000d90 <_fstat>
 8003536:	1c43      	adds	r3, r0, #1
 8003538:	d102      	bne.n	8003540 <_fstat_r+0x1c>
 800353a:	6823      	ldr	r3, [r4, #0]
 800353c:	b103      	cbz	r3, 8003540 <_fstat_r+0x1c>
 800353e:	602b      	str	r3, [r5, #0]
 8003540:	bd38      	pop	{r3, r4, r5, pc}
 8003542:	bf00      	nop
 8003544:	20000118 	.word	0x20000118

08003548 <_isatty_r>:
 8003548:	b538      	push	{r3, r4, r5, lr}
 800354a:	4c06      	ldr	r4, [pc, #24]	; (8003564 <_isatty_r+0x1c>)
 800354c:	2300      	movs	r3, #0
 800354e:	4605      	mov	r5, r0
 8003550:	4608      	mov	r0, r1
 8003552:	6023      	str	r3, [r4, #0]
 8003554:	f7fd fc2c 	bl	8000db0 <_isatty>
 8003558:	1c43      	adds	r3, r0, #1
 800355a:	d102      	bne.n	8003562 <_isatty_r+0x1a>
 800355c:	6823      	ldr	r3, [r4, #0]
 800355e:	b103      	cbz	r3, 8003562 <_isatty_r+0x1a>
 8003560:	602b      	str	r3, [r5, #0]
 8003562:	bd38      	pop	{r3, r4, r5, pc}
 8003564:	20000118 	.word	0x20000118

08003568 <_init>:
 8003568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800356a:	bf00      	nop
 800356c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800356e:	bc08      	pop	{r3}
 8003570:	469e      	mov	lr, r3
 8003572:	4770      	bx	lr

08003574 <_fini>:
 8003574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003576:	bf00      	nop
 8003578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800357a:	bc08      	pop	{r3}
 800357c:	469e      	mov	lr, r3
 800357e:	4770      	bx	lr
