//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Aug  1 10:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_20
.address_size 64

// _Z17gaborFilterKernelPfS_iiS_i$__cuda_local_var_34308_35_non_const_tile has been demoted
// _Z17gaborFilterKernelPfS_iiS_i$__cuda_local_var_34309_35_non_const_filter_buf has been demoted

.visible .entry _Z17gaborFilterKernelPfS_iiS_i(
	.param .u64 _Z17gaborFilterKernelPfS_iiS_i_param_0,
	.param .u64 _Z17gaborFilterKernelPfS_iiS_i_param_1,
	.param .u32 _Z17gaborFilterKernelPfS_iiS_i_param_2,
	.param .u32 _Z17gaborFilterKernelPfS_iiS_i_param_3,
	.param .u64 _Z17gaborFilterKernelPfS_iiS_i_param_4,
	.param .u32 _Z17gaborFilterKernelPfS_iiS_i_param_5
)
{
	.reg .pred 	%p<7>;
	.reg .s32 	%r<23>;
	.reg .f32 	%f<20>;
	.reg .s64 	%rd<47>;
	// demoted variable
	.shared .align 4 .b8 _Z17gaborFilterKernelPfS_iiS_i$__cuda_local_var_34308_35_non_const_tile[5184];
	// demoted variable
	.shared .align 4 .b8 _Z17gaborFilterKernelPfS_iiS_i$__cuda_local_var_34309_35_non_const_filter_buf[100];

	ld.param.u64 	%rd12, [_Z17gaborFilterKernelPfS_iiS_i_param_0];
	ld.param.u64 	%rd14, [_Z17gaborFilterKernelPfS_iiS_i_param_1];
	ld.param.u32 	%r9, [_Z17gaborFilterKernelPfS_iiS_i_param_3];
	ld.param.u64 	%rd13, [_Z17gaborFilterKernelPfS_iiS_i_param_4];
	ld.param.u32 	%r8, [_Z17gaborFilterKernelPfS_iiS_i_param_5];
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.y;
	mov.u32 	%r13, %ctaid.y;
	mov.u32 	%r1, %tid.y;
	mad.lo.s32 	%r14, %r12, %r13, %r1;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r15, %r10, %r11, %r2;
	mad.lo.s32 	%r16, %r14, %r9, %r15;
	cvt.s64.s32	%rd1, %r16;
	cvta.to.global.u64 	%rd15, %rd14;
	mul.wide.s32 	%rd16, %r16, 4;
	add.s64 	%rd17, %rd15, %rd16;
	mul.wide.s32 	%rd18, %r1, 144;
	mov.u64 	%rd19, _Z17gaborFilterKernelPfS_iiS_i$__cuda_local_var_34308_35_non_const_tile;
	add.s64 	%rd20, %rd19, %rd18;
	mul.wide.s32 	%rd21, %r2, 4;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.f32 	%f9, [%rd17];
	st.shared.f32 	[%rd22+296], %f9;
	setp.lt.s32	%p1, %r2, 5;
	setp.lt.s32	%p2, %r1, 5;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB0_2;
	bra.uni 	BB0_1;

BB0_1:
	cvta.to.global.u64 	%rd23, %rd13;
	mad.lo.s32 	%r17, %r1, 5, %r2;
	mul.wide.s32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.s32 	%rd26, %r1, 20;
	mov.u64 	%rd27, _Z17gaborFilterKernelPfS_iiS_i$__cuda_local_var_34309_35_non_const_filter_buf;
	add.s64 	%rd28, %rd27, %rd26;
	mul.wide.s32 	%rd29, %r2, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.f32 	%f10, [%rd25];
	st.shared.f32 	[%rd30], %f10;

BB0_2:
	bar.sync 	0;
	neg.s32 	%r3, %r8;
	setp.le.s32	%p4, %r3, %r8;
	@%p4 bra 	BB0_4;

	mov.f32 	%f19, 0f00000000;
	mov.f32 	%f18, %f19;
	bra.uni 	BB0_8;

BB0_4:
	sub.s32 	%r18, %r2, %r8;
	mul.wide.s32 	%rd32, %r18, 4;
	add.s64 	%rd34, %rd32, %rd19;
	add.s64 	%rd2, %rd34, 296;
	sub.s32 	%r19, %r1, %r8;
	cvt.u64.u32	%rd3, %r19;
	mov.f32 	%f19, 0f00000000;
	mov.f32 	%f18, %f19;
	mov.u64 	%rd44, 0;
	mov.u32 	%r22, %r3;

BB0_5:
	mov.u32 	%r4, %r22;
	mul.lo.s64 	%rd35, %rd44, 20;
	mov.u64 	%rd36, _Z17gaborFilterKernelPfS_iiS_i$__cuda_local_var_34309_35_non_const_filter_buf;
	add.s64 	%rd46, %rd36, %rd35;
	add.s64 	%rd37, %rd3, %rd44;
	cvt.s64.s32 	%rd38, %rd37;
	mul.lo.s64 	%rd39, %rd38, 36;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd45, %rd2, %rd40;
	mov.u32 	%r21, %r3;

BB0_6:
	ld.shared.f32 	%f13, [%rd45];
	ld.shared.f32 	%f14, [%rd46];
	fma.rn.f32 	%f19, %f13, %f14, %f19;
	add.f32 	%f18, %f18, %f14;
	add.s64 	%rd46, %rd46, 4;
	add.s64 	%rd45, %rd45, 4;
	add.s32 	%r21, %r21, 1;
	setp.le.s32	%p5, %r21, %r8;
	@%p5 bra 	BB0_6;

	add.s32 	%r7, %r4, 1;
	add.s64 	%rd44, %rd44, 1;
	setp.le.s32	%p6, %r7, %r8;
	mov.u32 	%r22, %r7;
	@%p6 bra 	BB0_5;

BB0_8:
	cvta.to.global.u64 	%rd41, %rd12;
	shl.b64 	%rd42, %rd1, 2;
	add.s64 	%rd43, %rd41, %rd42;
	div.rn.f32 	%f17, %f19, %f18;
	st.global.f32 	[%rd43], %f17;
	ret;
}


