--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
64 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! Ring[8].Ring/c<1>                 SLICE_X36Y102.A   SLICE_X36Y103.A4 !
 ! Ring[9].Ring/c<1>                 SLICE_X37Y102.B   SLICE_X36Y103.B4 !
 ! Ring[10].Ring/c<1>                SLICE_X37Y102.D   SLICE_X36Y103.C1 !
 ! Ring[11].Ring/c<1>                SLICE_X37Y103.A   SLICE_X36Y103.D5 !
 ! Ring[12].Ring/c<1>                SLICE_X36Y105.D   SLICE_X36Y104.A2 !
 ! Ring[13].Ring/c<1>                SLICE_X39Y104.B   SLICE_X36Y104.B4 !
 ! Ring[14].Ring/c<1>                SLICE_X36Y105.B   SLICE_X36Y104.C5 !
 ! Ring[15].Ring/c<1>                SLICE_X37Y105.C   SLICE_X36Y104.D6 !
 ! Ring[0].Ring/c<1>                 SLICE_X47Y117.D   SLICE_X44Y117.A3 !
 ! Ring[1].Ring/c<1>                 SLICE_X47Y117.A   SLICE_X44Y117.B6 !
 ! Ring[2].Ring/c<1>                 SLICE_X46Y117.A   SLICE_X44Y117.C1 !
 ! Ring[3].Ring/c<1>                 SLICE_X46Y118.B   SLICE_X44Y117.D3 !
 ! Ring[4].Ring/c<1>                 SLICE_X46Y118.A   SLICE_X47Y119.A4 !
 ! Ring[5].Ring/c<1>                 SLICE_X47Y120.B   SLICE_X47Y119.B3 !
 ! Ring[6].Ring/c<1>                 SLICE_X46Y120.A   SLICE_X47Y119.C4 !
 ! Ring[7].Ring/c<1>                 SLICE_X46Y119.C   SLICE_X47Y119.D1 !
 ! Ring[12].Ring/c<1>                SLICE_X2Y96.A     SLICE_X0Y97.A6   !
 ! Ring[13].Ring/c<1>                SLICE_X0Y96.D     SLICE_X0Y97.B6   !
 ! Ring[14].Ring/c<1>                SLICE_X1Y96.A     SLICE_X0Y97.C2   !
 ! Ring[15].Ring/c<1>                SLICE_X2Y97.D     SLICE_X0Y97.D1   !
 ! Ring[8].Ring/c<1>                 SLICE_X0Y96.C     SLICE_X1Y95.A3   !
 ! Ring[9].Ring/c<1>                 SLICE_X0Y94.B     SLICE_X1Y95.B3   !
 ! Ring[10].Ring/c<1>                SLICE_X1Y94.B     SLICE_X1Y95.C2   !
 ! Ring[11].Ring/c<1>                SLICE_X1Y96.D     SLICE_X1Y95.D6   !
 ! Ring[0].Ring/c<1>                 SLICE_X0Y112.D    SLICE_X1Y112.A5  !
 ! Ring[1].Ring/c<1>                 SLICE_X0Y111.C    SLICE_X1Y112.B3  !
 ! Ring[2].Ring/c<1>                 SLICE_X0Y112.A    SLICE_X1Y112.C1  !
 ! Ring[3].Ring/c<1>                 SLICE_X1Y111.C    SLICE_X1Y112.D5  !
 ! Ring[4].Ring/c<1>                 SLICE_X0Y113.A    SLICE_X1Y114.A4  !
 ! Ring[5].Ring/c<1>                 SLICE_X0Y115.B    SLICE_X1Y114.B6  !
 ! Ring[6].Ring/c<1>                 SLICE_X1Y115.B    SLICE_X1Y114.C5  !
 ! Ring[7].Ring/c<1>                 SLICE_X0Y114.D    SLICE_X1Y114.D6  !
 ! Ring[0].Ring/c<1>                 SLICE_X48Y126.D   SLICE_X48Y125.A2 !
 ! Ring[1].Ring/c<1>                 SLICE_X49Y126.A   SLICE_X48Y125.B4 !
 ! Ring[2].Ring/c<1>                 SLICE_X49Y126.C   SLICE_X48Y125.C6 !
 ! Ring[3].Ring/c<1>                 SLICE_X48Y126.B   SLICE_X48Y125.D5 !
 ! Ring[4].Ring/c<1>                 SLICE_X53Y126.A   SLICE_X52Y126.A6 !
 ! Ring[5].Ring/c<1>                 SLICE_X52Y127.B   SLICE_X52Y126.B3 !
 ! Ring[6].Ring/c<1>                 SLICE_X53Y128.A   SLICE_X52Y126.C1 !
 ! Ring[7].Ring/c<1>                 SLICE_X53Y128.B   SLICE_X52Y126.D1 !
 ! Ring[8].Ring/c<1>                 SLICE_X71Y117.C   SLICE_X70Y117.A3 !
 ! Ring[9].Ring/c<1>                 SLICE_X71Y117.D   SLICE_X70Y117.B1 !
 ! Ring[10].Ring/c<1>                SLICE_X72Y117.A   SLICE_X70Y117.C3 !
 ! Ring[11].Ring/c<1>                SLICE_X71Y117.A   SLICE_X70Y117.D5 !
 ! Ring[12].Ring/c<1>                SLICE_X72Y119.B   SLICE_X70Y118.A1 !
 ! Ring[13].Ring/c<1>                SLICE_X72Y118.C   SLICE_X70Y118.B6 !
 ! Ring[14].Ring/c<1>                SLICE_X73Y119.C   SLICE_X70Y118.C5 !
 ! Ring[15].Ring/c<1>                SLICE_X73Y119.A   SLICE_X70Y118.D4 !
 ! Ring[12].Ring/c<1>                SLICE_X8Y82.D     SLICE_X8Y84.A4   !
 ! Ring[13].Ring/c<1>                SLICE_X8Y82.A     SLICE_X8Y84.B4   !
 ! Ring[14].Ring/c<1>                SLICE_X10Y84.A    SLICE_X8Y84.C1   !
 ! Ring[15].Ring/c<1>                SLICE_X10Y86.A    SLICE_X8Y84.D2   !
 ! Ring[8].Ring/c<1>                 SLICE_X10Y83.A    SLICE_X8Y85.A5   !
 ! Ring[9].Ring/c<1>                 SLICE_X8Y83.C     SLICE_X8Y85.B1   !
 ! Ring[10].Ring/c<1>                SLICE_X8Y83.D     SLICE_X8Y85.C2   !
 ! Ring[11].Ring/c<1>                SLICE_X10Y85.C    SLICE_X8Y85.D2   !
 ! Ring[0].Ring/c<1>                 SLICE_X10Y115.C   SLICE_X8Y114.A5  !
 ! Ring[1].Ring/c<1>                 SLICE_X6Y116.A    SLICE_X8Y114.B1  !
 ! Ring[2].Ring/c<1>                 SLICE_X10Y115.A   SLICE_X8Y114.C1  !
 ! Ring[3].Ring/c<1>                 SLICE_X8Y115.C    SLICE_X8Y114.D5  !
 ! Ring[4].Ring/c<1>                 SLICE_X8Y117.A    SLICE_X8Y116.A2  !
 ! Ring[5].Ring/c<1>                 SLICE_X10Y116.C   SLICE_X8Y116.B4  !
 ! Ring[6].Ring/c<1>                 SLICE_X10Y116.D   SLICE_X8Y116.C1  !
 ! Ring[7].Ring/c<1>                 SLICE_X8Y117.B    SLICE_X8Y116.D5  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128699 paths analyzed, 5192 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.846ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_42 (SLICE_X65Y91.B1), 79 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:          E2M/EC/tx_packet_payload_42 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.281ns (Levels of Logic = 3)
  Clock Path Skew:      -0.483ns (1.138 - 1.621)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to E2M/EC/tx_packet_payload_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y23.DOADOL9 Trcko_DOWA            2.180   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                       E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    SLICE_X46Y99.A1      net (fanout=1)        2.252   E2M/EC/register32InternalReadData<18>
    SLICE_X46Y99.A       Tilo                  0.094   E2M/EC/tx_packet_payload_44_mux000022
                                                       E2M/EC/tx_packet_payload_42_mux000022
    SLICE_X52Y96.A2      net (fanout=1)        1.374   E2M/EC/tx_packet_payload_42_mux000022
    SLICE_X52Y96.A       Tilo                  0.094   E2M/EC/tx_packet_payload_41_mux000045
                                                       E2M/EC/tx_packet_payload_42_mux000045
    SLICE_X65Y91.B1      net (fanout=1)        1.260   E2M/EC/tx_packet_payload_42_mux000045
    SLICE_X65Y91.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<44>
                                                       E2M/EC/tx_packet_payload_42_mux000065
                                                       E2M/EC/tx_packet_payload_42
    -------------------------------------------------  ---------------------------
    Total                                      7.281ns (2.395ns logic, 4.886ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_29 (FF)
  Destination:          E2M/EC/tx_packet_payload_42 (FF)
  Requirement:          7.900ns
  Data Path Delay:      6.755ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.449 - 0.459)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_29 to E2M/EC/tx_packet_payload_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y83.CQ      Tcko                  0.450   E2M/EC/rx_mem_length<30>
                                                       E2M/EC/rx_mem_length_29
    SLICE_X56Y83.A1      net (fanout=9)        1.086   E2M/EC/rx_mem_length<29>
    SLICE_X56Y83.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<2>67
                                                       E2M/EC/rx_state_cmp_eq0032247_SW0
    SLICE_X63Y80.A1      net (fanout=2)        1.067   N670
    SLICE_X63Y80.A       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X54Y94.C2      net (fanout=23)       1.668   E2M/EC/N259
    SLICE_X54Y94.C       Tilo                  0.094   E2M/EC/tx_packet_payload_63_mux000056
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>43
    SLICE_X52Y96.A5      net (fanout=28)       0.821   E2M/EC/N344
    SLICE_X52Y96.A       Tilo                  0.094   E2M/EC/tx_packet_payload_41_mux000045
                                                       E2M/EC/tx_packet_payload_42_mux000045
    SLICE_X65Y91.B1      net (fanout=1)        1.260   E2M/EC/tx_packet_payload_42_mux000045
    SLICE_X65Y91.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<44>
                                                       E2M/EC/tx_packet_payload_42_mux000065
                                                       E2M/EC/tx_packet_payload_42
    -------------------------------------------------  ---------------------------
    Total                                      6.755ns (0.853ns logic, 5.902ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_command_counter_2 (FF)
  Destination:          E2M/EC/tx_packet_payload_42 (FF)
  Requirement:          7.900ns
  Data Path Delay:      6.664ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.449 - 0.491)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_command_counter_2 to E2M/EC/tx_packet_payload_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y94.DQ      Tcko                  0.450   E2M/EC/rx_command_counter<2>
                                                       E2M/EC/rx_command_counter_2
    SLICE_X55Y92.C2      net (fanout=17)       1.156   E2M/EC/rx_command_counter<2>
    SLICE_X55Y92.C       Tilo                  0.094   E2M/EC/N373
                                                       E2M/EC/tx_header_counter_mux0000<4>11
    SLICE_X46Y99.A2      net (fanout=30)       2.115   E2M/EC/N56
    SLICE_X46Y99.A       Tilo                  0.094   E2M/EC/tx_packet_payload_44_mux000022
                                                       E2M/EC/tx_packet_payload_42_mux000022
    SLICE_X52Y96.A2      net (fanout=1)        1.374   E2M/EC/tx_packet_payload_42_mux000022
    SLICE_X52Y96.A       Tilo                  0.094   E2M/EC/tx_packet_payload_41_mux000045
                                                       E2M/EC/tx_packet_payload_42_mux000045
    SLICE_X65Y91.B1      net (fanout=1)        1.260   E2M/EC/tx_packet_payload_42_mux000045
    SLICE_X65Y91.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<44>
                                                       E2M/EC/tx_packet_payload_42_mux000065
                                                       E2M/EC/tx_packet_payload_42
    -------------------------------------------------  ---------------------------
    Total                                      6.664ns (0.759ns logic, 5.905ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_57 (SLICE_X65Y88.B1), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_13 (FF)
  Destination:          E2M/EC/tx_packet_payload_57 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.688ns (Levels of Logic = 5)
  Clock Path Skew:      -0.074ns (1.138 - 1.212)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_13 to E2M/EC/tx_packet_payload_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y66.DQ      Tcko                  0.450   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_13
    SLICE_X56Y66.A2      net (fanout=3)        0.652   E2M/EC/tx_read_len<13>
    SLICE_X56Y66.A       Tilo                  0.094   N893
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X57Y64.A2      net (fanout=1)        0.742   N893
    SLICE_X57Y64.A       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X69Y77.C2      net (fanout=35)       1.857   E2M/EC/tx_state_and0001
    SLICE_X69Y77.C       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X73Y88.A1      net (fanout=91)       2.439   E2M/EC/N305
    SLICE_X73Y88.A       Tilo                  0.094   E2M/EC/tx_packet_payload_57_mux000010
                                                       E2M/EC/tx_packet_payload_57_mux000034
    SLICE_X65Y88.B1      net (fanout=1)        1.145   E2M/EC/tx_packet_payload_57_mux000034
    SLICE_X65Y88.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_57_mux0000101
                                                       E2M/EC/tx_packet_payload_57
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (0.853ns logic, 6.835ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_12 (FF)
  Destination:          E2M/EC/tx_packet_payload_57 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.454ns (Levels of Logic = 5)
  Clock Path Skew:      -0.074ns (1.138 - 1.212)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_12 to E2M/EC/tx_packet_payload_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y66.CQ      Tcko                  0.450   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_12
    SLICE_X56Y66.A5      net (fanout=3)        0.418   E2M/EC/tx_read_len<12>
    SLICE_X56Y66.A       Tilo                  0.094   N893
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X57Y64.A2      net (fanout=1)        0.742   N893
    SLICE_X57Y64.A       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X69Y77.C2      net (fanout=35)       1.857   E2M/EC/tx_state_and0001
    SLICE_X69Y77.C       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X73Y88.A1      net (fanout=91)       2.439   E2M/EC/N305
    SLICE_X73Y88.A       Tilo                  0.094   E2M/EC/tx_packet_payload_57_mux000010
                                                       E2M/EC/tx_packet_payload_57_mux000034
    SLICE_X65Y88.B1      net (fanout=1)        1.145   E2M/EC/tx_packet_payload_57_mux000034
    SLICE_X65Y88.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_57_mux0000101
                                                       E2M/EC/tx_packet_payload_57
    -------------------------------------------------  ---------------------------
    Total                                      7.454ns (0.853ns logic, 6.601ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_11 (FF)
  Destination:          E2M/EC/tx_packet_payload_57 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.430ns (Levels of Logic = 5)
  Clock Path Skew:      -0.074ns (1.138 - 1.212)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_11 to E2M/EC/tx_packet_payload_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y66.BQ      Tcko                  0.450   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_11
    SLICE_X56Y66.A4      net (fanout=3)        0.394   E2M/EC/tx_read_len<11>
    SLICE_X56Y66.A       Tilo                  0.094   N893
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X57Y64.A2      net (fanout=1)        0.742   N893
    SLICE_X57Y64.A       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X69Y77.C2      net (fanout=35)       1.857   E2M/EC/tx_state_and0001
    SLICE_X69Y77.C       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X73Y88.A1      net (fanout=91)       2.439   E2M/EC/N305
    SLICE_X73Y88.A       Tilo                  0.094   E2M/EC/tx_packet_payload_57_mux000010
                                                       E2M/EC/tx_packet_payload_57_mux000034
    SLICE_X65Y88.B1      net (fanout=1)        1.145   E2M/EC/tx_packet_payload_57_mux000034
    SLICE_X65Y88.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_57_mux0000101
                                                       E2M/EC/tx_packet_payload_57
    -------------------------------------------------  ---------------------------
    Total                                      7.430ns (0.853ns logic, 6.577ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_save_dest_add_3 (SLICE_X87Y62.D2), 130 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_3 (FF)
  Destination:          E2M/EC/tx_save_dest_add_3 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.768ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (1.270 - 1.232)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_3 to E2M/EC/tx_save_dest_add_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y94.AQ      Tcko                  0.471   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_3
    SLICE_X67Y88.A5      net (fanout=127)      1.057   E2M/EC/rx_state<3>
    SLICE_X67Y88.A       Tilo                  0.094   E2M/EC/N22
                                                       E2M/EC/tx_header_counter_mux0000<4>422
    SLICE_X65Y75.D1      net (fanout=12)       2.789   E2M/EC/N367
    SLICE_X65Y75.D       Tilo                  0.094   E2M/EC/N210
                                                       E2M/EC/tx_save_dest_add_mux0000<0>111
    SLICE_X77Y59.B4      net (fanout=2)        1.760   E2M/EC/N210
    SLICE_X77Y59.B       Tilo                  0.094   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>1
    SLICE_X87Y62.D2      net (fanout=48)       1.381   E2M/EC/N3
    SLICE_X87Y62.CLK     Tas                   0.028   E2M/EC/tx_save_dest_add<3>
                                                       E2M/EC/tx_save_dest_add_mux0000<3>1
                                                       E2M/EC/tx_save_dest_add_3
    -------------------------------------------------  ---------------------------
    Total                                      7.768ns (0.781ns logic, 6.987ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_4 (FF)
  Destination:          E2M/EC/tx_save_dest_add_3 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.693ns (Levels of Logic = 4)
  Clock Path Skew:      0.048ns (1.270 - 1.222)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_4 to E2M/EC/tx_save_dest_add_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y92.AQ      Tcko                  0.450   E2M/EC/rx_state<4>
                                                       E2M/EC/rx_state_4
    SLICE_X67Y88.A4      net (fanout=124)      1.003   E2M/EC/rx_state<4>
    SLICE_X67Y88.A       Tilo                  0.094   E2M/EC/N22
                                                       E2M/EC/tx_header_counter_mux0000<4>422
    SLICE_X65Y75.D1      net (fanout=12)       2.789   E2M/EC/N367
    SLICE_X65Y75.D       Tilo                  0.094   E2M/EC/N210
                                                       E2M/EC/tx_save_dest_add_mux0000<0>111
    SLICE_X77Y59.B4      net (fanout=2)        1.760   E2M/EC/N210
    SLICE_X77Y59.B       Tilo                  0.094   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>1
    SLICE_X87Y62.D2      net (fanout=48)       1.381   E2M/EC/N3
    SLICE_X87Y62.CLK     Tas                   0.028   E2M/EC/tx_save_dest_add<3>
                                                       E2M/EC/tx_save_dest_add_mux0000<3>1
                                                       E2M/EC/tx_save_dest_add_3
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (0.760ns logic, 6.933ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_5 (FF)
  Destination:          E2M/EC/tx_save_dest_add_3 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.017ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (1.270 - 1.285)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_5 to E2M/EC/tx_save_dest_add_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y92.BQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_5
    SLICE_X61Y79.A1      net (fanout=38)       1.997   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<5>
    SLICE_X61Y79.COUT    Topcya                0.509   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut<0>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X61Y80.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X61Y80.CMUX    Tcinc                 0.352   N722
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X71Y70.D6      net (fanout=10)       0.833   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X71Y70.D       Tilo                  0.094   N372
                                                       E2M/EC/tx_save_dest_add_mux0000<0>1_SW0
    SLICE_X77Y59.B6      net (fanout=1)        1.258   N372
    SLICE_X77Y59.B       Tilo                  0.094   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>1
    SLICE_X87Y62.D2      net (fanout=48)       1.381   E2M/EC/N3
    SLICE_X87Y62.CLK     Tas                   0.028   E2M/EC/tx_save_dest_add<3>
                                                       E2M/EC/tx_save_dest_add_mux0000<3>1
                                                       E2M/EC/tx_save_dest_add_3
    -------------------------------------------------  ---------------------------
    Total                                      7.017ns (1.548ns logic, 5.469ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_reg (SLICE_X99Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.157 - 0.171)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y56.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u
    SLICE_X99Y56.BX      net (fanout=2)        0.158   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u
    SLICE_X99Y56.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_reg
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.183ns logic, 0.158ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_1 (SLICE_X103Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.123 - 0.140)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y49.CQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    SLICE_X103Y49.DX     net (fanout=5)        0.166   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<1>
    SLICE_X103Y49.CLK    Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr<1>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.195ns logic, 0.166ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAMB36_X3Y10.ADDRAU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.590ns (Levels of Logic = 0)
  Clock Path Skew:      0.210ns (0.769 - 0.559)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_3 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X87Y51.DQ         Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_3
    RAMB36_X3Y10.ADDRAU7    net (fanout=5)        0.470   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr<3>
    RAMB36_X3Y10.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.590ns (0.120ns logic, 0.470ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X3Y15.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X3Y15.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X3Y13.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X54Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.AQ      Tcko                  0.450   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X54Y68.BX      net (fanout=1)        0.333   E2M/delayCtrl0Reset<0>
    SLICE_X54Y68.CLK     Tdick                -0.011   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.439ns logic, 0.333ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X54Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X54Y68.BX      net (fanout=1)        0.306   E2M/delayCtrl0Reset<0>
    SLICE_X54Y68.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.183ns logic, 0.306ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X54Y68.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X54Y68.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_1/SR
  Location pin: SLICE_X54Y68.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7270 paths analyzed, 2114 endpoints analyzed, 56 failing endpoints
 56 timing errors detected. (56 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 440.433ns.
--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_3 (SLICE_X10Y18.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_3 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.332ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -145.240ns (1.906 - 147.146)
  Source Clock:         sh/testPUF/puf_map/picn/puf4/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf4/FDC1 to sh/outputMemoryWriteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    SLICE_X17Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf4/puf_out
    SLICE_X17Y19.D       Tilo                  0.094   sh/responseReg<3>
                                                       sh/testPUF/puf_map/picn/puf4/LUT1_inst_2
    SLICE_X10Y18.D6      net (fanout=2)        0.495   sh/responseReg<3>
    SLICE_X10Y18.CLK     Tas                   0.028   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<3>1
                                                       sh/outputMemoryWriteData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.332ns (0.572ns logic, 0.760ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_0 (SLICE_X10Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_0 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.533ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -144.762ns (1.906 - 146.668)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/outputMemoryWriteData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X10Y18.A6      net (fanout=2)        0.695   sh/responseReg<0>
    SLICE_X10Y18.CLK     Tas                   0.026   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<0>1
                                                       sh/outputMemoryWriteData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.570ns logic, 0.963ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_4 (SLICE_X22Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_4 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.291ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -144.921ns (1.878 - 146.799)
  Source Clock:         sh/testPUF/puf_map/picn/puf5/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf5/FDC1 to sh/outputMemoryWriteData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    SLICE_X21Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf5/puf_out
    SLICE_X21Y19.D       Tilo                  0.094   sh/responseReg<4>
                                                       sh/testPUF/puf_map/picn/puf5/LUT1_inst_2
    SLICE_X22Y18.A6      net (fanout=2)        0.453   sh/responseReg<4>
    SLICE_X22Y18.CLK     Tas                   0.026   sh/outputMemoryWriteData<7>
                                                       sh/outputMemoryWriteData_mux0000<4>1
                                                       sh/outputMemoryWriteData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.570ns logic, 0.721ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/op_mode_14 (SLICE_X24Y102.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/pc_challenge_14 (FF)
  Destination:          sh/op_mode_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.651 - 0.622)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/pc_challenge_14 to sh/op_mode_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y103.CQ     Tcko                  0.414   sh/pc_challenge<15>
                                                       sh/pc_challenge_14
    SLICE_X24Y102.CX     net (fanout=2)        0.280   sh/pc_challenge<14>
    SLICE_X24Y102.CLK    Tckdi       (-Th)     0.230   sh/op_mode<15>
                                                       sh/op_mode_14
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.184ns logic, 0.280ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/op_mode_15 (SLICE_X24Y102.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/pc_challenge_15 (FF)
  Destination:          sh/op_mode_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.651 - 0.622)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/pc_challenge_15 to sh/op_mode_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y103.DQ     Tcko                  0.414   sh/pc_challenge<15>
                                                       sh/pc_challenge_15
    SLICE_X24Y102.DX     net (fanout=2)        0.291   sh/pc_challenge<15>
    SLICE_X24Y102.CLK    Tckdi       (-Th)     0.230   sh/op_mode<15>
                                                       sh/op_mode_15
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.184ns logic, 0.291ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/register32Address_4 (SLICE_X29Y88.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/register32Address_4 (FF)
  Destination:          sh/register32Address_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/register32Address_4 to sh/register32Address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y88.CQ      Tcko                  0.414   sh/register32Address<4>
                                                       sh/register32Address_4
    SLICE_X29Y88.CX      net (fanout=6)        0.161   sh/register32Address<4>
    SLICE_X29Y88.CLK     Tckdi       (-Th)     0.106   sh/register32Address<4>
                                                       sh/register32Address_mux0000<3>_f7
                                                       sh/register32Address_4
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.308ns logic, 0.161ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.888ns
  Low pulse: 2.944ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.888ns
  High pulse: 2.944ns
  High pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X3Y15.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_0 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.612ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.699 - 0.647)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_0 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y87.AQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_0
    RAMB36_X3Y18.DIBDIL0    net (fanout=3)        0.799   E2M/EC/sysACE_MPADD<0>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.612ns (0.813ns logic, 0.799ns route)
                                                          (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_5 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.569ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.699 - 0.634)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_5 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y88.BQ         Tcko                  0.450   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_5
    RAMB36_X3Y18.DIBDIL5    net (fanout=3)        0.777   E2M/EC/sysACE_MPADD<5>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.569ns (0.792ns logic, 0.777ns route)
                                                          (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.543ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.699 - 0.627)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y90.AQ         Tcko                  0.450   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.ENBWRENL   net (fanout=2)        0.615   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.CLKBWRCLKL Trcck_WREN            0.478   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.543ns (0.928ns logic, 0.615ns route)
                                                          (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Clock Path Skew:      0.205ns (0.762 - 0.557)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y88.AQ         Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.ENARDENL   net (fanout=2)        0.564   E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.583ns (0.019ns logic, 0.564ns route)
                                                          (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.748 - 0.557)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X89Y88.AQ             Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.ENARDENL       net (fanout=2)        0.564   E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             0.583ns (0.019ns logic, 0.564ns route)
                                                              (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 0)
  Clock Path Skew:      0.169ns (0.752 - 0.583)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y90.AQ         Tcko                  0.414   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.ENBWRENL   net (fanout=2)        0.566   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.CLKBWRCLKL Trckc_WREN  (-Th)     0.395   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.585ns (0.019ns logic, 0.566ns route)
                                                          (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_6 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.752 - 0.590)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_6 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y88.CQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_6
    RAMB36_X3Y18.DIBDIL6    net (fanout=3)        0.452   E2M/EC/sysACE_MPADD<6>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.580ns (0.128ns logic, 0.452ns route)
                                                          (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y17.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACECounter<2>/CLK
  Logical resource: E2M/EC/sysACECounter_2/CK
  Location pin: SLICE_X84Y83.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.806ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.634ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.806ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y87.AQ      Tcko                  0.450   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.422   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (2.384ns logic, 1.422ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.499ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.499ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y87.AQ      Tcko                  0.414   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.308   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.499ns (2.191ns logic, 1.308ns route)
                                                       (62.6% logic, 37.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.117ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.323ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.117ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y90.BQ      Tcko                  0.471   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.693   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (2.424ns logic, 1.693ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.783ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.783ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y90.BQ      Tcko                  0.433   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.557   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.783ns (2.226ns logic, 1.557ns route)
                                                       (58.8% logic, 41.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.506ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.654ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.506ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y18.DIADIL10   net (fanout=1)        1.252   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.506ns (1.254ns logic, 1.252ns route)
                                                          (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.737ns (requirement - data path)
  Source:               sysACE_MPDATA<2> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.423ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<2> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J7.I                    Tiopi                 0.915   sysACE_MPDATA<2>
                                                          sysACE_MPDATA<2>
                                                          E2M/EC/sysACEIO/IOBUF_B2/IBUF
    RAMB36_X3Y18.DIADIL2    net (fanout=1)        1.166   E2M/EC/sysACE_MPDATA_Out<2>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.423ns (1.257ns logic, 1.166ns route)
                                                          (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL13), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.740ns (requirement - data path)
  Source:               sysACE_MPDATA<13> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.420ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<13> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    T6.I                    Tiopi                 0.888   sysACE_MPDATA<13>
                                                          sysACE_MPDATA<13>
                                                          E2M/EC/sysACEIO/IOBUF_B13/IBUF
    RAMB36_X3Y18.DIADIL13   net (fanout=1)        1.190   E2M/EC/sysACE_MPDATA_Out<13>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.420ns (1.230ns logic, 1.190ns route)
                                                          (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X88Y90.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACE_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.376ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACE_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X88Y90.D6      net (fanout=2)        0.644   E2M/EC/fromSysACEFifoFull
    SLICE_X88Y90.CLK     Tah         (-Th)     0.216   E2M/EC/sysACE_state_FSM_FFd1
                                                       E2M/EC/sysACE_state_FSM_FFd1-In1
                                                       E2M/EC/sysACE_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (0.732ns logic, 0.644ns route)
                                                       (53.2% logic, 46.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL15), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.490ns (data path)
  Source:               sysACE_MPDATA<15> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<15> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J6.I                    Tiopi                 0.876   sysACE_MPDATA<15>
                                                          sysACE_MPDATA<15>
                                                          E2M/EC/sysACEIO/IOBUF_B15/IBUF
    RAMB36_X3Y18.DIADIL15   net (fanout=1)        0.900   E2M/EC/sysACE_MPDATA_Out<15>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.490ns (0.590ns logic, 0.900ns route)
                                                          (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL3), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.511ns (data path)
  Source:               sysACE_MPDATA<3> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.511ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<3> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    H7.I                    Tiopi                 0.889   sysACE_MPDATA<3>
                                                          sysACE_MPDATA<3>
                                                          E2M/EC/sysACEIO/IOBUF_B3/IBUF
    RAMB36_X3Y18.DIADIL3    net (fanout=1)        0.908   E2M/EC/sysACE_MPDATA_Out<3>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.511ns (0.603ns logic, 0.908ns route)
                                                          (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.621ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.668ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.598 - 1.516)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y198.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        6.901   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.668ns (0.767ns logic, 6.901ns route)
                                                           (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.598 - 1.515)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y196.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2
    TEMAC_X0Y0.PHYEMAC0RXD2  net (fanout=1)        6.617   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.384ns (0.767ns logic, 6.617ns route)
                                                           (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y194.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<4>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4
    TEMAC_X0Y0.PHYEMAC0RXD4  net (fanout=1)        6.037   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<4>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.804ns (0.767ns logic, 6.037ns route)
                                                           (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y22.DIADIL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.753 - 0.593)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y110.AQ        Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<5>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5
    RAMB36_X3Y22.DIADIL5    net (fanout=2)        0.389   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<5>
    RAMB36_X3Y22.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.536ns (0.147ns logic, 0.389ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X3Y23.ADDRAL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 0)
  Clock Path Skew:      0.190ns (0.773 - 0.583)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X88Y116.BQ        Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<11>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9
    RAMB36_X3Y23.ADDRAL13   net (fanout=5)        0.456   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<9>
    RAMB36_X3Y23.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.595ns (0.139ns logic, 0.456ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y22.ADDRAL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (0.753 - 0.577)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X88Y114.DQ        Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3
    RAMB36_X3Y22.ADDRAL7    net (fanout=5)        0.452   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
    RAMB36_X3Y22.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.591ns (0.139ns logic, 0.452ns route)
                                                          (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Location pin: RAMB36_X3Y23.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Location pin: RAMB36_X3Y23.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y22.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.466ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X65Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y40.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X65Y33.BX      net (fanout=2)        1.006   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X65Y33.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.466ns (0.460ns logic, 1.006ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X78Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y56.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X78Y61.AX      net (fanout=1)        0.704   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X78Y61.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      1.146ns (0.442ns logic, 0.704ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X102Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y65.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X102Y62.AX     net (fanout=2)        0.661   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X102Y62.CLK    Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.103ns (0.442ns logic, 0.661ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X78Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y51.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X78Y51.BX      net (fanout=2)        0.174   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X78Y51.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.183ns logic, 0.174ns route)
                                                       (51.3% logic, 48.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X79Y51.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y51.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X79Y51.A4      net (fanout=2)        0.330   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X79Y51.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.217ns logic, 0.330ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X103Y65.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y65.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X103Y65.D4     net (fanout=2)        0.335   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X103Y65.CLK    Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.219ns logic, 0.335ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.824ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X50Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.824ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y53.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X64Y59.A6      net (fanout=3)        0.793   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X64Y59.AMUX    Tilo                  0.362   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X50Y60.SR      net (fanout=1)        0.672   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X50Y60.CLK     Tsrck                 0.547   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.824ns (1.359ns logic, 1.465ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X65Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.642ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y53.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X65Y58.B6      net (fanout=3)        0.794   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X65Y58.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X65Y58.A6      net (fanout=1)        0.278   N20
    SLICE_X65Y58.CLK     Tas                   0.026   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (0.570ns logic, 1.072ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X92Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.459ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y53.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y53.DX      net (fanout=3)        1.014   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y53.CLK     Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.459ns (0.445ns logic, 1.014ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X92Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.116ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y53.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y53.DX      net (fanout=3)        0.932   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y53.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.184ns logic, 0.932ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X65Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.289ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y53.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X65Y58.B6      net (fanout=3)        0.730   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X65Y58.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X65Y58.A6      net (fanout=1)        0.255   N20
    SLICE_X65Y58.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (0.304ns logic, 0.985ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X50Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y53.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X64Y59.A6      net (fanout=3)        0.729   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X64Y59.AMUX    Tilo                  0.333   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X50Y60.SR      net (fanout=1)        0.618   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X50Y60.CLK     Tcksr       (-Th)    -0.208   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (0.955ns logic, 1.347ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.264ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X102Y49.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.264ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y54.B4      net (fanout=2)        0.382   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y54.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X102Y49.A1     net (fanout=2)        1.668   N4
    SLICE_X102Y49.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y51.A6     net (fanout=13)       0.764   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y51.A      Tilo                  0.094   N85
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y49.CE     net (fanout=4)        0.489   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y49.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.264ns (0.961ns logic, 3.303ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X102Y49.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.264ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y54.B4      net (fanout=2)        0.382   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y54.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X102Y49.A1     net (fanout=2)        1.668   N4
    SLICE_X102Y49.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y51.A6     net (fanout=13)       0.764   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y51.A      Tilo                  0.094   N85
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y49.CE     net (fanout=4)        0.489   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y49.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.264ns (0.961ns logic, 3.303ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X102Y49.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.264ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y54.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y54.B4      net (fanout=2)        0.382   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y54.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X102Y49.A1     net (fanout=2)        1.668   N4
    SLICE_X102Y49.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y51.A6     net (fanout=13)       0.764   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y51.A      Tilo                  0.094   N85
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y49.CE     net (fanout=4)        0.489   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y49.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.264ns (0.961ns logic, 3.303ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X72Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y61.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X72Y61.AX      net (fanout=1)        0.425   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X72Y61.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.178ns logic, 0.425ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_3 (SLICE_X90Y45.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.662ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y45.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    SLICE_X90Y45.CX      net (fanout=2)        0.293   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<2>
    SLICE_X90Y45.CLK     Tckdi       (-Th)     0.045   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_3
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.369ns logic, 0.293ns route)
                                                       (55.7% logic, 44.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9 (SLICE_X90Y47.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.721ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y47.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    SLICE_X90Y47.B6      net (fanout=2)        0.370   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<9>
    SLICE_X90Y47.CLK     Tah         (-Th)     0.063   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<9>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      0.721ns (0.351ns logic, 0.370ns route)
                                                       (48.7% logic, 51.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.347ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X91Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.187ns (Levels of Logic = 0)
  Clock Path Skew:      -0.078ns (0.580 - 0.658)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y44.BQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1
    SLICE_X91Y45.BX      net (fanout=1)        0.727   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X91Y45.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.460ns logic, 0.727ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X92Y41.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.133ns (Levels of Logic = 0)
  Clock Path Skew:      -0.041ns (0.619 - 0.660)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y44.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4
    SLICE_X92Y41.AX      net (fanout=1)        0.695   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X92Y41.CLK     Tdick                -0.012   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (0.438ns logic, 0.695ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X92Y41.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.096ns (Levels of Logic = 0)
  Clock Path Skew:      -0.041ns (0.619 - 0.660)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y44.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6
    SLICE_X92Y41.CX      net (fanout=1)        0.651   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X92Y41.CLK     Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.445ns logic, 0.651ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X93Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.043ns (0.646 - 0.603)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y47.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9
    SLICE_X93Y47.BX      net (fanout=1)        0.279   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X93Y47.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.183ns logic, 0.279ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X93Y47.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.043ns (0.646 - 0.603)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y47.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X93Y47.CX      net (fanout=1)        0.280   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X93Y47.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.196ns logic, 0.280ns route)
                                                       (41.2% logic, 58.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (SLICE_X92Y41.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.051ns (0.665 - 0.614)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y44.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7
    SLICE_X92Y41.DX      net (fanout=1)        0.412   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
    SLICE_X92Y41.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.184ns logic, 0.412ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.752ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X84Y106.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y106.AQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X84Y106.AX     net (fanout=2)        0.314   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X84Y106.CLK    Tdick                -0.012   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.438ns logic, 0.314ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X84Y106.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y106.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X84Y106.AX     net (fanout=2)        0.289   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X84Y106.CLK    Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.178ns logic, 0.289ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.115ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X95Y121.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.044ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.616 - 0.652)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y121.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X95Y121.CX     net (fanout=1)        0.590   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X95Y121.CLK    Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      1.044ns (0.454ns logic, 0.590ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X95Y121.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.027ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.616 - 0.652)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y121.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X95Y121.DX     net (fanout=1)        0.575   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X95Y121.CLK    Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.452ns logic, 0.575ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X95Y121.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.010ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.616 - 0.652)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y121.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X95Y121.BX     net (fanout=1)        0.571   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X95Y121.CLK    Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      1.010ns (0.439ns logic, 0.571ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X93Y119.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.012ns (0.160 - 0.148)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y119.BQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X93Y119.BX     net (fanout=1)        0.285   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X93Y119.CLK    Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.202ns logic, 0.285ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X93Y117.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.014ns (0.156 - 0.142)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y116.DQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X93Y117.DX     net (fanout=1)        0.276   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X93Y117.CLK    Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.214ns logic, 0.276ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X93Y119.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.012ns (0.160 - 0.148)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y119.AQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X93Y119.AX     net (fanout=1)        0.285   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X93Y119.CLK    Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.204ns logic, 0.285ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 48358 paths analyzed, 609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.779ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_read_len_5 (SLICE_X55Y67.D2), 890 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_4 (FF)
  Destination:          E2M/EC/tx_read_len_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.779ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_4 to E2M/EC/tx_read_len_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_4
    SLICE_X50Y53.A1      net (fanout=6)        1.473   E2M/EC/tx_curr_bytes_left<4>
    SLICE_X50Y53.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<4>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X53Y54.B2      net (fanout=2)        1.121   E2M/EC/_sub0001<28>
    SLICE_X53Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A1      net (fanout=6)        1.643   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_mux0000<10>21
    SLICE_X55Y67.D2      net (fanout=8)        0.951   E2M/EC/N350
    SLICE_X55Y67.CLK     Tas                   0.028   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_read_len_mux0000<10>
                                                       E2M/EC/tx_read_len_5
    -------------------------------------------------  ---------------------------
    Total                                      7.779ns (2.591ns logic, 5.188ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_4 (FF)
  Destination:          E2M/EC/tx_read_len_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.777ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_4 to E2M/EC/tx_read_len_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_4
    SLICE_X50Y53.A1      net (fanout=6)        1.473   E2M/EC/tx_curr_bytes_left<4>
    SLICE_X50Y53.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<4>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.BMUX    Tcinb                 0.335   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X53Y54.B1      net (fanout=2)        1.055   E2M/EC/_sub0001<29>
    SLICE_X53Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A1      net (fanout=6)        1.643   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_mux0000<10>21
    SLICE_X55Y67.D2      net (fanout=8)        0.951   E2M/EC/N350
    SLICE_X55Y67.CLK     Tas                   0.028   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_read_len_mux0000<10>
                                                       E2M/EC/tx_read_len_5
    -------------------------------------------------  ---------------------------
    Total                                      7.777ns (2.655ns logic, 5.122ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_5 (FF)
  Destination:          E2M/EC/tx_read_len_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.724ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_5 to E2M/EC/tx_read_len_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_5
    SLICE_X50Y53.B1      net (fanout=6)        1.426   E2M/EC/tx_curr_bytes_left<5>
    SLICE_X50Y53.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<5>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X53Y54.B2      net (fanout=2)        1.121   E2M/EC/_sub0001<28>
    SLICE_X53Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A1      net (fanout=6)        1.643   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_mux0000<10>21
    SLICE_X55Y67.D2      net (fanout=8)        0.951   E2M/EC/N350
    SLICE_X55Y67.CLK     Tas                   0.028   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_read_len_mux0000<10>
                                                       E2M/EC/tx_read_len_5
    -------------------------------------------------  ---------------------------
    Total                                      7.724ns (2.583ns logic, 5.141ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_read_len_4 (SLICE_X55Y67.C2), 890 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_4 (FF)
  Destination:          E2M/EC/tx_read_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.776ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_4 to E2M/EC/tx_read_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_4
    SLICE_X50Y53.A1      net (fanout=6)        1.473   E2M/EC/tx_curr_bytes_left<4>
    SLICE_X50Y53.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<4>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X53Y54.B2      net (fanout=2)        1.121   E2M/EC/_sub0001<28>
    SLICE_X53Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A1      net (fanout=6)        1.643   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_mux0000<10>21
    SLICE_X55Y67.C2      net (fanout=8)        0.947   E2M/EC/N350
    SLICE_X55Y67.CLK     Tas                   0.029   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_read_len_mux0000<11>
                                                       E2M/EC/tx_read_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.776ns (2.592ns logic, 5.184ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_4 (FF)
  Destination:          E2M/EC/tx_read_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.774ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_4 to E2M/EC/tx_read_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_4
    SLICE_X50Y53.A1      net (fanout=6)        1.473   E2M/EC/tx_curr_bytes_left<4>
    SLICE_X50Y53.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<4>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.BMUX    Tcinb                 0.335   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X53Y54.B1      net (fanout=2)        1.055   E2M/EC/_sub0001<29>
    SLICE_X53Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A1      net (fanout=6)        1.643   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_mux0000<10>21
    SLICE_X55Y67.C2      net (fanout=8)        0.947   E2M/EC/N350
    SLICE_X55Y67.CLK     Tas                   0.029   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_read_len_mux0000<11>
                                                       E2M/EC/tx_read_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.774ns (2.656ns logic, 5.118ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_5 (FF)
  Destination:          E2M/EC/tx_read_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.721ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_5 to E2M/EC/tx_read_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_5
    SLICE_X50Y53.B1      net (fanout=6)        1.426   E2M/EC/tx_curr_bytes_left<5>
    SLICE_X50Y53.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<5>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X53Y54.B2      net (fanout=2)        1.121   E2M/EC/_sub0001<28>
    SLICE_X53Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A1      net (fanout=6)        1.643   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_mux0000<10>21
    SLICE_X55Y67.C2      net (fanout=8)        0.947   E2M/EC/N350
    SLICE_X55Y67.CLK     Tas                   0.029   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_read_len_mux0000<11>
                                                       E2M/EC/tx_read_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.721ns (2.584ns logic, 5.137ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_15 (SLICE_X57Y70.D2), 1094 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.751ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_4 to E2M/EC/tx_header_buffer_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_4
    SLICE_X50Y53.A1      net (fanout=6)        1.473   E2M/EC/tx_curr_bytes_left<4>
    SLICE_X50Y53.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<4>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X53Y54.B2      net (fanout=2)        1.121   E2M/EC/_sub0001<28>
    SLICE_X53Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X55Y69.D1      net (fanout=6)        1.597   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X55Y69.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X57Y70.D2      net (fanout=9)        0.969   E2M/EC/N53
    SLICE_X57Y70.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<15>1
                                                       E2M/EC/tx_header_buffer_len_15
    -------------------------------------------------  ---------------------------
    Total                                      7.751ns (2.591ns logic, 5.160ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.749ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_4 to E2M/EC/tx_header_buffer_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_4
    SLICE_X50Y53.A1      net (fanout=6)        1.473   E2M/EC/tx_curr_bytes_left<4>
    SLICE_X50Y53.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<4>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.BMUX    Tcinb                 0.335   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X53Y54.B1      net (fanout=2)        1.055   E2M/EC/_sub0001<29>
    SLICE_X53Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X55Y69.D1      net (fanout=6)        1.597   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X55Y69.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X57Y70.D2      net (fanout=9)        0.969   E2M/EC/N53
    SLICE_X57Y70.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<15>1
                                                       E2M/EC/tx_header_buffer_len_15
    -------------------------------------------------  ---------------------------
    Total                                      7.749ns (2.655ns logic, 5.094ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_5 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.696ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_5 to E2M/EC/tx_header_buffer_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_5
    SLICE_X50Y53.B1      net (fanout=6)        1.426   E2M/EC/tx_curr_bytes_left<5>
    SLICE_X50Y53.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<5>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X50Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X50Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X50Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X50Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X50Y58.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X50Y59.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X53Y54.B2      net (fanout=2)        1.121   E2M/EC/_sub0001<28>
    SLICE_X53Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X55Y69.D1      net (fanout=6)        1.597   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X55Y69.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X57Y70.D2      net (fanout=9)        0.969   E2M/EC/N53
    SLICE_X57Y70.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<15>1
                                                       E2M/EC/tx_header_buffer_len_15
    -------------------------------------------------  ---------------------------
    Total                                      7.696ns (2.583ns logic, 5.113ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_8 (SLICE_X40Y75.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_packet_payload_8 (FF)
  Destination:          E2M/EC/tx_packet_payload_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_packet_payload_8 to E2M/EC/tx_packet_payload_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.AQ      Tcko                  0.433   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_8
    SLICE_X40Y75.A6      net (fanout=2)        0.275   E2M/EC/tx_packet_payload<8>
    SLICE_X40Y75.CLK     Tah         (-Th)     0.219   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_8_mux0000
                                                       E2M/EC/tx_packet_payload_8
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.214ns logic, 0.275ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_9 (SLICE_X40Y75.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_packet_payload_9 (FF)
  Destination:          E2M/EC/tx_packet_payload_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_packet_payload_9 to E2M/EC/tx_packet_payload_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.BQ      Tcko                  0.433   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_9
    SLICE_X40Y75.B6      net (fanout=2)        0.295   E2M/EC/tx_packet_payload<9>
    SLICE_X40Y75.CLK     Tah         (-Th)     0.222   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_9_mux0000
                                                       E2M/EC/tx_packet_payload_9
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.211ns logic, 0.295ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_0 (SLICE_X55Y74.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_0 to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y74.AQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_0
    SLICE_X55Y74.A4      net (fanout=2)        0.330   E2M/EC/tx_header_buffer_len<0>
    SLICE_X55Y74.CLK     Tah         (-Th)     0.197   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>76
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.217ns logic, 0.330ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.706ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.706ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X28Y70.A5      net (fanout=3)        0.444   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X28Y70.A       Tilo                  0.094   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X28Y71.CE      net (fanout=1)        0.492   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X28Y71.CLK     Tceck                 0.226   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.706ns (0.770ns logic, 0.936ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X30Y70.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X31Y70.D5      net (fanout=3)        0.393   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X31Y70.D       Tilo                  0.094   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X30Y70.CE      net (fanout=1)        0.469   E2M/EC/userLogicReset_not0001
    SLICE_X30Y70.CLK     Tceck                 0.226   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.770ns logic, 0.862ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X30Y70.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.337ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X31Y70.D5      net (fanout=3)        0.361   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X31Y70.D       Tilo                  0.087   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X30Y70.CE      net (fanout=1)        0.431   E2M/EC/userLogicReset_not0001
    SLICE_X30Y70.CLK     Tckce       (-Th)    -0.044   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.337ns (0.545ns logic, 0.792ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.406ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X28Y70.A5      net (fanout=3)        0.409   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X28Y70.A       Tilo                  0.087   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X28Y71.CE      net (fanout=1)        0.452   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X28Y71.CLK     Tckce       (-Th)    -0.044   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.545ns logic, 0.861ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12319 paths analyzed, 3238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.999ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/oldReadAddress_4 (SLICE_X52Y46.A2), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/oldReadAddress_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.999ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/oldReadAddress_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y58.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X62Y69.A1      net (fanout=45)       2.293   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X62Y69.A       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X59Y79.D2      net (fanout=194)      1.700   E2M/tx_ll_dst_rdy_in
    SLICE_X59Y79.D       Tilo                  0.094   E2M/EC/N370
                                                       E2M/EC/tx_curr_mem_address_mux0000<0>51
    SLICE_X52Y46.A2      net (fanout=45)       3.361   E2M/EC/N370
    SLICE_X52Y46.CLK     Tas                   0.007   E2M/EC/oldReadAddress<7>
                                                       E2M/EC/oldReadAddress_mux0000<4>1
                                                       E2M/EC/oldReadAddress_4
    -------------------------------------------------  ---------------------------
    Total                                      7.999ns (0.645ns logic, 7.354ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/oldReadAddress_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.708ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/oldReadAddress_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y58.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X62Y69.A2      net (fanout=45)       2.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X62Y69.A       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X59Y79.D2      net (fanout=194)      1.700   E2M/tx_ll_dst_rdy_in
    SLICE_X59Y79.D       Tilo                  0.094   E2M/EC/N370
                                                       E2M/EC/tx_curr_mem_address_mux0000<0>51
    SLICE_X52Y46.A2      net (fanout=45)       3.361   E2M/EC/N370
    SLICE_X52Y46.CLK     Tas                   0.007   E2M/EC/oldReadAddress<7>
                                                       E2M/EC/oldReadAddress_mux0000<4>1
                                                       E2M/EC/oldReadAddress_4
    -------------------------------------------------  ---------------------------
    Total                                      7.708ns (0.645ns logic, 7.063ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/oldReadAddress_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.958ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/oldReadAddress_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y60.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X62Y69.A3      net (fanout=21)       1.252   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X62Y69.A       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X59Y79.D2      net (fanout=194)      1.700   E2M/tx_ll_dst_rdy_in
    SLICE_X59Y79.D       Tilo                  0.094   E2M/EC/N370
                                                       E2M/EC/tx_curr_mem_address_mux0000<0>51
    SLICE_X52Y46.A2      net (fanout=45)       3.361   E2M/EC/N370
    SLICE_X52Y46.CLK     Tas                   0.007   E2M/EC/oldReadAddress<7>
                                                       E2M/EC/oldReadAddress_mux0000<4>1
                                                       E2M/EC/oldReadAddress_4
    -------------------------------------------------  ---------------------------
    Total                                      6.958ns (0.645ns logic, 6.313ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/oldReadAddress_5 (SLICE_X52Y46.B2), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/oldReadAddress_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.987ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/oldReadAddress_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y58.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X62Y69.A1      net (fanout=45)       2.293   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X62Y69.A       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X59Y79.D2      net (fanout=194)      1.700   E2M/tx_ll_dst_rdy_in
    SLICE_X59Y79.D       Tilo                  0.094   E2M/EC/N370
                                                       E2M/EC/tx_curr_mem_address_mux0000<0>51
    SLICE_X52Y46.B2      net (fanout=45)       3.353   E2M/EC/N370
    SLICE_X52Y46.CLK     Tas                   0.003   E2M/EC/oldReadAddress<7>
                                                       E2M/EC/oldReadAddress_mux0000<5>1
                                                       E2M/EC/oldReadAddress_5
    -------------------------------------------------  ---------------------------
    Total                                      7.987ns (0.641ns logic, 7.346ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/oldReadAddress_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.696ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/oldReadAddress_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y58.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X62Y69.A2      net (fanout=45)       2.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X62Y69.A       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X59Y79.D2      net (fanout=194)      1.700   E2M/tx_ll_dst_rdy_in
    SLICE_X59Y79.D       Tilo                  0.094   E2M/EC/N370
                                                       E2M/EC/tx_curr_mem_address_mux0000<0>51
    SLICE_X52Y46.B2      net (fanout=45)       3.353   E2M/EC/N370
    SLICE_X52Y46.CLK     Tas                   0.003   E2M/EC/oldReadAddress<7>
                                                       E2M/EC/oldReadAddress_mux0000<5>1
                                                       E2M/EC/oldReadAddress_5
    -------------------------------------------------  ---------------------------
    Total                                      7.696ns (0.641ns logic, 7.055ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/oldReadAddress_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.946ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/oldReadAddress_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y60.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X62Y69.A3      net (fanout=21)       1.252   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X62Y69.A       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X59Y79.D2      net (fanout=194)      1.700   E2M/tx_ll_dst_rdy_in
    SLICE_X59Y79.D       Tilo                  0.094   E2M/EC/N370
                                                       E2M/EC/tx_curr_mem_address_mux0000<0>51
    SLICE_X52Y46.B2      net (fanout=45)       3.353   E2M/EC/N370
    SLICE_X52Y46.CLK     Tas                   0.003   E2M/EC/oldReadAddress<7>
                                                       E2M/EC/oldReadAddress_mux0000<5>1
                                                       E2M/EC/oldReadAddress_5
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (0.641ns logic, 6.305ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_8 (SLICE_X40Y75.A1), 9 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_packet_payload_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.915ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_packet_payload_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y97.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X58Y78.A1      net (fanout=112)      1.955   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X58Y78.A       Tilo                  0.094   N1021
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X63Y80.A4      net (fanout=1)        0.663   N1021
    SLICE_X63Y80.A       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X42Y80.D2      net (fanout=23)       2.340   E2M/EC/N259
    SLICE_X42Y80.D       Tilo                  0.094   E2M/EC/N52
                                                       E2M/EC/tx_packet_payload_10_mux000011
    SLICE_X36Y79.A2      net (fanout=9)        0.959   E2M/EC/N52
    SLICE_X36Y79.A       Tilo                  0.094   E2M/EC/tx_packet_payload<24>
                                                       E2M/EC/tx_packet_payload_10_mux000051
    SLICE_X40Y75.A1      net (fanout=16)       1.165   E2M/EC/N32
    SLICE_X40Y75.CLK     Tas                   0.007   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_8_mux0000
                                                       E2M/EC/tx_packet_payload_8
    -------------------------------------------------  ---------------------------
    Total                                      7.915ns (0.833ns logic, 7.082ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_packet_payload_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.482ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_packet_payload_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y58.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X62Y69.A1      net (fanout=45)       2.293   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X62Y69.A       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X36Y79.A3      net (fanout=194)      2.379   E2M/tx_ll_dst_rdy_in
    SLICE_X36Y79.A       Tilo                  0.094   E2M/EC/tx_packet_payload<24>
                                                       E2M/EC/tx_packet_payload_10_mux000051
    SLICE_X40Y75.A1      net (fanout=16)       1.165   E2M/EC/N32
    SLICE_X40Y75.CLK     Tas                   0.007   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_8_mux0000
                                                       E2M/EC/tx_packet_payload_8
    -------------------------------------------------  ---------------------------
    Total                                      6.482ns (0.645ns logic, 5.837ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_packet_payload_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.351ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_packet_payload_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y58.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X46Y70.A5      net (fanout=45)       2.520   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X46Y70.A       Tilo                  0.094   N408
                                                       E2M/EC/tx_packet_payload_0_mux000011_SW0
    SLICE_X47Y70.A1      net (fanout=1)        0.846   N408
    SLICE_X47Y70.A       Tilo                  0.094   E2M/EC/N214
                                                       E2M/EC/tx_packet_payload_0_mux000011
    SLICE_X36Y79.A4      net (fanout=10)       1.081   E2M/EC/N214
    SLICE_X36Y79.A       Tilo                  0.094   E2M/EC/tx_packet_payload<24>
                                                       E2M/EC/tx_packet_payload_10_mux000051
    SLICE_X40Y75.A1      net (fanout=16)       1.165   E2M/EC/N32
    SLICE_X40Y75.CLK     Tas                   0.007   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_8_mux0000
                                                       E2M/EC/tx_packet_payload_8
    -------------------------------------------------  ---------------------------
    Total                                      6.351ns (0.739ns logic, 5.612ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (SLICE_X92Y116.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    E2M/gmii_rx_clk_delay rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y116.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_1
    SLICE_X92Y116.BX     net (fanout=1)        0.282   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<1>
    SLICE_X92Y116.CLK    Tckdi       (-Th)     0.242   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (SLICE_X92Y119.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    E2M/gmii_rx_clk_delay rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y118.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5
    SLICE_X92Y119.BX     net (fanout=1)        0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<5>
    SLICE_X92Y119.CLK    Tckdi       (-Th)     0.242   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.172ns logic, 0.286ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 (SLICE_X92Y119.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    E2M/gmii_rx_clk_delay rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y118.CQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_6
    SLICE_X92Y119.CX     net (fanout=1)        0.275   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<6>
    SLICE_X92Y119.CLK    Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.184ns logic, 0.275ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT0_BUF"         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18910 paths analyzed, 1619 endpoints analyzed, 16 failing endpoints
 22 timing errors detected. (16 setup errors, 6 hold errors, 0 component switching limit errors)
 Minimum period is 354.582ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/sum_resp_3 (SLICE_X18Y19.A1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -81.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.046ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.180ns (1.892 - 143.072)
  Source Clock:         sh/testPUF/puf_map/picn/puf3/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf3/FDC1 to sh/testPUF/sum_resp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    SLICE_X13Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf3/puf_out
    SLICE_X13Y19.D       Tilo                  0.094   sh/responseReg<2>
                                                       sh/testPUF/puf_map/picn/puf3/LUT1_inst_2
    SLICE_X19Y20.A1      net (fanout=2)        1.023   sh/responseReg<2>
    SLICE_X19Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y19.A1      net (fanout=10)       0.944   sh/testPUF/xor_response
    SLICE_X18Y19.CLK     Tas                   0.173   sh/testPUF/hold_resp_bit
                                                       sh/testPUF/sum_resp_mux0000<4>_G
                                                       sh/testPUF/sum_resp_mux0000<4>
                                                       sh/testPUF/sum_resp_3
    -------------------------------------------------  ---------------------------
    Total                                      3.046ns (0.811ns logic, 2.235ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.529ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.682ns (1.892 - 143.574)
  Source Clock:         sh/testPUF/puf_map/picn/puf4/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf4/FDC1 to sh/testPUF/sum_resp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    SLICE_X17Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf4/puf_out
    SLICE_X17Y19.D       Tilo                  0.094   sh/responseReg<3>
                                                       sh/testPUF/puf_map/picn/puf4/LUT1_inst_2
    SLICE_X19Y20.A4      net (fanout=2)        0.509   sh/responseReg<3>
    SLICE_X19Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y19.A1      net (fanout=10)       0.944   sh/testPUF/xor_response
    SLICE_X18Y19.CLK     Tas                   0.173   sh/testPUF/hold_resp_bit
                                                       sh/testPUF/sum_resp_mux0000<4>_G
                                                       sh/testPUF/sum_resp_mux0000<4>
                                                       sh/testPUF/sum_resp_3
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (0.811ns logic, 1.718ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf2/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.989ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.176ns (1.892 - 143.068)
  Source Clock:         sh/testPUF/puf_map/picn/puf2/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf2/FDC1 to sh/testPUF/sum_resp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf2/puf_out
                                                       sh/testPUF/puf_map/picn/puf2/FDC1
    SLICE_X9Y19.D6       net (fanout=1)        0.327   sh/testPUF/puf_map/picn/puf2/puf_out
    SLICE_X9Y19.D        Tilo                  0.094   sh/responseReg<1>
                                                       sh/testPUF/puf_map/picn/puf2/LUT1_inst_2
    SLICE_X19Y20.A5      net (fanout=2)        0.907   sh/responseReg<1>
    SLICE_X19Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y19.A1      net (fanout=10)       0.944   sh/testPUF/xor_response
    SLICE_X18Y19.CLK     Tas                   0.173   sh/testPUF/hold_resp_bit
                                                       sh/testPUF/sum_resp_mux0000<4>_G
                                                       sh/testPUF/sum_resp_mux0000<4>
                                                       sh/testPUF/sum_resp_3
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (0.811ns logic, 2.178ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/sum_resp_5 (SLICE_X18Y20.B1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -81.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_5 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.903ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.237ns (1.835 - 143.072)
  Source Clock:         sh/testPUF/puf_map/picn/puf3/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf3/FDC1 to sh/testPUF/sum_resp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    SLICE_X13Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf3/puf_out
    SLICE_X13Y19.D       Tilo                  0.094   sh/responseReg<2>
                                                       sh/testPUF/puf_map/picn/puf3/LUT1_inst_2
    SLICE_X19Y20.A1      net (fanout=2)        1.023   sh/responseReg<2>
    SLICE_X19Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y20.B1      net (fanout=10)       0.947   sh/testPUF/xor_response
    SLICE_X18Y20.CLK     Tas                   0.027   sh/testPUF/sum_resp<6>
                                                       sh/testPUF/sum_resp_mux0000<2>1
                                                       sh/testPUF/sum_resp_5
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (0.665ns logic, 2.238ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_5 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.386ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.739ns (1.835 - 143.574)
  Source Clock:         sh/testPUF/puf_map/picn/puf4/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf4/FDC1 to sh/testPUF/sum_resp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    SLICE_X17Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf4/puf_out
    SLICE_X17Y19.D       Tilo                  0.094   sh/responseReg<3>
                                                       sh/testPUF/puf_map/picn/puf4/LUT1_inst_2
    SLICE_X19Y20.A4      net (fanout=2)        0.509   sh/responseReg<3>
    SLICE_X19Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y20.B1      net (fanout=10)       0.947   sh/testPUF/xor_response
    SLICE_X18Y20.CLK     Tas                   0.027   sh/testPUF/sum_resp<6>
                                                       sh/testPUF/sum_resp_mux0000<2>1
                                                       sh/testPUF/sum_resp_5
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (0.665ns logic, 1.721ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf2/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_5 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.846ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.233ns (1.835 - 143.068)
  Source Clock:         sh/testPUF/puf_map/picn/puf2/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf2/FDC1 to sh/testPUF/sum_resp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf2/puf_out
                                                       sh/testPUF/puf_map/picn/puf2/FDC1
    SLICE_X9Y19.D6       net (fanout=1)        0.327   sh/testPUF/puf_map/picn/puf2/puf_out
    SLICE_X9Y19.D        Tilo                  0.094   sh/responseReg<1>
                                                       sh/testPUF/puf_map/picn/puf2/LUT1_inst_2
    SLICE_X19Y20.A5      net (fanout=2)        0.907   sh/responseReg<1>
    SLICE_X19Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y20.B1      net (fanout=10)       0.947   sh/testPUF/xor_response
    SLICE_X18Y20.CLK     Tas                   0.027   sh/testPUF/sum_resp<6>
                                                       sh/testPUF/sum_resp_mux0000<2>1
                                                       sh/testPUF/sum_resp_5
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.665ns logic, 2.181ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/test_bit (SLICE_X19Y19.C1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -81.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Destination:          sh/testPUF/test_bit (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.842ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.205ns (1.867 - 143.072)
  Source Clock:         sh/testPUF/puf_map/picn/puf3/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf3/FDC1 to sh/testPUF/test_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    SLICE_X13Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf3/puf_out
    SLICE_X13Y19.D       Tilo                  0.094   sh/responseReg<2>
                                                       sh/testPUF/puf_map/picn/puf3/LUT1_inst_2
    SLICE_X19Y20.A1      net (fanout=2)        1.023   sh/responseReg<2>
    SLICE_X19Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X19Y19.C1      net (fanout=10)       0.884   sh/testPUF/xor_response
    SLICE_X19Y19.CLK     Tas                   0.029   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit_mux0000
                                                       sh/testPUF/test_bit
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.667ns logic, 2.175ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Destination:          sh/testPUF/test_bit (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.325ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.707ns (1.867 - 143.574)
  Source Clock:         sh/testPUF/puf_map/picn/puf4/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf4/FDC1 to sh/testPUF/test_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    SLICE_X17Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf4/puf_out
    SLICE_X17Y19.D       Tilo                  0.094   sh/responseReg<3>
                                                       sh/testPUF/puf_map/picn/puf4/LUT1_inst_2
    SLICE_X19Y20.A4      net (fanout=2)        0.509   sh/responseReg<3>
    SLICE_X19Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X19Y19.C1      net (fanout=10)       0.884   sh/testPUF/xor_response
    SLICE_X19Y19.CLK     Tas                   0.029   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit_mux0000
                                                       sh/testPUF/test_bit
    -------------------------------------------------  ---------------------------
    Total                                      2.325ns (0.667ns logic, 1.658ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf2/FDC1 (FF)
  Destination:          sh/testPUF/test_bit (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.785ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.201ns (1.867 - 143.068)
  Source Clock:         sh/testPUF/puf_map/picn/puf2/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf2/FDC1 to sh/testPUF/test_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf2/puf_out
                                                       sh/testPUF/puf_map/picn/puf2/FDC1
    SLICE_X9Y19.D6       net (fanout=1)        0.327   sh/testPUF/puf_map/picn/puf2/puf_out
    SLICE_X9Y19.D        Tilo                  0.094   sh/responseReg<1>
                                                       sh/testPUF/puf_map/picn/puf2/LUT1_inst_2
    SLICE_X19Y20.A5      net (fanout=2)        0.907   sh/responseReg<1>
    SLICE_X19Y20.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X19Y19.C1      net (fanout=10)       0.884   sh/testPUF/xor_response
    SLICE_X19Y19.CLK     Tas                   0.029   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit_mux0000
                                                       sh/testPUF/test_bit
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.667ns logic, 2.118ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf4/FDC1 (SLICE_X17Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.835ns (Levels of Logic = 1)
  Clock Path Skew:      145.432ns (147.146 - 1.714)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D6      net (fanout=60)       1.249   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.835ns (0.301ns logic, 1.534ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.725ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.045ns (Levels of Logic = 1)
  Clock Path Skew:      145.432ns (147.146 - 1.714)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D4      net (fanout=60)       1.459   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (0.301ns logic, 1.744ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.089ns (Levels of Logic = 1)
  Clock Path Skew:      145.432ns (147.146 - 1.714)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D5      net (fanout=60)       1.503   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.089ns (0.301ns logic, 1.788ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf5/FDC1 (SLICE_X21Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.616ns (Levels of Logic = 1)
  Clock Path Skew:      145.085ns (146.799 - 1.714)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf5/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf5/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X21Y21.D6      net (fanout=60)       1.030   sh/challenge_0_0
    SLICE_X21Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf5/i1<0>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X21Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf5/i1<0>
    SLICE_X21Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.616ns (0.301ns logic, 1.315ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.840ns (Levels of Logic = 1)
  Clock Path Skew:      145.085ns (146.799 - 1.714)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf5/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf5/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X21Y21.D4      net (fanout=60)       1.254   sh/challenge_0_0
    SLICE_X21Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf5/i1<0>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X21Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf5/i1<0>
    SLICE_X21Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.840ns (0.301ns logic, 1.539ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.875ns (Levels of Logic = 1)
  Clock Path Skew:      145.085ns (146.799 - 1.714)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf5/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf5/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X21Y21.D5      net (fanout=60)       1.289   sh/challenge_0_0
    SLICE_X21Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf5/i1<0>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X21Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf5/i1<0>
    SLICE_X21Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (0.301ns logic, 1.574ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf6/FDC1 (SLICE_X25Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.776ns (Levels of Logic = 1)
  Clock Path Skew:      144.818ns (146.532 - 1.714)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf6/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf6/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X25Y21.D6      net (fanout=60)       1.190   sh/challenge_0_0
    SLICE_X25Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf6/i1<0>
                                                       sh/testPUF/puf_map/picn/puf6/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X25Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf6/i1<0>
    SLICE_X25Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.776ns (0.301ns logic, 1.475ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.002ns (Levels of Logic = 1)
  Clock Path Skew:      144.818ns (146.532 - 1.714)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf6/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf6/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X25Y21.D4      net (fanout=60)       1.416   sh/challenge_0_0
    SLICE_X25Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf6/i1<0>
                                                       sh/testPUF/puf_map/picn/puf6/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X25Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf6/i1<0>
    SLICE_X25Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (0.301ns logic, 1.701ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.038ns (Levels of Logic = 1)
  Clock Path Skew:      144.818ns (146.532 - 1.714)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf6/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf6/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X25Y21.D5      net (fanout=60)       1.452   sh/challenge_0_0
    SLICE_X25Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf6/i1<0>
                                                       sh/testPUF/puf_map/picn/puf6/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X25Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf6/i1<0>
    SLICE_X25Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.301ns logic, 1.737ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.805ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 4.000ns (250.000MHz) (Tmon_DCLK)
  Physical resource: sh/testPUF/SystemMonitor1/SysMon1/SYSMON_INST/DCLK
  Logical resource: sh/testPUF/SystemMonitor1/SysMon1/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: sh/clk_1
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y26.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y17.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT1_BUF"         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51244 paths analyzed, 1895 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.155ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_3 (SLICE_X37Y11.CX), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     59.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.041ns (Levels of Logic = 2)
  Clock Path Skew:      0.743ns (2.751 - 2.008)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test13/cum_sum_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.CQ      Tcko                  0.450   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X37Y13.A4      net (fanout=36)       1.662   sh/testPUF/test_bit
    SLICE_X37Y13.A       Tilo                  0.094   sh/testPUF/test_bit_inv
                                                       sh/testPUF/test_bit_inv2_INV_0
    SLICE_X36Y11.AX      net (fanout=1)        0.621   sh/testPUF/test_bit_inv
    SLICE_X36Y11.DMUX    Taxd                  0.726   sh/testPUF/NIST/test13/cum_sum<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X37Y11.CX      net (fanout=1)        0.484   sh/testPUF/Result<3>8
    SLICE_X37Y11.CLK     Tdick                 0.004   sh/testPUF/NIST/test13/cum_sum<3>
                                                       sh/testPUF/NIST/test13/cum_sum_3
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (1.274ns logic, 2.767ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.527ns (Levels of Logic = 1)
  Clock Path Skew:      0.743ns (2.751 - 2.008)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test13/cum_sum_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.CQ      Tcko                  0.450   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X36Y11.A1      net (fanout=36)       1.855   sh/testPUF/test_bit
    SLICE_X36Y11.DMUX    Topad                 0.734   sh/testPUF/NIST/test13/cum_sum<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X37Y11.CX      net (fanout=1)        0.484   sh/testPUF/Result<3>8
    SLICE_X37Y11.CLK     Tdick                 0.004   sh/testPUF/NIST/test13/cum_sum<3>
                                                       sh/testPUF/NIST/test13/cum_sum_3
    -------------------------------------------------  ---------------------------
    Total                                      3.527ns (1.188ns logic, 2.339ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.743ns (2.751 - 2.008)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test13/cum_sum_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.CQ      Tcko                  0.450   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X36Y11.B1      net (fanout=36)       1.850   sh/testPUF/test_bit
    SLICE_X36Y11.DMUX    Topbd                 0.701   sh/testPUF/NIST/test13/cum_sum<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<1>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X37Y11.CX      net (fanout=1)        0.484   sh/testPUF/Result<3>8
    SLICE_X37Y11.CLK     Tdick                 0.004   sh/testPUF/NIST/test13/cum_sum<3>
                                                       sh/testPUF/NIST/test13/cum_sum_3
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (1.155ns logic, 2.334ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_2 (SLICE_X42Y36.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     59.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.896ns (Levels of Logic = 2)
  Clock Path Skew:      0.703ns (2.711 - 2.008)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.CQ      Tcko                  0.450   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X43Y39.D5      net (fanout=36)       1.885   sh/testPUF/test_bit
    SLICE_X43Y39.D       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X43Y39.C5      net (fanout=2)        0.372   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X43Y39.C       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X42Y36.SR      net (fanout=1)        0.454   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X42Y36.CLK     Tsrck                 0.547   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      3.896ns (1.185ns logic, 2.711ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_7 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.213ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (1.372 - 1.386)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_7 to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y43.DQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_7
    SLICE_X44Y39.A1      net (fanout=5)        1.285   sh/testPUF/NIST/test4/count_bits0<7>
    SLICE_X44Y39.A       Tilo                  0.094   N81
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X43Y39.C6      net (fanout=1)        0.289   N81
    SLICE_X43Y39.C       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X42Y36.SR      net (fanout=1)        0.454   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X42Y36.CLK     Tsrck                 0.547   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (1.185ns logic, 2.028ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_5 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.895ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (1.372 - 1.386)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_5 to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y43.BQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_5
    SLICE_X44Y39.A2      net (fanout=5)        0.967   sh/testPUF/NIST/test4/count_bits0<5>
    SLICE_X44Y39.A       Tilo                  0.094   N81
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X43Y39.C6      net (fanout=1)        0.289   N81
    SLICE_X43Y39.C       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X42Y36.SR      net (fanout=1)        0.454   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X42Y36.CLK     Tsrck                 0.547   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      2.895ns (1.185ns logic, 1.710ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_1 (SLICE_X42Y36.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     59.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.894ns (Levels of Logic = 2)
  Clock Path Skew:      0.703ns (2.711 - 2.008)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.CQ      Tcko                  0.450   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X43Y39.D5      net (fanout=36)       1.885   sh/testPUF/test_bit
    SLICE_X43Y39.D       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X43Y39.C5      net (fanout=2)        0.372   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X43Y39.C       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X42Y36.SR      net (fanout=1)        0.454   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X42Y36.CLK     Tsrck                 0.545   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      3.894ns (1.183ns logic, 2.711ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_7 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.211ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (1.372 - 1.386)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_7 to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y43.DQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_7
    SLICE_X44Y39.A1      net (fanout=5)        1.285   sh/testPUF/NIST/test4/count_bits0<7>
    SLICE_X44Y39.A       Tilo                  0.094   N81
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X43Y39.C6      net (fanout=1)        0.289   N81
    SLICE_X43Y39.C       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X42Y36.SR      net (fanout=1)        0.454   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X42Y36.CLK     Tsrck                 0.545   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (1.183ns logic, 2.028ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_5 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.893ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (1.372 - 1.386)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_5 to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y43.BQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_5
    SLICE_X44Y39.A2      net (fanout=5)        0.967   sh/testPUF/NIST/test4/count_bits0<5>
    SLICE_X44Y39.A       Tilo                  0.094   N81
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X43Y39.C6      net (fanout=1)        0.289   N81
    SLICE_X43Y39.C       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X42Y36.SR      net (fanout=1)        0.454   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X42Y36.CLK     Tsrck                 0.545   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (1.183ns logic, 1.710ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test3/count_runs_4 (SLICE_X16Y9.CE), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.553ns (Levels of Logic = 1)
  Clock Path Skew:      1.202ns (3.069 - 1.867)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test3/count_runs_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.CQ      Tcko                  0.414   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X19Y9.A5       net (fanout=36)       0.724   sh/testPUF/test_bit
    SLICE_X19Y9.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs_not0001
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X16Y9.CE       net (fanout=4)        0.284   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X16Y9.CLK      Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_runs<7>
                                                       sh/testPUF/NIST/test3/count_runs_4
    -------------------------------------------------  ---------------------------
    Total                                      1.553ns (0.545ns logic, 1.008ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/rand1 (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.649 - 0.622)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/rand1 to sh/testPUF/NIST/test3/count_runs_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y10.DQ      Tcko                  0.414   sh/testPUF/NIST/test3/rand1
                                                       sh/testPUF/NIST/test3/rand1
    SLICE_X19Y9.A1       net (fanout=2)        0.783   sh/testPUF/NIST/test3/rand1
    SLICE_X19Y9.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs_not0001
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X16Y9.CE       net (fanout=4)        0.284   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X16Y9.CLK      Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_runs<7>
                                                       sh/testPUF/NIST/test3/count_runs_4
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (0.545ns logic, 1.067ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/count_bits1_2 (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.769ns (Levels of Logic = 2)
  Clock Path Skew:      0.047ns (0.649 - 0.602)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/count_bits1_2 to sh/testPUF/NIST/test3/count_runs_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y14.CQ      Tcko                  0.433   sh/testPUF/NIST/test3/count_bits1<3>
                                                       sh/testPUF/NIST/test3/count_bits1_2
    SLICE_X19Y11.A5      net (fanout=1)        0.535   sh/testPUF/NIST/test3/count_bits1<2>
    SLICE_X19Y11.A       Tilo                  0.087   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X19Y9.A6       net (fanout=33)       0.299   sh/testPUF/NIST/test3/en
    SLICE_X19Y9.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs_not0001
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X16Y9.CE       net (fanout=4)        0.284   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X16Y9.CLK      Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_runs<7>
                                                       sh/testPUF/NIST/test3/count_runs_4
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.651ns logic, 1.118ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test3/count_runs_5 (SLICE_X16Y9.CE), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.553ns (Levels of Logic = 1)
  Clock Path Skew:      1.202ns (3.069 - 1.867)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test3/count_runs_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.CQ      Tcko                  0.414   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X19Y9.A5       net (fanout=36)       0.724   sh/testPUF/test_bit
    SLICE_X19Y9.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs_not0001
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X16Y9.CE       net (fanout=4)        0.284   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X16Y9.CLK      Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_runs<7>
                                                       sh/testPUF/NIST/test3/count_runs_5
    -------------------------------------------------  ---------------------------
    Total                                      1.553ns (0.545ns logic, 1.008ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/rand1 (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.649 - 0.622)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/rand1 to sh/testPUF/NIST/test3/count_runs_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y10.DQ      Tcko                  0.414   sh/testPUF/NIST/test3/rand1
                                                       sh/testPUF/NIST/test3/rand1
    SLICE_X19Y9.A1       net (fanout=2)        0.783   sh/testPUF/NIST/test3/rand1
    SLICE_X19Y9.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs_not0001
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X16Y9.CE       net (fanout=4)        0.284   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X16Y9.CLK      Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_runs<7>
                                                       sh/testPUF/NIST/test3/count_runs_5
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (0.545ns logic, 1.067ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/count_bits1_2 (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.769ns (Levels of Logic = 2)
  Clock Path Skew:      0.047ns (0.649 - 0.602)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/count_bits1_2 to sh/testPUF/NIST/test3/count_runs_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y14.CQ      Tcko                  0.433   sh/testPUF/NIST/test3/count_bits1<3>
                                                       sh/testPUF/NIST/test3/count_bits1_2
    SLICE_X19Y11.A5      net (fanout=1)        0.535   sh/testPUF/NIST/test3/count_bits1<2>
    SLICE_X19Y11.A       Tilo                  0.087   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X19Y9.A6       net (fanout=33)       0.299   sh/testPUF/NIST/test3/en
    SLICE_X19Y9.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs_not0001
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X16Y9.CE       net (fanout=4)        0.284   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X16Y9.CLK      Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_runs<7>
                                                       sh/testPUF/NIST/test3/count_runs_5
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.651ns logic, 1.118ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test3/count_runs_6 (SLICE_X16Y9.CE), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.553ns (Levels of Logic = 1)
  Clock Path Skew:      1.202ns (3.069 - 1.867)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test3/count_runs_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.CQ      Tcko                  0.414   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X19Y9.A5       net (fanout=36)       0.724   sh/testPUF/test_bit
    SLICE_X19Y9.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs_not0001
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X16Y9.CE       net (fanout=4)        0.284   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X16Y9.CLK      Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_runs<7>
                                                       sh/testPUF/NIST/test3/count_runs_6
    -------------------------------------------------  ---------------------------
    Total                                      1.553ns (0.545ns logic, 1.008ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/rand1 (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.649 - 0.622)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/rand1 to sh/testPUF/NIST/test3/count_runs_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y10.DQ      Tcko                  0.414   sh/testPUF/NIST/test3/rand1
                                                       sh/testPUF/NIST/test3/rand1
    SLICE_X19Y9.A1       net (fanout=2)        0.783   sh/testPUF/NIST/test3/rand1
    SLICE_X19Y9.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs_not0001
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X16Y9.CE       net (fanout=4)        0.284   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X16Y9.CLK      Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_runs<7>
                                                       sh/testPUF/NIST/test3/count_runs_6
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (0.545ns logic, 1.067ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/count_bits1_2 (FF)
  Destination:          sh/testPUF/NIST/test3/count_runs_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.769ns (Levels of Logic = 2)
  Clock Path Skew:      0.047ns (0.649 - 0.602)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/count_bits1_2 to sh/testPUF/NIST/test3/count_runs_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y14.CQ      Tcko                  0.433   sh/testPUF/NIST/test3/count_bits1<3>
                                                       sh/testPUF/NIST/test3/count_bits1_2
    SLICE_X19Y11.A5      net (fanout=1)        0.535   sh/testPUF/NIST/test3/count_bits1<2>
    SLICE_X19Y11.A       Tilo                  0.087   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X19Y9.A6       net (fanout=33)       0.299   sh/testPUF/NIST/test3/en
    SLICE_X19Y9.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs_not0001
                                                       sh/testPUF/NIST/test3/count_runs_not00011
    SLICE_X16Y9.CE       net (fanout=4)        0.284   sh/testPUF/NIST/test3/count_runs_not0001
    SLICE_X16Y9.CLK      Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_runs<7>
                                                       sh/testPUF/NIST/test3/count_runs_6
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.651ns logic, 1.118ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y26.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y17.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.944ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 1.666ns (600.240MHz) (Tbcper_I)
  Physical resource: sh/testPUF/mux_clk_test/I0
  Logical resource: sh/testPUF/mux_clk_test/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sh/clk_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT2_BUF"         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 96 paths analyzed, 56 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.240ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (SLICE_X1Y113.A3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.140ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (1.439 - 1.461)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y97.BQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[13].Ring/Sample
    SLICE_X1Y97.D1       net (fanout=1)        0.846   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<13>
    SLICE_X1Y97.D        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X1Y97.C6       net (fanout=1)        0.139   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
    SLICE_X1Y97.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X1Y113.A3      net (fanout=1)        1.470   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<1><1>
    SLICE_X1Y113.CLK     Tas                   0.026   sh/testPUF/challenge_gen/RAND<1>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.140ns (0.685ns logic, 2.455ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.899ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (1.439 - 1.461)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y97.AQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[12].Ring/Sample
    SLICE_X1Y97.D2       net (fanout=1)        0.605   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<12>
    SLICE_X1Y97.D        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X1Y97.C6       net (fanout=1)        0.139   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
    SLICE_X1Y97.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X1Y113.A3      net (fanout=1)        1.470   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<1><1>
    SLICE_X1Y113.CLK     Tas                   0.026   sh/testPUF/challenge_gen/RAND<1>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (0.685ns logic, 2.214ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[10].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.800ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (1.439 - 1.456)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[10].Ring/Sample to sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y95.CQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[10].Ring/Sample
    SLICE_X1Y97.C3       net (fanout=1)        0.760   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<10>
    SLICE_X1Y97.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X1Y113.A3      net (fanout=1)        1.470   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<1><1>
    SLICE_X1Y113.CLK     Tas                   0.026   sh/testPUF/challenge_gen/RAND<1>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.570ns logic, 2.230ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (SLICE_X8Y113.A4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (1.413 - 1.428)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y84.CQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[14].Ring/Sample
    SLICE_X8Y86.D2       net (fanout=1)        0.801   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<14>
    SLICE_X8Y86.D        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X8Y86.C6       net (fanout=1)        0.153   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
    SLICE_X8Y86.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X8Y113.A4      net (fanout=1)        1.526   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<1><1>
    SLICE_X8Y113.CLK     Tas                   0.007   sh/testPUF/challenge_gen/RAND<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (0.666ns logic, 2.480ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.045ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (1.413 - 1.428)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y84.AQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/Sample
    SLICE_X8Y86.D4       net (fanout=1)        0.700   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<12>
    SLICE_X8Y86.D        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X8Y86.C6       net (fanout=1)        0.153   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
    SLICE_X8Y86.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X8Y113.A4      net (fanout=1)        1.526   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<1><1>
    SLICE_X8Y113.CLK     Tas                   0.007   sh/testPUF/challenge_gen/RAND<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.045ns (0.666ns logic, 2.379ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[10].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (1.413 - 1.425)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[10].Ring/Sample to sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y85.CQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[10].Ring/Sample
    SLICE_X8Y86.C1       net (fanout=1)        0.927   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<10>
    SLICE_X8Y86.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X8Y113.A4      net (fanout=1)        1.526   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<1><1>
    SLICE_X8Y113.CLK     Tas                   0.007   sh/testPUF/challenge_gen/RAND<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (0.572ns logic, 2.453ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (SLICE_X45Y117.C1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[10].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.015ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (0.492 - 0.555)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[10].Ring/Sample to sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y103.CQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[10].Ring/Sample
    SLICE_X37Y104.C1     net (fanout=1)        0.843   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<10>
    SLICE_X37Y104.C      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X45Y117.C1     net (fanout=1)        1.578   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<1><1>
    SLICE_X45Y117.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<0>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.015ns (0.594ns logic, 2.421ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.010ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.492 - 0.552)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.AQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[12].Ring/Sample
    SLICE_X37Y104.D2     net (fanout=1)        0.605   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<12>
    SLICE_X37Y104.D      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X37Y104.C6     net (fanout=1)        0.139   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
    SLICE_X37Y104.C      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X45Y117.C1     net (fanout=1)        1.578   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<1><1>
    SLICE_X45Y117.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<0>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.688ns logic, 2.322ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.492 - 0.552)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.BQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[13].Ring/Sample
    SLICE_X37Y104.D3     net (fanout=1)        0.584   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<13>
    SLICE_X37Y104.D      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X37Y104.C6     net (fanout=1)        0.139   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
    SLICE_X37Y104.C      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X45Y117.C1     net (fanout=1)        1.578   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<1><1>
    SLICE_X45Y117.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<0>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (0.688ns logic, 2.301ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_5 (SLICE_X18Y100.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_9 (FF)
  Destination:          sh/testPUF/challenge_gen/C_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 0)
  Clock Path Skew:      0.202ns (1.537 - 1.335)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_9 to sh/testPUF/challenge_gen/C_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y97.BQ      Tcko                  0.414   sh/testPUF/challenge_gen/C<11>
                                                       sh/testPUF/challenge_gen/C_9
    SLICE_X18Y100.BX     net (fanout=3)        0.452   sh/testPUF/challenge_gen/C<9>
    SLICE_X18Y100.CLK    Tckdi       (-Th)     0.231   sh/testPUF/challenge_gen/C<7>
                                                       sh/testPUF/challenge_gen/C_5
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.183ns logic, 0.452ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_0 (SLICE_X16Y100.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_4 (FF)
  Destination:          sh/testPUF/challenge_gen/C_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.677 - 0.650)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_4 to sh/testPUF/challenge_gen/C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y100.AQ     Tcko                  0.414   sh/testPUF/challenge_gen/C<7>
                                                       sh/testPUF/challenge_gen/C_4
    SLICE_X16Y100.AX     net (fanout=3)        0.290   sh/testPUF/challenge_gen/C<4>
    SLICE_X16Y100.CLK    Tckdi       (-Th)     0.236   sh/testPUF/challenge_gen/C<3>
                                                       sh/testPUF/challenge_gen/C_0
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.178ns logic, 0.290ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_6 (SLICE_X18Y100.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_10 (FF)
  Destination:          sh/testPUF/challenge_gen/C_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 0)
  Clock Path Skew:      0.202ns (1.537 - 1.335)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_10 to sh/testPUF/challenge_gen/C_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y97.CQ      Tcko                  0.414   sh/testPUF/challenge_gen/C<11>
                                                       sh/testPUF/challenge_gen/C_10
    SLICE_X18Y100.CX     net (fanout=3)        0.448   sh/testPUF/challenge_gen/C<10>
    SLICE_X18Y100.CLK    Tckdi       (-Th)     0.218   sh/testPUF/challenge_gen/C<7>
                                                       sh/testPUF/challenge_gen/C_6
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.196ns logic, 0.448ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.184ns (period - min period limit)
  Period: 7.850ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: sh/CLOCK_TRNG1/CLKOUT2_BUFG_INST/I0
  Logical resource: sh/CLOCK_TRNG1/CLKOUT2_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: sh/CLOCK_TRNG1/CLKOUT2_BUF
--------------------------------------------------------------------------------
Slack: 7.032ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/R<11>/CLK
  Logical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[8].Ring/Sample/CK
  Location pin: SLICE_X36Y103.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 7.032ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.850ns
  High pulse: 3.925ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/R<11>/CLK
  Logical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[8].Ring/Sample/CK
  Location pin: SLICE_X36Y103.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_USER_INTERFACE
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_USER_INTERFACE          |      5.888ns|    440.433ns|     33.242ns|           56|           22|         7270|        70250|
| TS_sh_CLOCK_TRNG1_CLKOUT0_BUF |     62.805ns|    354.582ns|          N/A|           22|            0|        18910|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT1_BUF |    125.611ns|     11.155ns|          N/A|            0|            0|        51244|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT2_BUF |      7.851ns|      3.240ns|          N/A|            0|            0|           96|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.159(R)|    3.900(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.191(R)|    3.931(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.057(R)|    3.810(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.222(R)|    3.962(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -1.145(R)|    3.888(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -1.083(R)|    3.832(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -1.152(R)|    3.894(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -1.079(R)|    3.827(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -1.132(R)|    3.875(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -1.068(R)|    3.819(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.974(R)|    3.734(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -1.071(R)|    3.822(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -1.070(R)|    3.822(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -1.060(R)|    3.811(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -1.095(R)|    3.843(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.244(R)|    3.983(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.473(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.174(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |  146.836|         |    4.585|         |
GMII_RX_CLK_0  |    0.752|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    0.929|         |         |         |
GMII_RX_CLK_0  |    7.621|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    4.490|         |         |         |
sysACE_CLK     |    4.182|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 78  Score: 2782349  (Setup/Max: 1945831, Hold: 836518)

Constraints cover 269007 paths, 0 nets, and 30658 connections

Design statistics:
   Minimum period: 440.433ns{1}   (Maximum frequency:   2.270MHz)
   Maximum path delay from/to any node:   7.999ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 18 06:58:25 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 571 MB



