#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b5[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                                                    0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                                                    1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5.QCK[0] (Q_FRAG)                                                                                                                                      0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                                     1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                            0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                             1.462     4.375
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     4.375
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     5.837
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     5.837
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     7.299
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     7.299
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     8.604
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O.t_frag.XA2[0] (T_FRAG)                                           0.000     8.604
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.605    10.209
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag.XA2[0] (T_FRAG)                                                    0.000    10.209
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                     1.605    11.815
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                0.000    11.815
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                 1.305    13.120
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                          0.000    13.120
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                           1.305    14.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    14.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    15.731
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.t_frag.XA2[0] (T_FRAG)                                                                                              0.000    15.731
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                                                               1.605    17.336
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b5[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                                                         0.000    17.336
data arrival time                                                                                                                                                                                                             17.336

clock Sys_Clk0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                                                    0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                                                    1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.CLK1[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                                                          0.000     1.211
clock uncertainty                                                                                                                                                                                                    0.000     1.211
cell setup time                                                                                                                                                                                                     -0.509     0.702
data required time                                                                                                                                                                                                             0.702
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             0.702
data arrival time                                                                                                                                                                                                            -17.336
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                             -16.634


#Path 2
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b6[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                                          0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QCK[0] (Q_FRAG)                                                                                                                            0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                           1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                           0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                            1.462     4.375
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                          0.000     4.375
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.462     5.837
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     5.837
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     7.299
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.t_frag.XA2[0] (T_FRAG)                                0.000     7.299
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.605     8.904
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                            0.000     8.904
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.462    10.366
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      0.000    10.366
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    11.672
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                0.000    11.672
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                 1.462    13.134
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                          0.000    13.134
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                           1.305    14.439
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.t_frag.XA2[0] (T_FRAG)                                                                                    0.000    14.439
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                                                     1.605    16.044
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b6[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                                               0.000    16.044
data arrival time                                                                                                                                                                                                   16.044

clock Sys_Clk0 (rise edge)                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                                          0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.CLK1[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                                                0.000     1.211
clock uncertainty                                                                                                                                                                                          0.000     1.211
cell setup time                                                                                                                                                                                           -0.472     0.739
data required time                                                                                                                                                                                                   0.739
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                   0.739
data arrival time                                                                                                                                                                                                  -16.044
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -15.305


#Path 3
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b4[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                                          0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5.QCK[0] (Q_FRAG)                                                                                                                            0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                           1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                   1.462     4.375
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.375
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     5.837
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     5.837
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     7.142
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.t_frag.XA2[0] (T_FRAG)                                0.000     7.142
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.605     8.747
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                            0.000     8.747
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.462    10.209
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      0.000    10.209
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    11.515
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                0.000    11.515
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                 1.462    12.977
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                          0.000    12.977
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                           1.305    14.282
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.t_frag.XA2[0] (T_FRAG)                                                                                    0.000    14.282
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                                                     1.606    15.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b4[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                                               0.000    15.888
data arrival time                                                                                                                                                                                                   15.888

clock Sys_Clk0 (rise edge)                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                                          0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.CLK1[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                                                0.000     1.211
clock uncertainty                                                                                                                                                                                          0.000     1.211
cell setup time                                                                                                                                                                                           -0.535     0.676
data required time                                                                                                                                                                                                   0.676
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                   0.676
data arrival time                                                                                                                                                                                                  -15.888
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -15.212


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                                           0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                     0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.552     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                        0.000     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.462     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                  0.000     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.462     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                 0.000     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.305    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.TAB[0] (C_FRAG)                       0.000    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.437    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.c_frag.TSL[0] (C_FRAG)                                                     0.000    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                                                      1.593    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                 0.000    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    14.908
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                           0.000    14.908
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                            1.605    16.514
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q.QD[0] (Q_FRAG)                                                                                            0.000    16.514
data arrival time                                                                                                                                                                                      16.514

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
clock uncertainty                                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                                      1.316
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                                     -16.514
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -15.197


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b2[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                         0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                                0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                                1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QCK[0] (Q_FRAG)                                                                                                                  0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                 1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                 0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462     4.375
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                0.000     4.375
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                 1.462     5.837
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     5.837
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     7.142
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     7.142
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     8.604
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                0.000     8.604
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.549    10.153
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000    10.153
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305    11.459
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.459
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    12.764
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                0.000    12.764
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                 1.305    14.069
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.t_frag.XA2[0] (T_FRAG)                                                                          0.000    14.069
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                                           1.605    15.675
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b2[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                                     0.000    15.675
data arrival time                                                                                                                                                                                         15.675

clock Sys_Clk0 (rise edge)                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                         0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                                0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                                1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.CLK1[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                                      0.000     1.211
clock uncertainty                                                                                                                                                                                0.000     1.211
cell setup time                                                                                                                                                                                 -0.435     0.776
data required time                                                                                                                                                                                         0.776
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                         0.776
data arrival time                                                                                                                                                                                        -15.675
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                         -14.899


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RAM_0.POP_FLAG_b2[0] (RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RAM_0.P2[0] (RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                              0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                     0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                     1.211     1.211
u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RAM_0.CLK2[0] (RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR)                              0.000     1.211
u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RAM_0.POP_FLAG_b2[0] (RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR) [clock-to-output]     4.577     5.788
Interrupt_o_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     5.788
Interrupt_o_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305     7.093
Interrupt_o_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                                   0.000     7.093
Interrupt_o_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.549     8.643
u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000     8.643
u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305     9.948
u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                       0.000     9.948
u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.552    11.500
u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RAM_0.P2[0] (RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR)                                0.000    11.500
data arrival time                                                                                                                              11.500

clock Sys_Clk0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                              0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                     0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                     1.211     1.211
u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RAM_0.CLK2[0] (RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR)                              0.000     1.211
clock uncertainty                                                                                                                     0.000     1.211
cell setup time                                                                                                                      -4.091    -2.880
data required time                                                                                                                             -2.880
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -2.880
data arrival time                                                                                                                             -11.500
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.381


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                             1.305    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                          0.000    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                           1.462    15.678
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q.QD[0] (Q_FRAG)                                                                       0.000    15.678
data arrival time                                                                                                                                                                      15.678

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q.QCK[0] (Q_FRAG)                                                                      0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -15.678
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.361


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : out:usbn_io_$out.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                         0.000     0.000
clock source latency                                                                                           0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                 0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                               0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                               1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
u_AL4S3B_FPGA_IP.u_bipad_I1.O_EN[0] (BIDIR_CELL)                                                               0.000     2.912
u_AL4S3B_FPGA_IP.u_bipad_I1.O_PAD_$out[0] (BIDIR_CELL)                                                        11.321    14.233
out:usbn_io_$out.outpad[0] (.output)                                                                           0.000    14.233
data arrival time                                                                                                       14.233

clock virtual_io_clock (rise edge)                                                                             0.000     0.000
clock source latency                                                                                           0.000     0.000
clock uncertainty                                                                                              0.000     0.000
output external delay                                                                                          0.000     0.000
data required time                                                                                                       0.000
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.000
data arrival time                                                                                                      -14.233
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -14.233


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : out:usbp_io_$out.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                         0.000     0.000
clock source latency                                                                                           0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                 0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                               0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                               1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
u_AL4S3B_FPGA_IP.u_bipad_I0.O_EN[0] (BIDIR_CELL)                                                               0.000     2.912
u_AL4S3B_FPGA_IP.u_bipad_I0.O_PAD_$out[0] (BIDIR_CELL)                                                        11.321    14.233
out:usbp_io_$out.outpad[0] (.output)                                                                           0.000    14.233
data arrival time                                                                                                       14.233

clock virtual_io_clock (rise edge)                                                                             0.000     0.000
clock source latency                                                                                           0.000     0.000
clock uncertainty                                                                                              0.000     0.000
output external delay                                                                                          0.000     0.000
data required time                                                                                                       0.000
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.000
data arrival time                                                                                                      -14.233
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -14.233


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                             1.305    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                          0.000    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                           1.305    15.521
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_1.QD[0] (Q_FRAG)                                                                     0.000    15.521
data arrival time                                                                                                                                                                      15.521

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_1.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -15.521
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.205


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_4.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                             1.305    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                                        0.000    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                         1.305    15.521
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_4.QD[0] (Q_FRAG)                                                                     0.000    15.521
data arrival time                                                                                                                                                                      15.521

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_4.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -15.521
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.205


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_3.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                             1.305    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                                        0.000    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                         1.305    15.521
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_3.QD[0] (Q_FRAG)                                                                     0.000    15.521
data arrival time                                                                                                                                                                      15.521

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_3.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -15.521
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.205


#Path 13
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_2.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                             1.305    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                        0.000    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                         1.305    15.521
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_2.QD[0] (Q_FRAG)                                                                     0.000    15.521
data arrival time                                                                                                                                                                      15.521

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_2.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -15.521
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.205


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                             1.305    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                          0.000    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.305    15.521
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_1.QD[0] (Q_FRAG)                                                                     0.000    15.521
data arrival time                                                                                                                                                                      15.521

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_1.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -15.521
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.205


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_5.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                             1.305    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                                        0.000    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                                         1.305    15.521
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_5.QD[0] (Q_FRAG)                                                                     0.000    15.521
data arrival time                                                                                                                                                                      15.521

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_5.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -15.521
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.205


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                             1.305    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                          0.000    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                           1.305    15.521
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q.QD[0] (Q_FRAG)                                                                       0.000    15.521
data arrival time                                                                                                                                                                      15.521

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q.QCK[0] (Q_FRAG)                                                                      0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -15.521
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.205


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_2.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                             1.305    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                        0.000    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                         1.305    15.521
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_2.QD[0] (Q_FRAG)                                                                     0.000    15.521
data arrival time                                                                                                                                                                      15.521

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_2.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -15.521
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.205


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_3.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                             1.305    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                                        0.000    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                         1.305    15.521
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_3.QD[0] (Q_FRAG)                                                                     0.000    15.521
data arrival time                                                                                                                                                                      15.521

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_3.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -15.521
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.205


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_4.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                             1.305    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                                        0.000    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                         1.305    15.521
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_4.QD[0] (Q_FRAG)                                                                     0.000    15.521
data arrival time                                                                                                                                                                      15.521

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_4.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -15.521
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.205


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_5.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                             1.305    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                                        0.000    14.216
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                                         1.305    15.521
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_5.QD[0] (Q_FRAG)                                                                     0.000    15.521
data arrival time                                                                                                                                                                      15.521

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_5.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -15.521
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.205


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                   0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                                                  0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.581    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                                0.000    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                                 1.462    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                            0.000    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                             1.462    15.393
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q.QD[0] (Q_FRAG)                                                                                             0.000    15.393
data arrival time                                                                                                                                                                                     15.393

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q.QCK[0] (Q_FRAG)                                                                                            0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                              0.105     1.316
data required time                                                                                                                                                                                     1.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     1.316
data arrival time                                                                                                                                                                                    -15.393
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -14.076


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b3[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                                          0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3.QCK[0] (Q_FRAG)                                                                                                                            0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                           1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                        0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                         1.552     4.465
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.465
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     5.927
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000     5.927
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581     7.508
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.c_frag.TA2[0] (C_FRAG)                                          0.000     7.508
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                                           1.705     9.213
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      0.000     9.213
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    10.518
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                0.000    10.518
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                 1.305    11.824
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                          0.000    11.824
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                           1.305    13.129
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.t_frag.XA2[0] (T_FRAG)                                                                                    0.000    13.129
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                                                     1.605    14.734
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b3[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                                               0.000    14.734
data arrival time                                                                                                                                                                                                   14.734

clock Sys_Clk0 (rise edge)                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                                          0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.CLK1[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                                                0.000     1.211
clock uncertainty                                                                                                                                                                                          0.000     1.211
cell setup time                                                                                                                                                                                           -0.532     0.679
data required time                                                                                                                                                                                                   0.679
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                   0.679
data arrival time                                                                                                                                                                                                  -14.734
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -14.055


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                               0.000     0.000
clock source latency                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                 0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                        0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                        1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QCK[0] (Q_FRAG)                                                                 0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                  0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                                      0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                       1.721     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                0.000     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                 1.462     9.411
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 0.000     9.411
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.462    10.873
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                       0.000    10.873
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.605    12.478
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                          0.000    12.478
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                           1.549    14.028
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                      0.000    14.028
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                       1.305    15.333
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q.QD[0] (Q_FRAG)                                                       0.000    15.333
data arrival time                                                                                                                                                 15.333

clock Sys_Clk0 (rise edge)                                                                                                                               0.000     0.000
clock source latency                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                 0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                        0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                        1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q.QCK[0] (Q_FRAG)                                                      0.000     1.211
clock uncertainty                                                                                                                                        0.000     1.211
cell setup time                                                                                                                                          0.105     1.316
data required time                                                                                                                                                 1.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 1.316
data arrival time                                                                                                                                                -15.333
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                 -14.016


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                          0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QCK[0] (Q_FRAG)                                                                   0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                  1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                    0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                              0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                                        0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.721     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                  0.000     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.462     9.411
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                   0.000     9.411
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                    1.462    10.873
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.t_frag.XA2[0] (T_FRAG)                       0.000    10.873
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.t_frag.XZ[0] (T_FRAG)                        1.605    12.478
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                          0.000    12.478
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                           1.549    14.028
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                      0.000    14.028
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                       1.305    15.333
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1.QD[0] (Q_FRAG)                                                       0.000    15.333
data arrival time                                                                                                                                                   15.333

clock Sys_Clk0 (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                          0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1.QCK[0] (Q_FRAG)                                                      0.000     1.211
clock uncertainty                                                                                                                                          0.000     1.211
cell setup time                                                                                                                                            0.105     1.316
data required time                                                                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.316
data arrival time                                                                                                                                                  -15.333
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -14.016


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_5.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                             1.721    14.632
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_5.QEN[0] (Q_FRAG)                                                                    0.000    14.632
data arrival time                                                                                                                                                                      14.632

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_5.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                              -0.591     0.620
data required time                                                                                                                                                                      0.620
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      0.620
data arrival time                                                                                                                                                                     -14.632
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.012


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_4.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                             1.721    14.632
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_4.QEN[0] (Q_FRAG)                                                                    0.000    14.632
data arrival time                                                                                                                                                                      14.632

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_4.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                              -0.591     0.620
data required time                                                                                                                                                                      0.620
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      0.620
data arrival time                                                                                                                                                                     -14.632
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.012


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_3.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                             1.721    14.632
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_3.QEN[0] (Q_FRAG)                                                                    0.000    14.632
data arrival time                                                                                                                                                                      14.632

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_3.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                              -0.591     0.620
data required time                                                                                                                                                                      0.620
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      0.620
data arrival time                                                                                                                                                                     -14.632
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.012


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_2.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                             1.721    14.632
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_2.QEN[0] (Q_FRAG)                                                                    0.000    14.632
data arrival time                                                                                                                                                                      14.632

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_2.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                              -0.591     0.620
data required time                                                                                                                                                                      0.620
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      0.620
data arrival time                                                                                                                                                                     -14.632
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.012


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_1.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                             1.721    14.632
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_1.QEN[0] (Q_FRAG)                                                                    0.000    14.632
data arrival time                                                                                                                                                                      14.632

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_1.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                              -0.591     0.620
data required time                                                                                                                                                                      0.620
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      0.620
data arrival time                                                                                                                                                                     -14.632
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.012


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                             1.721    14.632
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q.QEN[0] (Q_FRAG)                                                                      0.000    14.632
data arrival time                                                                                                                                                                      14.632

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q.QCK[0] (Q_FRAG)                                                                      0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                              -0.591     0.620
data required time                                                                                                                                                                      0.620
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      0.620
data arrival time                                                                                                                                                                     -14.632
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -14.012


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                   0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                                                  0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.581    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                              0.000    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                               1.462    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                          0.000    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                           1.305    15.236
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1.QD[0] (Q_FRAG)                                                                                           0.000    15.236
data arrival time                                                                                                                                                                                     15.236

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1.QCK[0] (Q_FRAG)                                                                                          0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                              0.105     1.316
data required time                                                                                                                                                                                     1.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     1.316
data arrival time                                                                                                                                                                                    -15.236
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -13.920


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                   0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                                                  0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.581    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                              0.000    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                               1.462    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                          0.000    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                           1.305    15.236
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2.QD[0] (Q_FRAG)                                                                                           0.000    15.236
data arrival time                                                                                                                                                                                     15.236

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2.QCK[0] (Q_FRAG)                                                                                          0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                              0.105     1.316
data required time                                                                                                                                                                                     1.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     1.316
data arrival time                                                                                                                                                                                    -15.236
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -13.920


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                   0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                                                  0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.581    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                              0.000    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                               1.462    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                          0.000    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                           1.305    15.236
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3.QD[0] (Q_FRAG)                                                                                           0.000    15.236
data arrival time                                                                                                                                                                                     15.236

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3.QCK[0] (Q_FRAG)                                                                                          0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                              0.105     1.316
data required time                                                                                                                                                                                     1.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     1.316
data arrival time                                                                                                                                                                                    -15.236
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -13.920


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                   0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                                                  0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.581    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                              0.000    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                               1.462    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                          0.000    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                           1.305    15.236
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4.QD[0] (Q_FRAG)                                                                                           0.000    15.236
data arrival time                                                                                                                                                                                     15.236

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4.QCK[0] (Q_FRAG)                                                                                          0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                              0.105     1.316
data required time                                                                                                                                                                                     1.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     1.316
data arrival time                                                                                                                                                                                    -15.236
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -13.920


#Path 35
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                   0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                                                  0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.581    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                             0.000    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                              1.462    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    15.236
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5.QD[0] (Q_FRAG)                                                                                          0.000    15.236
data arrival time                                                                                                                                                                                     15.236

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5.QCK[0] (Q_FRAG)                                                                                         0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                              0.105     1.316
data required time                                                                                                                                                                                     1.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     1.316
data arrival time                                                                                                                                                                                    -15.236
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -13.920


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                   0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                                                  0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.581    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                             0.000    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                              1.462    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    15.236
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6.QD[0] (Q_FRAG)                                                                                          0.000    15.236
data arrival time                                                                                                                                                                                     15.236

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6.QCK[0] (Q_FRAG)                                                                                         0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                              0.105     1.316
data required time                                                                                                                                                                                     1.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     1.316
data arrival time                                                                                                                                                                                    -15.236
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -13.920


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                   0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                                                  0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.581    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                               0.000    12.469
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                                1.462    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                           0.000    13.931
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                            1.305    15.236
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q.QD[0] (Q_FRAG)                                                                                            0.000    15.236
data arrival time                                                                                                                                                                                     15.236

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                              0.105     1.316
data required time                                                                                                                                                                                     1.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     1.316
data arrival time                                                                                                                                                                                    -15.236
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -13.920


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                             1.605    14.516
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q.QEN[0] (Q_FRAG)                                                                      0.000    14.516
data arrival time                                                                                                                                                                      14.516

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q.QCK[0] (Q_FRAG)                                                                      0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                              -0.591     0.620
data required time                                                                                                                                                                      0.620
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      0.620
data arrival time                                                                                                                                                                     -14.516
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -13.896


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_1.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                             1.605    14.516
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_1.QEN[0] (Q_FRAG)                                                                    0.000    14.516
data arrival time                                                                                                                                                                      14.516

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_1.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                              -0.591     0.620
data required time                                                                                                                                                                      0.620
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      0.620
data arrival time                                                                                                                                                                     -14.516
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -13.896


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_2.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                             1.605    14.516
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_2.QEN[0] (Q_FRAG)                                                                    0.000    14.516
data arrival time                                                                                                                                                                      14.516

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_2.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                              -0.591     0.620
data required time                                                                                                                                                                      0.620
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      0.620
data arrival time                                                                                                                                                                     -14.516
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -13.896


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_3.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                             1.605    14.516
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_3.QEN[0] (Q_FRAG)                                                                    0.000    14.516
data arrival time                                                                                                                                                                      14.516

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_3.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                              -0.591     0.620
data required time                                                                                                                                                                      0.620
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      0.620
data arrival time                                                                                                                                                                     -14.516
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -13.896


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_4.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                             1.605    14.516
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_4.QEN[0] (Q_FRAG)                                                                    0.000    14.516
data arrival time                                                                                                                                                                      14.516

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_4.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                              -0.591     0.620
data required time                                                                                                                                                                      0.620
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      0.620
data arrival time                                                                                                                                                                     -14.516
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -13.896


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_5.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                            0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                             1.605    14.516
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_5.QEN[0] (Q_FRAG)                                                                    0.000    14.516
data arrival time                                                                                                                                                                      14.516

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_5.QCK[0] (Q_FRAG)                                                                    0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                              -0.591     0.620
data required time                                                                                                                                                                      0.620
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      0.620
data arrival time                                                                                                                                                                     -14.516
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -13.896


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b0[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                       0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                       1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5.QCK[0] (Q_FRAG)                                                                                                         0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                                        1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462     4.375
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000     4.375
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462     5.837
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A.t_frag.XB1[0] (T_FRAG)                                             0.000     5.837
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                              1.581     7.417
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag.XB1[0] (T_FRAG)                       0.000     7.417
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.581     8.998
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     8.998
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305    10.304
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000    10.304
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    11.609
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                       0.000    11.609
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    12.914
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.t_frag.XA2[0] (T_FRAG)                                                                 0.000    12.914
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                                  1.605    14.520
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b0[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                            0.000    14.520
data arrival time                                                                                                                                                                                14.520

clock Sys_Clk0 (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                       0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                       1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.CLK1[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                             0.000     1.211
clock uncertainty                                                                                                                                                                       0.000     1.211
cell setup time                                                                                                                                                                        -0.485     0.726
data required time                                                                                                                                                                                0.726
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                0.726
data arrival time                                                                                                                                                                               -14.520
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                -13.793


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b1[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                       0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                       1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QCK[0] (Q_FRAG)                                                                                                         0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                                        1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     4.375
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                       0.000     4.375
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                        1.462     5.837
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q.t_frag.XB1[0] (T_FRAG)                                  0.000     5.837
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                   1.581     7.417
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag.XB1[0] (T_FRAG)                       0.000     7.417
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.581     8.998
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     8.998
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305    10.304
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             0.000    10.304
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    11.609
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                       0.000    11.609
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    12.914
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.t_frag.XA2[0] (T_FRAG)                                                                 0.000    12.914
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                                  1.605    14.520
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b1[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                            0.000    14.520
data arrival time                                                                                                                                                                                14.520

clock Sys_Clk0 (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                       0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                       1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.CLK1[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                             0.000     1.211
clock uncertainty                                                                                                                                                                       0.000     1.211
cell setup time                                                                                                                                                                        -0.462     0.749
data required time                                                                                                                                                                                0.749
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                0.749
data arrival time                                                                                                                                                                               -14.520
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                -13.771


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                                           0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                     0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.552     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                        0.000     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.462     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                  0.000     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.462     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                 0.000     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.305    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.TAB[0] (C_FRAG)                       0.000    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.437    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.c_frag.TSL[0] (C_FRAG)                                                               0.000    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                                                                1.593    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                           0.000    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                            1.462    14.908
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q.QD[0] (Q_FRAG)                                                                                            0.000    14.908
data arrival time                                                                                                                                                                                      14.908

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
clock uncertainty                                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                                      1.316
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                                     -14.908
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -13.592


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b7[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                       0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QCK[0] (Q_FRAG)                                                                                                                0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                                               1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     4.375
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                              0.000     4.375
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                               1.462     5.837
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     5.837
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     7.142
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag.XA2[0] (T_FRAG)                                0.000     7.142
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.605     8.747
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     8.747
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305    10.053
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      0.000    10.053
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    11.358
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                0.000    11.358
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                 1.305    12.663
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                          0.000    12.663
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                           1.605    14.269
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WD_b7[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                                   0.000    14.269
data arrival time                                                                                                                                                                                       14.269

clock Sys_Clk0 (rise edge)                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                       0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.CLK1[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                                                    0.000     1.211
clock uncertainty                                                                                                                                                                              0.000     1.211
cell setup time                                                                                                                                                                               -0.526     0.685
data required time                                                                                                                                                                                       0.685
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       0.685
data arrival time                                                                                                                                                                                      -14.269
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                       -13.583


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                            0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                                          0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                           1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                     1.552     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                     0.000    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                      1.462    11.878
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                 0.000    11.878
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.605    13.483
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                           0.000    13.483
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                            1.305    14.789
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29.QD[0] (Q_FRAG)                                                                                            0.000    14.789
data arrival time                                                                                                                                                                                     14.789

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                              0.105     1.316
data required time                                                                                                                                                                                     1.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     1.316
data arrival time                                                                                                                                                                                    -14.789
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -13.472


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                                           0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                     0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.552     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                        0.000     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.462     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                  0.000     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.462     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                 0.000     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.305    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.TAB[0] (C_FRAG)                       0.000    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.437    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.c_frag.TSL[0] (C_FRAG)                                                             0.000    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                                                              1.593    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    14.751
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5.QD[0] (Q_FRAG)                                                                                          0.000    14.751
data arrival time                                                                                                                                                                                      14.751

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5.QCK[0] (Q_FRAG)                                                                                         0.000     1.211
clock uncertainty                                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                                      1.316
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                                     -14.751
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -13.435


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                                           0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                     0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.552     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                        0.000     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.462     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                  0.000     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.462     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                 0.000     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.305    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.TAB[0] (C_FRAG)                       0.000    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.437    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.c_frag.TSL[0] (C_FRAG)                                                             0.000    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                                                              1.593    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    14.751
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1.QD[0] (Q_FRAG)                                                                                          0.000    14.751
data arrival time                                                                                                                                                                                      14.751

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1.QCK[0] (Q_FRAG)                                                                                         0.000     1.211
clock uncertainty                                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                                      1.316
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                                     -14.751
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -13.435


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                                           0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                     0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.552     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                        0.000     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.462     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                  0.000     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.462     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                 0.000     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.305    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.TAB[0] (C_FRAG)                       0.000    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.437    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.c_frag.TSL[0] (C_FRAG)                                                             0.000    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                                                              1.593    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    14.751
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2.QD[0] (Q_FRAG)                                                                                          0.000    14.751
data arrival time                                                                                                                                                                                      14.751

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2.QCK[0] (Q_FRAG)                                                                                         0.000     1.211
clock uncertainty                                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                                      1.316
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                                     -14.751
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -13.435


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                                           0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                     0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.552     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                        0.000     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.462     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                  0.000     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.462     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                 0.000     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.305    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.TAB[0] (C_FRAG)                       0.000    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.437    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.c_frag.TSL[0] (C_FRAG)                                                             0.000    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                                                              1.593    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    14.751
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3.QD[0] (Q_FRAG)                                                                                          0.000    14.751
data arrival time                                                                                                                                                                                      14.751

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3.QCK[0] (Q_FRAG)                                                                                         0.000     1.211
clock uncertainty                                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                                      1.316
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                                     -14.751
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -13.435


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                                           0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                     0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.552     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                        0.000     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.462     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                  0.000     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.462     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                 0.000     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.305    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.TAB[0] (C_FRAG)                       0.000    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.437    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.c_frag.TSL[0] (C_FRAG)                                                             0.000    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                                                              1.593    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    14.751
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4.QD[0] (Q_FRAG)                                                                                          0.000    14.751
data arrival time                                                                                                                                                                                      14.751

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4.QCK[0] (Q_FRAG)                                                                                         0.000     1.211
clock uncertainty                                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                                      1.316
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                                     -14.751
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -13.435


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                                           0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                     0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.552     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                        0.000     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.462     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                  0.000     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.462     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                 0.000     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.305    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.TAB[0] (C_FRAG)                       0.000    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.437    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.c_frag.TSL[0] (C_FRAG)                                                             0.000    11.853
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                                                              1.593    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000    13.446
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    14.751
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6.QD[0] (Q_FRAG)                                                                                          0.000    14.751
data arrival time                                                                                                                                                                                      14.751

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                          0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                                0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                              0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                              1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6.QCK[0] (Q_FRAG)                                                                                         0.000     1.211
clock uncertainty                                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                                      1.316
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                                     -14.751
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                      -13.435


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                        0.000     0.000
clock source latency                                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                          0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                 0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                 1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                                 0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.721     6.355
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     6.355
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     7.905
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                     0.000     7.905
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      0.996     8.900
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                            0.000     8.900
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.305    10.206
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          0.000    10.206
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.305    11.511
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                    0.000    11.511
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                     1.462    12.973
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                               0.000    12.973
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                1.605    14.579
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q_1.QD[0] (Q_FRAG)                                                              0.000    14.579
data arrival time                                                                                                                                          14.579

clock Sys_Clk0 (rise edge)                                                                                                                        0.000     0.000
clock source latency                                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                          0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                 0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                 1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q_1.QCK[0] (Q_FRAG)                                                             0.000     1.211
clock uncertainty                                                                                                                                 0.000     1.211
cell setup time                                                                                                                                   0.105     1.316
data required time                                                                                                                                          1.316
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                          1.316
data arrival time                                                                                                                                         -14.579
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                          -13.262


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_dffe_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                          0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q.QCK[0] (Q_FRAG)                                                                       0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.t_frag.XB1[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.581     4.493
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000     4.493
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462     5.955
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                      0.000     5.955
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                       1.305     7.261
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                0.000     7.261
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                 1.462     8.723
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                          0.000     8.723
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                           1.305    10.028
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.t_frag.XB1[0] (T_FRAG)                                                    0.000    10.028
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                     1.581    11.609
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                          0.000    11.609
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.462    13.071
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                    0.000    13.071
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                     1.462    14.533
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_dffe_Q.QD[0] (Q_FRAG)                                                                 0.000    14.533
data arrival time                                                                                                                                                                   14.533

clock Sys_Clk0 (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                          0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_dffe_Q.QCK[0] (Q_FRAG)                                                                0.000     1.211
clock uncertainty                                                                                                                                                          0.000     1.211
cell setup time                                                                                                                                                            0.105     1.316
data required time                                                                                                                                                                   1.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   1.316
data arrival time                                                                                                                                                                  -14.533
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                   -13.217


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_dffe_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                          0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q.QCK[0] (Q_FRAG)                                                                       0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.t_frag.XB1[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.581     4.493
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000     4.493
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462     5.955
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                      0.000     5.955
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                       1.305     7.261
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                0.000     7.261
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                 1.462     8.723
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                          0.000     8.723
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                           1.305    10.028
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.t_frag.XB1[0] (T_FRAG)                                                    0.000    10.028
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                     1.581    11.609
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                          0.000    11.609
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.462    13.071
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1.t_frag.XSL[0] (T_FRAG)                                                  0.000    13.071
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                   1.462    14.533
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_dffe_Q_1.QD[0] (Q_FRAG)                                                               0.000    14.533
data arrival time                                                                                                                                                                   14.533

clock Sys_Clk0 (rise edge)                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                          0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_dffe_Q_1.QCK[0] (Q_FRAG)                                                              0.000     1.211
clock uncertainty                                                                                                                                                          0.000     1.211
cell setup time                                                                                                                                                            0.105     1.316
data required time                                                                                                                                                                   1.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                   1.316
data arrival time                                                                                                                                                                  -14.533
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                   -13.217


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                             0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                              1.462    10.156
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                  0.000    10.156
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                   1.305    11.462
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q.t_frag.XB1[0] (T_FRAG)                                                           0.000    11.462
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                            1.581    13.042
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                            0.000    13.042
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                             1.462    14.504
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_1.QD[0] (Q_FRAG)                                                                         0.000    14.504
data arrival time                                                                                                                                                                      14.504

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_1.QCK[0] (Q_FRAG)                                                                        0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -14.504
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -13.188


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    14.372
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1.QD[0] (Q_FRAG)                                                                         0.000    14.372
data arrival time                                                                                                                                                                      14.372

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1.QCK[0] (Q_FRAG)                                                                        0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -14.372
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -13.056


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.305    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                         0.000    11.305
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                          1.605    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000    12.910
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462    14.372
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1.QD[0] (Q_FRAG)                                                                         0.000    14.372
data arrival time                                                                                                                                                                      14.372

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1.QCK[0] (Q_FRAG)                                                                        0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -14.372
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -13.056


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.A2_b1[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                            0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                   1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QCK[0] (Q_FRAG)                                                          0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.549     4.462
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.462
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     5.767
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     5.767
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     7.073
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.073
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                     1.305     8.378
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     8.378
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     9.971
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.c_frag.TB1[0] (C_FRAG)                                            0.000     9.971
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                                             1.688    11.659
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.A2_b1[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                       0.000    11.659
data arrival time                                                                                                                                                            11.659

clock Sys_Clk0 (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                            0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                   1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.CLK2[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                        0.000     1.211
clock uncertainty                                                                                                                                                   0.000     1.211
cell setup time                                                                                                                                                    -2.448    -1.237
data required time                                                                                                                                                           -1.237
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           -1.237
data arrival time                                                                                                                                                           -11.659
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                            -12.896


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.A2_b3[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                            0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                   1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QCK[0] (Q_FRAG)                                                          0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.549     4.462
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.462
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     5.767
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     5.767
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     7.073
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.073
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                     1.305     8.378
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     8.378
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     9.971
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.c_frag.TB1[0] (C_FRAG)                                            0.000     9.971
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                             1.688    11.659
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.A2_b3[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                       0.000    11.659
data arrival time                                                                                                                                                            11.659

clock Sys_Clk0 (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                            0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                   1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.CLK2[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                        0.000     1.211
clock uncertainty                                                                                                                                                   0.000     1.211
cell setup time                                                                                                                                                    -2.409    -1.198
data required time                                                                                                                                                           -1.198
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           -1.198
data arrival time                                                                                                                                                           -11.659
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                            -12.857


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q_2.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QCK[0] (Q_FRAG)                                                      0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                           0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.721     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     9.411
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                        0.000     9.411
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.462    10.873
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O.t_frag.XB1[0] (T_FRAG)                                  0.000    10.873
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.581    12.453
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2.t_frag.XA2[0] (T_FRAG)                                           0.000    12.453
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2.t_frag.XZ[0] (T_FRAG)                                            1.605    14.059
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q_2.QD[0] (Q_FRAG)                                                          0.000    14.059
data arrival time                                                                                                                                      14.059

clock Sys_Clk0 (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q_2.QCK[0] (Q_FRAG)                                                         0.000     1.211
clock uncertainty                                                                                                                             0.000     1.211
cell setup time                                                                                                                               0.105     1.316
data required time                                                                                                                                      1.316
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      1.316
data arrival time                                                                                                                                     -14.059
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                      -12.742


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.A2_b2[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                            0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                   1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QCK[0] (Q_FRAG)                                                          0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.549     4.462
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.462
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     5.767
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     5.767
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     7.073
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.073
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                     1.305     8.378
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     8.378
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     9.971
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.c_frag.TB1[0] (C_FRAG)                                            0.000     9.971
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                             1.688    11.659
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.A2_b2[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                       0.000    11.659
data arrival time                                                                                                                                                            11.659

clock Sys_Clk0 (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                            0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                   1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.CLK2[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                        0.000     1.211
clock uncertainty                                                                                                                                                   0.000     1.211
cell setup time                                                                                                                                                    -2.190    -0.979
data required time                                                                                                                                                           -0.979
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           -0.979
data arrival time                                                                                                                                                           -11.659
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                            -12.638


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.A2_b4[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                            0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                   1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QCK[0] (Q_FRAG)                                                          0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.549     4.462
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.462
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     5.767
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     5.767
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     7.073
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.073
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                     1.305     8.378
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     8.378
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     9.971
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.c_frag.TB1[0] (C_FRAG)                                              0.000     9.971
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.688    11.659
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.A2_b4[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                       0.000    11.659
data arrival time                                                                                                                                                            11.659

clock Sys_Clk0 (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                            0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                   1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.CLK2[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                        0.000     1.211
clock uncertainty                                                                                                                                                   0.000     1.211
cell setup time                                                                                                                                                    -2.032    -0.821
data required time                                                                                                                                                           -0.821
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           -0.821
data arrival time                                                                                                                                                           -11.659
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                            -12.480


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QCK[0] (Q_FRAG)                                                      0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                 0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                           0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.721     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     9.411
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                          0.000     9.411
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.305    10.716
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O.t_frag.XSL[0] (T_FRAG)                                    0.000    10.716
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.462    12.178
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q.t_frag.XA2[0] (T_FRAG)                                             0.000    12.178
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                              1.605    13.783
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q.QD[0] (Q_FRAG)                                                            0.000    13.783
data arrival time                                                                                                                                      13.783

clock Sys_Clk0 (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q.QCK[0] (Q_FRAG)                                                           0.000     1.211
clock uncertainty                                                                                                                             0.000     1.211
cell setup time                                                                                                                               0.105     1.316
data required time                                                                                                                                      1.316
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      1.316
data arrival time                                                                                                                                     -13.783
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                      -12.467


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WEN1_b0[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                    0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                    1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QCK[0] (Q_FRAG)                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                              0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                                                  0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.721     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                                                 0.000     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                                  1.437     9.386
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                   0.000     9.386
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                    1.305    10.691
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    10.691
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    11.687
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.WEN1_b0[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                       0.000    11.687
data arrival time                                                                                                                                                             11.687

clock Sys_Clk0 (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                    0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                    1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.CLK1[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                          0.000     1.211
clock uncertainty                                                                                                                                                    0.000     1.211
cell setup time                                                                                                                                                     -1.914    -0.703
data required time                                                                                                                                                            -0.703
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                            -0.703
data arrival time                                                                                                                                                            -11.687
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                             -12.390


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.A2_b5[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                            0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                   1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QCK[0] (Q_FRAG)                                                          0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.549     4.462
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.462
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     5.767
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     5.767
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     7.073
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                    0.000     7.073
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                     1.305     8.378
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     8.378
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     9.971
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                   0.000     9.971
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.462    11.433
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.A2_b5[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                       0.000    11.433
data arrival time                                                                                                                                                            11.433

clock Sys_Clk0 (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                            0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                   1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0.CLK2[0] (RAM_CE0_FE0_PR0_WSA0_WSB0_VPR)                        0.000     1.211
clock uncertainty                                                                                                                                                   0.000     1.211
cell setup time                                                                                                                                                    -2.121    -0.910
data required time                                                                                                                                                           -0.910
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           -0.910
data arrival time                                                                                                                                                           -11.433
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                            -12.344


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_5.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                           0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                  0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                  1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QCK[0] (Q_FRAG)                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                            0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                      0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                       1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                                                0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                 1.721     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                                               0.000     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                                1.437     9.386
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                 0.000     9.386
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                  1.305    10.691
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                     0.000    10.691
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                      1.305    11.996
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5.t_frag.XSL[0] (T_FRAG)                       0.000    11.996
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5.t_frag.XZ[0] (T_FRAG)                        1.462    13.459
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_5.QD[0] (Q_FRAG)                                                           0.000    13.459
data arrival time                                                                                                                                                           13.459

clock Sys_Clk0 (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                           0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                  0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                  1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_5.QCK[0] (Q_FRAG)                                                          0.000     1.211
clock uncertainty                                                                                                                                                  0.000     1.211
cell setup time                                                                                                                                                    0.105     1.316
data required time                                                                                                                                                           1.316
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           1.316
data arrival time                                                                                                                                                          -13.459
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.142


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_4.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                           0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                  0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                  1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QCK[0] (Q_FRAG)                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                            0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                      0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                       1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                                                0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                 1.721     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                                               0.000     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                                1.437     9.386
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                 0.000     9.386
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                  1.305    10.691
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                     0.000    10.691
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                      1.305    11.996
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_4.t_frag.XSL[0] (T_FRAG)                       0.000    11.996
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_4.t_frag.XZ[0] (T_FRAG)                        1.462    13.459
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_4.QD[0] (Q_FRAG)                                                           0.000    13.459
data arrival time                                                                                                                                                           13.459

clock Sys_Clk0 (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                           0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                  0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                  1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_4.QCK[0] (Q_FRAG)                                                          0.000     1.211
clock uncertainty                                                                                                                                                  0.000     1.211
cell setup time                                                                                                                                                    0.105     1.316
data required time                                                                                                                                                           1.316
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           1.316
data arrival time                                                                                                                                                          -13.459
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.142


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_3.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                           0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                  0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                  1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QCK[0] (Q_FRAG)                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                            0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                      0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                       1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                                                0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                 1.721     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                                               0.000     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                                1.437     9.386
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                 0.000     9.386
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                  1.305    10.691
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                     0.000    10.691
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                      1.305    11.996
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_3.t_frag.XSL[0] (T_FRAG)                       0.000    11.996
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_3.t_frag.XZ[0] (T_FRAG)                        1.462    13.459
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_3.QD[0] (Q_FRAG)                                                           0.000    13.459
data arrival time                                                                                                                                                           13.459

clock Sys_Clk0 (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                           0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                  0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                  1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_3.QCK[0] (Q_FRAG)                                                          0.000     1.211
clock uncertainty                                                                                                                                                  0.000     1.211
cell setup time                                                                                                                                                    0.105     1.316
data required time                                                                                                                                                           1.316
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           1.316
data arrival time                                                                                                                                                          -13.459
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.142


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_2.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                           0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                  0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                  1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QCK[0] (Q_FRAG)                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                            0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                      0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                       1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                                                0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                 1.721     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                                               0.000     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                                1.437     9.386
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                 0.000     9.386
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                  1.305    10.691
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                     0.000    10.691
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                      1.305    11.996
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_2.t_frag.XSL[0] (T_FRAG)                       0.000    11.996
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_2.t_frag.XZ[0] (T_FRAG)                        1.462    13.459
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_2.QD[0] (Q_FRAG)                                                           0.000    13.459
data arrival time                                                                                                                                                           13.459

clock Sys_Clk0 (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                           0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                  0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                  1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_2.QCK[0] (Q_FRAG)                                                          0.000     1.211
clock uncertainty                                                                                                                                                  0.000     1.211
cell setup time                                                                                                                                                    0.105     1.316
data required time                                                                                                                                                           1.316
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           1.316
data arrival time                                                                                                                                                          -13.459
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.142


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                           0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                  0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                  1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QCK[0] (Q_FRAG)                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                            0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                      0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                       1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                                                0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                 1.721     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                                               0.000     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                                1.437     9.386
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                 0.000     9.386
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                  1.305    10.691
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                     0.000    10.691
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                      1.305    11.996
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_1.t_frag.XSL[0] (T_FRAG)                       0.000    11.996
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_1.t_frag.XZ[0] (T_FRAG)                        1.462    13.459
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_1.QD[0] (Q_FRAG)                                                           0.000    13.459
data arrival time                                                                                                                                                           13.459

clock Sys_Clk0 (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                           0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                  0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                  1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_1.QCK[0] (Q_FRAG)                                                          0.000     1.211
clock uncertainty                                                                                                                                                  0.000     1.211
cell setup time                                                                                                                                                    0.105     1.316
data required time                                                                                                                                                           1.316
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           1.316
data arrival time                                                                                                                                                          -13.459
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.142


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                         0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QCK[0] (Q_FRAG)                                                                         0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                        1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                          0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                           1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.721     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                                             0.000     7.948
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                              1.437     9.386
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                               0.000     9.386
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                1.305    10.691
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   0.000    10.691
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305    11.996
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0.t_frag.XSL[0] (T_FRAG)                       0.000    11.996
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0.t_frag.XZ[0] (T_FRAG)                        1.462    13.459
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q.QD[0] (Q_FRAG)                                                           0.000    13.459
data arrival time                                                                                                                                                         13.459

clock Sys_Clk0 (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                         0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q.QCK[0] (Q_FRAG)                                                          0.000     1.211
clock uncertainty                                                                                                                                                0.000     1.211
cell setup time                                                                                                                                                  0.105     1.316
data required time                                                                                                                                                         1.316
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                         1.316
data arrival time                                                                                                                                                        -13.459
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                         -12.142


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_1.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                            0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                                          0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                           1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                     1.552     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                0.000     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                 1.305    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q.t_frag.XAB[0] (T_FRAG)                                                  0.000    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                   1.305    11.721
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D.t_frag.XA2[0] (T_FRAG)                                                             0.000    11.721
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D.t_frag.XZ[0] (T_FRAG)                                                              1.605    13.326
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_1.QD[0] (Q_FRAG)                                                                                              0.000    13.326
data arrival time                                                                                                                                                                                     13.326

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_1.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                              0.105     1.316
data required time                                                                                                                                                                                     1.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     1.316
data arrival time                                                                                                                                                                                    -13.326
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -12.010


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q.QD[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                            0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                                          0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                           1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                     1.552     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000     6.186
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     7.648
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                0.000     9.110
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                 1.305    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                    0.000    10.416
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                     1.305    11.721
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q.t_frag.XA2[0] (T_FRAG)                                                                             0.000    11.721
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                                              1.605    13.326
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q.QD[0] (Q_FRAG)                                                                                                0.000    13.326
data arrival time                                                                                                                                                                                     13.326

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q.QCK[0] (Q_FRAG)                                                                                               0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                              0.105     1.316
data required time                                                                                                                                                                                     1.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     1.316
data arrival time                                                                                                                                                                                    -13.326
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -12.010


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_3.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.TA2[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.705     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.BB2[0] (C_FRAG)                                       0.000     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                        1.552     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                       0.000     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.721     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                        0.000     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.721    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                  0.000    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                   1.605    12.524
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_3.QEN[0] (Q_FRAG)                                                           0.000    12.524
data arrival time                                                                                                                                    12.524

clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_3.QCK[0] (Q_FRAG)                                                           0.000     1.211
clock uncertainty                                                                                                                           0.000     1.211
cell setup time                                                                                                                            -0.591     0.620
data required time                                                                                                                                    0.620
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.620
data arrival time                                                                                                                                   -12.524
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -11.904


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.TA2[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.705     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.BB2[0] (C_FRAG)                                       0.000     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                        1.552     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                       0.000     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.721     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                        0.000     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.721    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                  0.000    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                   1.605    12.524
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q.QEN[0] (Q_FRAG)                                                             0.000    12.524
data arrival time                                                                                                                                    12.524

clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q.QCK[0] (Q_FRAG)                                                             0.000     1.211
clock uncertainty                                                                                                                           0.000     1.211
cell setup time                                                                                                                            -0.591     0.620
data required time                                                                                                                                    0.620
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.620
data arrival time                                                                                                                                   -12.524
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -11.904


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_1.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.TA2[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.705     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.BB2[0] (C_FRAG)                                       0.000     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                        1.552     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                       0.000     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.721     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                        0.000     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.721    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                  0.000    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                   1.605    12.524
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_1.QEN[0] (Q_FRAG)                                                           0.000    12.524
data arrival time                                                                                                                                    12.524

clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_1.QCK[0] (Q_FRAG)                                                           0.000     1.211
clock uncertainty                                                                                                                           0.000     1.211
cell setup time                                                                                                                            -0.591     0.620
data required time                                                                                                                                    0.620
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.620
data arrival time                                                                                                                                   -12.524
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -11.904


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.TA2[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.705     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.BB2[0] (C_FRAG)                                       0.000     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                        1.552     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                       0.000     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.721     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                        0.000     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.721    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                  0.000    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                   1.605    12.524
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2.QEN[0] (Q_FRAG)                                                           0.000    12.524
data arrival time                                                                                                                                    12.524

clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2.QCK[0] (Q_FRAG)                                                           0.000     1.211
clock uncertainty                                                                                                                           0.000     1.211
cell setup time                                                                                                                            -0.591     0.620
data required time                                                                                                                                    0.620
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.620
data arrival time                                                                                                                                   -12.524
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -11.904


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.TA2[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.705     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.BB2[0] (C_FRAG)                                       0.000     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                        1.552     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                       0.000     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.721     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                        0.000     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.721    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                  0.000    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                   1.605    12.524
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4.QEN[0] (Q_FRAG)                                                           0.000    12.524
data arrival time                                                                                                                                    12.524

clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4.QCK[0] (Q_FRAG)                                                           0.000     1.211
clock uncertainty                                                                                                                           0.000     1.211
cell setup time                                                                                                                            -0.591     0.620
data required time                                                                                                                                    0.620
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.620
data arrival time                                                                                                                                   -12.524
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -11.904


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.TA2[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.705     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.BB2[0] (C_FRAG)                                       0.000     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                        1.552     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                       0.000     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.721     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                        0.000     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.721    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                  0.000    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                   1.605    12.524
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5.QEN[0] (Q_FRAG)                                                           0.000    12.524
data arrival time                                                                                                                                    12.524

clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5.QCK[0] (Q_FRAG)                                                           0.000     1.211
clock uncertainty                                                                                                                           0.000     1.211
cell setup time                                                                                                                            -0.591     0.620
data required time                                                                                                                                    0.620
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.620
data arrival time                                                                                                                                   -12.524
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -11.904


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.TA2[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.705     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.BB2[0] (C_FRAG)                                       0.000     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                        1.552     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                       0.000     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.721     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                        0.000     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.721    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                  0.000    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                   1.605    12.524
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6.QEN[0] (Q_FRAG)                                                           0.000    12.524
data arrival time                                                                                                                                    12.524

clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6.QCK[0] (Q_FRAG)                                                           0.000     1.211
clock uncertainty                                                                                                                           0.000     1.211
cell setup time                                                                                                                            -0.591     0.620
data required time                                                                                                                                    0.620
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.620
data arrival time                                                                                                                                   -12.524
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -11.904


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.TA2[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.705     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.BB2[0] (C_FRAG)                                       0.000     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                        1.552     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                       0.000     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.721     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                        0.000     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.721    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag.TSL[0] (C_FRAG)                                  0.000    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                   1.593    12.511
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q.QEN[0] (Q_FRAG)                                                               0.000    12.511
data arrival time                                                                                                                                    12.511

clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q.QCK[0] (Q_FRAG)                                                               0.000     1.211
clock uncertainty                                                                                                                           0.000     1.211
cell setup time                                                                                                                            -0.591     0.620
data required time                                                                                                                                    0.620
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.620
data arrival time                                                                                                                                   -12.511
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -11.891


#Path 85
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.TA2[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.705     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.BB2[0] (C_FRAG)                                       0.000     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                        1.552     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                       0.000     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.721     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                        0.000     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.721    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag.TSL[0] (C_FRAG)                                  0.000    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                   1.593    12.511
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1.QEN[0] (Q_FRAG)                                                             0.000    12.511
data arrival time                                                                                                                                    12.511

clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1.QCK[0] (Q_FRAG)                                                             0.000     1.211
clock uncertainty                                                                                                                           0.000     1.211
cell setup time                                                                                                                            -0.591     0.620
data required time                                                                                                                                    0.620
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.620
data arrival time                                                                                                                                   -12.511
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -11.891


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.TA2[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.705     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.BB2[0] (C_FRAG)                                       0.000     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                        1.552     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                       0.000     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.721     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                        0.000     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.721    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag.TSL[0] (C_FRAG)                                  0.000    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                   1.593    12.511
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2.QEN[0] (Q_FRAG)                                                             0.000    12.511
data arrival time                                                                                                                                    12.511

clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2.QCK[0] (Q_FRAG)                                                             0.000     1.211
clock uncertainty                                                                                                                           0.000     1.211
cell setup time                                                                                                                            -0.591     0.620
data required time                                                                                                                                    0.620
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.620
data arrival time                                                                                                                                   -12.511
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -11.891


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.TA2[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.705     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.BB2[0] (C_FRAG)                                       0.000     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                        1.552     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                       0.000     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.721     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                        0.000     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.721    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag.TSL[0] (C_FRAG)                                  0.000    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                   1.593    12.511
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QEN[0] (Q_FRAG)                                                             0.000    12.511
data arrival time                                                                                                                                    12.511

clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6.QCK[0] (Q_FRAG)                                                             0.000     1.211
clock uncertainty                                                                                                                           0.000     1.211
cell setup time                                                                                                                            -0.591     0.620
data required time                                                                                                                                    0.620
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.620
data arrival time                                                                                                                                   -12.511
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -11.891


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.TA2[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.705     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.BB2[0] (C_FRAG)                                       0.000     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                        1.552     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                       0.000     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.721     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                        0.000     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.721    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag.TSL[0] (C_FRAG)                                  0.000    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                   1.593    12.511
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5.QEN[0] (Q_FRAG)                                                             0.000    12.511
data arrival time                                                                                                                                    12.511

clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5.QCK[0] (Q_FRAG)                                                             0.000     1.211
clock uncertainty                                                                                                                           0.000     1.211
cell setup time                                                                                                                            -0.591     0.620
data required time                                                                                                                                    0.620
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.620
data arrival time                                                                                                                                   -12.511
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -11.891


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.TA2[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.705     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.BB2[0] (C_FRAG)                                       0.000     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                        1.552     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                       0.000     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.721     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                        0.000     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.721    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag.TSL[0] (C_FRAG)                                  0.000    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                   1.593    12.511
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4.QEN[0] (Q_FRAG)                                                             0.000    12.511
data arrival time                                                                                                                                    12.511

clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4.QCK[0] (Q_FRAG)                                                             0.000     1.211
clock uncertainty                                                                                                                           0.000     1.211
cell setup time                                                                                                                            -0.591     0.620
data required time                                                                                                                                    0.620
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.620
data arrival time                                                                                                                                   -12.511
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -11.891


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3.QEN[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QCK[0] (Q_FRAG)                                        0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.TA2[0] (C_FRAG)                             0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.705     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.BB2[0] (C_FRAG)                                       0.000     4.618
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                        1.552     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     6.170
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                       0.000     7.475
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.721     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.TA1[0] (C_FRAG)                        0.000     9.197
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.721    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag.TSL[0] (C_FRAG)                                  0.000    10.918
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                   1.593    12.511
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3.QEN[0] (Q_FRAG)                                                             0.000    12.511
data arrival time                                                                                                                                    12.511

clock Sys_Clk0 (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                    0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                           0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                           1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3.QCK[0] (Q_FRAG)                                                             0.000     1.211
clock uncertainty                                                                                                                           0.000     1.211
cell setup time                                                                                                                            -0.591     0.620
data required time                                                                                                                                    0.620
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                    0.620
data arrival time                                                                                                                                   -12.511
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -11.891


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                          0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QCK[0] (Q_FRAG)                                                 0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     4.462
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     4.462
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     5.924
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     5.924
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     7.229
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.t_frag.XA2[0] (T_FRAG)                                           0.000     7.229
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.606     8.835
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                               0.000     8.835
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.305    10.140
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q.t_frag.XB2[0] (T_FRAG)                                        0.000    10.140
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                         1.552    11.692
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       0.000    11.692
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.462    13.155
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q.QD[0] (Q_FRAG)                                                        0.000    13.155
data arrival time                                                                                                                                                   13.155

clock Sys_Clk0 (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                   0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                          0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q.QCK[0] (Q_FRAG)                                                       0.000     1.211
clock uncertainty                                                                                                                                          0.000     1.211
cell setup time                                                                                                                                            0.105     1.316
data required time                                                                                                                                                   1.316
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.316
data arrival time                                                                                                                                                  -13.155
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -11.838


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     4.218
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     5.770
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                     0.000     7.232
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                      1.462     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                              0.000     8.694
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                               1.305    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1.t_frag.XA2[0] (T_FRAG)                                                       0.000    10.000
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                        1.605    11.605
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                      0.000    11.605
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                       1.462    13.067
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1.QD[0] (Q_FRAG)                                                                       0.000    13.067
data arrival time                                                                                                                                                                      13.067

clock Sys_Clk0 (rise edge)                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                      0.000     0.000
u_gclkbuff_clock0.IC[0] (GMUX_IC)                                                                                                                                             0.000     0.000
u_gclkbuff_clock0.IZ[0] (GMUX_IC)                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1.QCK[0] (Q_FRAG)                                                                      0.000     1.211
clock uncertainty                                                                                                                                                             0.000     1.211
cell setup time                                                                                                                                                               0.105     1.316
data required time                                                                                                                                                                      1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      1.316
data arrival time                                                                                                                                                                     -13.067
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -11.751


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_27.QEN[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                          0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                           1.462    12.350
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_27.QEN[0] (Q_FRAG)                                                                                           0.000    12.350
data arrival time                                                                                                                                                                                     12.350

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_27.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                             -0.591     0.620
data required time                                                                                                                                                                                     0.620
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.620
data arrival time                                                                                                                                                                                    -12.350
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -11.730


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_14.QEN[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                          0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                           1.462    12.350
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_14.QEN[0] (Q_FRAG)                                                                                           0.000    12.350
data arrival time                                                                                                                                                                                     12.350

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_14.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                             -0.591     0.620
data required time                                                                                                                                                                                     0.620
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.620
data arrival time                                                                                                                                                                                    -12.350
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -11.730


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_26.QEN[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                          0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                           1.462    12.350
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_26.QEN[0] (Q_FRAG)                                                                                           0.000    12.350
data arrival time                                                                                                                                                                                     12.350

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_26.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                             -0.591     0.620
data required time                                                                                                                                                                                     0.620
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.620
data arrival time                                                                                                                                                                                    -12.350
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -11.730


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_25.QEN[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                          0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                           1.462    12.350
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_25.QEN[0] (Q_FRAG)                                                                                           0.000    12.350
data arrival time                                                                                                                                                                                     12.350

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_25.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                             -0.591     0.620
data required time                                                                                                                                                                                     0.620
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.620
data arrival time                                                                                                                                                                                    -12.350
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -11.730


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_24.QEN[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                          0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                           1.462    12.350
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_24.QEN[0] (Q_FRAG)                                                                                           0.000    12.350
data arrival time                                                                                                                                                                                     12.350

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_24.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                             -0.591     0.620
data required time                                                                                                                                                                                     0.620
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.620
data arrival time                                                                                                                                                                                    -12.350
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -11.730


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_23.QEN[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                          0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                           1.462    12.350
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_23.QEN[0] (Q_FRAG)                                                                                           0.000    12.350
data arrival time                                                                                                                                                                                     12.350

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_23.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                             -0.591     0.620
data required time                                                                                                                                                                                     0.620
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.620
data arrival time                                                                                                                                                                                    -12.350
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -11.730


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_22.QEN[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                          0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                           1.462    12.350
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_22.QEN[0] (Q_FRAG)                                                                                           0.000    12.350
data arrival time                                                                                                                                                                                     12.350

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_22.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                             -0.591     0.620
data required time                                                                                                                                                                                     0.620
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.620
data arrival time                                                                                                                                                                                    -12.350
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -11.730


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Endpoint  : u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk_switch_0.clk_out)
Path Type : setup

Point                                                                                                                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QCK[0] (Q_FRAG)                                                                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                          1.701     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     2.912
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                    0.000     4.634
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                     1.593     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                              0.000     6.227
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                               1.593     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                             0.000     7.820
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                              1.605     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                0.000     9.426
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.462    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                          0.000    10.888
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                           1.462    12.350
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_2.QEN[0] (Q_FRAG)                                                                                            0.000    12.350
data arrival time                                                                                                                                                                                     12.350

clock clk_switch_0.clk_out (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                         0.000     0.000
clk_48mhz_prebuff_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                                               0.000     0.000
u_gclkbuff_clk48.IC[0] (GMUX_IC)                                                                                                                                                             0.000     0.000
u_gclkbuff_clk48.IZ[0] (GMUX_IC)                                                                                                                                                             1.211     1.211
u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_2.QCK[0] (Q_FRAG)                                                                                            0.000     1.211
clock uncertainty                                                                                                                                                                            0.000     1.211
cell setup time                                                                                                                                                                             -0.591     0.620
data required time                                                                                                                                                                                     0.620
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                     0.620
data arrival time                                                                                                                                                                                    -12.350
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                     -11.730


#End of timing report
