// Seed: 3381443061
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2
);
  assign id_4 = 1;
  wire  id_5;
  uwire id_6;
  assign id_6 = id_6 == 1;
endmodule
module module_1 (
    output tri1  id_0,
    output logic id_1,
    output tri1  id_2,
    input  tri   id_3,
    output tri   id_4,
    input  tri1  id_5,
    output uwire id_6
);
  module_0(
      id_3, id_5, id_5
  );
  tri id_8;
  always @(posedge id_8 or posedge 1) begin
    if (id_5) begin
      $display(1);
      $display;
    end else id_1 <= 1;
    if (1'b0) id_1 <= #1 "";
  end
endmodule
