// Seed: 721687972
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 #(
    parameter id_8 = 32'd72
) (
    output uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    output uwire id_3,
    output tri id_4,
    input tri id_5,
    input supply1 id_6,
    output wor id_7,
    input wor _id_8,
    output uwire id_9,
    input uwire id_10,
    output tri id_11
);
  logic [7:0][id_8 : 1] id_13;
  assign id_9 = id_13[-1];
  wire id_14;
  or primCall (id_7, id_5, id_15, id_6, id_13, id_1, id_10, id_14);
  wire id_15;
  assign id_4 = 1;
  module_0 modCall_1 (id_15);
  wire id_16;
endmodule
