// Seed: 1419316211
module module_0 (
    module_0,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = !id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd57,
    parameter id_3 = 32'd27
) (
    input wor id_0,
    input wand id_1,
    input supply1 _id_2,
    input supply1 _id_3,
    output tri id_4
);
  logic [7:0] id_6;
  assign id_6[-1] = -1;
  wire id_7;
  logic [-1 : id_2] id_8;
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_7,
      id_8
  );
  tri0 [-1 : id_3] id_9;
  assign id_9 = id_3 | ~id_8;
endmodule
