{
  "Top": "fc1_top",
  "RtlTop": "fc1_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "fc1_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2577",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_uint<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "numReps": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "numReps",
          "name": "numReps",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -version=2.0.1"
    ],
    "DirectiveTcl": ["set_directive_top fc1_top -name fc1_top"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fc1_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fc1_top",
    "Version": "2.0",
    "DisplayName": "Fc1_top",
    "Revision": "1",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fc1_top_2_0.zip"
  },
  "Files": {
    "CSource": [
      "\/home\/coder\/Desktop\/s2n2\/finn-hlslib-lif\/interpret.hpp",
      "\/home\/coder\/Desktop\/s2n2\/finn-hlslib-lif\/activations.hpp",
      "\/home\/coder\/Desktop\/s2n2\/finn-hlslib-lif\/fclayer.h",
      "\/home\/coder\/Desktop\/s2n2\/finn-hlslib-lif\/streamtools.h",
      "\/home\/coder\/Desktop\/s2n2\/finn-hlslib-lif\/bnn-library.h",
      "\/home\/coder\/Desktop\/s2n2\/finn-hlslib-lif\/mvau.hpp",
      "\/home\/coder\/Desktop\/s2n2\/finn-hlslib-lif\/weights.hpp",
      "\/home\/coder\/Desktop\/s2n2\/convSNN\/memdata.h",
      "\/home\/coder\/Desktop\/s2n2\/convSNN\/fc1_weights.hpp",
      "\/home\/coder\/Desktop\/s2n2\/convSNN\/fc1_top.cpp",
      "\/home\/coder\/Desktop\/s2n2\/convSNN\/configSNN.h"
    ],
    "Vhdl": [
      "impl\/vhdl\/fc1_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fc1_top_Matrix_Vector_Activate_Batch.vhd",
      "impl\/vhdl\/fc1_top_Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_Pipeline_VITIS_LOOP_147_1.vhd",
      "impl\/vhdl\/fc1_top_Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_32_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_s.vhd",
      "impl\/vhdl\/fc1_top_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1.vhd",
      "impl\/vhdl\/fc1_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fc1_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fc1_top_Matrix_Vector_Activate_Batch.v",
      "impl\/verilog\/fc1_top_Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_Pipeline_VITIS_LOOP_147_1.v",
      "impl\/verilog\/fc1_top_Matrix_Vector_Activate_Batch_320u_64u_16u_16u_8u_1u_Slice_Slice_Identity_ap_fixed_16u_6u_1u_ap_uint_ap_uint_FixedPointWeightsSp_16u_ap_int_32_8u_160u_DebugThresholdActivation_ap_fixed_16_6_5_3_0_ap_resource_dsp_s.v",
      "impl\/verilog\/fc1_top_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1.v",
      "impl\/verilog\/fc1_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fc1_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "in_r": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "in_r_",
      "portMap": {
        "in_r_dout": "RD_DATA",
        "in_r_empty_n": "EMPTY_N",
        "in_r_read": "RD_EN"
      },
      "ports": [
        "in_r_dout",
        "in_r_empty_n",
        "in_r_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "in"
        }]
    },
    "out_r": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "out_r_",
      "portMap": {
        "out_r_din": "WR_DATA",
        "out_r_full_n": "FULL_N",
        "out_r_write": "WR_EN"
      },
      "ports": [
        "out_r_din",
        "out_r_full_n",
        "out_r_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "numReps": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"numReps": "DATA"},
      "ports": ["numReps"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "numReps"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "in_r_dout": {
      "dir": "in",
      "width": "16"
    },
    "in_r_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_read": {
      "dir": "out",
      "width": "1"
    },
    "out_r_din": {
      "dir": "out",
      "width": "8"
    },
    "out_r_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_r_write": {
      "dir": "out",
      "width": "1"
    },
    "numReps": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fc1_top",
      "Instances": [{
          "ModuleName": "Matrix_Vector_Activate_Batch",
          "InstanceName": "Matrix_Vector_Activate_Batch_U0",
          "Instances": [{
              "ModuleName": "Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1",
              "InstanceName": "grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1_fu_32"
            }]
        }]
    },
    "Info": {
      "Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Matrix_Vector_Activate_Batch": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fc1_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.374"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_147_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "102",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "385",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Matrix_Vector_Activate_Batch": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.374"
        },
        "Area": {
          "FF": "134",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "473",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fc1_top": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.374"
        },
        "Area": {
          "FF": "134",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "473",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-22 04:32:22 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
