
RAMIE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001c0c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08001d18  08001d18  00011d18  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001d40  08001d40  00011d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001d44  08001d44  00011d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08001d48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000200  2000000c  08001d54  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000020c  08001d54  0002020c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000d534  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000024af  00000000  00000000  0002d569  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000065cc  00000000  00000000  0002fa18  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000009b8  00000000  00000000  00035fe8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000c40  00000000  00000000  000369a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005510  00000000  00000000  000375e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000345c  00000000  00000000  0003caf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003ff4c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001b80  00000000  00000000  0003ffc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001d00 	.word	0x08001d00

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001d00 	.word	0x08001d00

0800014c <ARM_RECEIVER>:
Frame construction:
"ASCII(65/67/68/69/)""NUMBER(0-180)""ASCII(66)"
*/
#include "ARM_RECEIVER.h"
void ARM_RECEIVER(uint8_t Frame[3],uint8_t Received[10])
{
 800014c:	2200      	movs	r2, #0
 800014e:	b570      	push	{r4, r5, r6, lr}
	uint8_t number_of_digits=0;	//Variable storing the number of digits in the number determining the transmitted angle
	uint8_t i=0,beginning=0; //Where "i" is the for loop operator and "beginning" finds the beginning of the target Frame
	for(i=0;i<10;i++)
		{
			if(Received[i]==65)
 8000150:	5c8c      	ldrb	r4, [r1, r2]
 8000152:	b2d3      	uxtb	r3, r2
 8000154:	2c41      	cmp	r4, #65	; 0x41
 8000156:	d118      	bne.n	800018a <ARM_RECEIVER+0x3e>
			{
				Frame[0]=65;
				beginning=i;
				for(i=beginning+1;i<10;i++)
 8000158:	2500      	movs	r5, #0
 800015a:	3301      	adds	r3, #1
				Frame[0]=65;
 800015c:	7004      	strb	r4, [r0, #0]
				for(i=beginning+1;i<10;i++)
 800015e:	b2db      	uxtb	r3, r3
 8000160:	2b09      	cmp	r3, #9
 8000162:	b2ec      	uxtb	r4, r5
 8000164:	d90a      	bls.n	800017c <ARM_RECEIVER+0x30>
								break;
						}
						break;
					}
		}
		switch (number_of_digits)	//Creates an output data frame for the arm
 8000166:	2c02      	cmp	r4, #2
 8000168:	d055      	beq.n	8000216 <ARM_RECEIVER+0xca>
 800016a:	2c03      	cmp	r4, #3
 800016c:	d05d      	beq.n	800022a <ARM_RECEIVER+0xde>
 800016e:	2c01      	cmp	r4, #1
 8000170:	d14e      	bne.n	8000210 <ARM_RECEIVER+0xc4>
					{
					case 1:	//Angle=(0;9)
						Frame[1]=Received[beginning+1]-48;//-48 (ASCII correction)
 8000172:	4411      	add	r1, r2
 8000174:	784b      	ldrb	r3, [r1, #1]
 8000176:	3b30      	subs	r3, #48	; 0x30
						Frame[1]=10*(Received[beginning+1]-48)+Received[beginning+2]-48;
						Frame[2]=66;
						number_of_digits=0;
						break;
					case 3:	//Angle=(100;180)
						Frame[1]=100*(Received[beginning+1]-48)+10*(Received[beginning+2]-48)+Received[beginning+3]-48;
 8000178:	7043      	strb	r3, [r0, #1]
 800017a:	e049      	b.n	8000210 <ARM_RECEIVER+0xc4>
					if(Received[i]!=66)
 800017c:	5cce      	ldrb	r6, [r1, r3]
 800017e:	3501      	adds	r5, #1
 8000180:	2e42      	cmp	r6, #66	; 0x42
 8000182:	d0f0      	beq.n	8000166 <ARM_RECEIVER+0x1a>
				for(i=beginning+1;i<10;i++)
 8000184:	3301      	adds	r3, #1
 8000186:	b2db      	uxtb	r3, r3
 8000188:	e7ea      	b.n	8000160 <ARM_RECEIVER+0x14>
			if(Received[i]==67)
 800018a:	2c43      	cmp	r4, #67	; 0x43
 800018c:	d10d      	bne.n	80001aa <ARM_RECEIVER+0x5e>
				for(i=beginning+1;i<10;i++)
 800018e:	2500      	movs	r5, #0
 8000190:	3301      	adds	r3, #1
				Frame[0]=67;
 8000192:	7004      	strb	r4, [r0, #0]
				for(i=beginning+1;i<10;i++)
 8000194:	b2db      	uxtb	r3, r3
 8000196:	2b09      	cmp	r3, #9
 8000198:	b2ec      	uxtb	r4, r5
 800019a:	d8e4      	bhi.n	8000166 <ARM_RECEIVER+0x1a>
					if(Received[i]!=66)
 800019c:	5cce      	ldrb	r6, [r1, r3]
 800019e:	3501      	adds	r5, #1
 80001a0:	2e42      	cmp	r6, #66	; 0x42
 80001a2:	d0e0      	beq.n	8000166 <ARM_RECEIVER+0x1a>
				for(i=beginning+1;i<10;i++)
 80001a4:	3301      	adds	r3, #1
 80001a6:	b2db      	uxtb	r3, r3
 80001a8:	e7f5      	b.n	8000196 <ARM_RECEIVER+0x4a>
			if(Received[i]==68)
 80001aa:	2c44      	cmp	r4, #68	; 0x44
 80001ac:	d10d      	bne.n	80001ca <ARM_RECEIVER+0x7e>
				for(i=beginning+1;i<10;i++)
 80001ae:	2500      	movs	r5, #0
 80001b0:	3301      	adds	r3, #1
				Frame[0]=68;
 80001b2:	7004      	strb	r4, [r0, #0]
				for(i=beginning+1;i<10;i++)
 80001b4:	b2db      	uxtb	r3, r3
 80001b6:	2b09      	cmp	r3, #9
 80001b8:	b2ec      	uxtb	r4, r5
 80001ba:	d8d4      	bhi.n	8000166 <ARM_RECEIVER+0x1a>
					if(Received[i]!=66)
 80001bc:	5cce      	ldrb	r6, [r1, r3]
 80001be:	3501      	adds	r5, #1
 80001c0:	2e42      	cmp	r6, #66	; 0x42
 80001c2:	d0d0      	beq.n	8000166 <ARM_RECEIVER+0x1a>
				for(i=beginning+1;i<10;i++)
 80001c4:	3301      	adds	r3, #1
 80001c6:	b2db      	uxtb	r3, r3
 80001c8:	e7f5      	b.n	80001b6 <ARM_RECEIVER+0x6a>
			if(Received[i]==69)
 80001ca:	2c45      	cmp	r4, #69	; 0x45
 80001cc:	d10d      	bne.n	80001ea <ARM_RECEIVER+0x9e>
				for(i=beginning+1;i<10;i++)
 80001ce:	2500      	movs	r5, #0
 80001d0:	3301      	adds	r3, #1
				Frame[0]=69;
 80001d2:	7004      	strb	r4, [r0, #0]
				for(i=beginning+1;i<10;i++)
 80001d4:	b2db      	uxtb	r3, r3
 80001d6:	2b09      	cmp	r3, #9
 80001d8:	b2ec      	uxtb	r4, r5
 80001da:	d8c4      	bhi.n	8000166 <ARM_RECEIVER+0x1a>
					if(Received[i]!=66)
 80001dc:	5cce      	ldrb	r6, [r1, r3]
 80001de:	3501      	adds	r5, #1
 80001e0:	2e42      	cmp	r6, #66	; 0x42
 80001e2:	d0c0      	beq.n	8000166 <ARM_RECEIVER+0x1a>
				for(i=beginning+1;i<10;i++)
 80001e4:	3301      	adds	r3, #1
 80001e6:	b2db      	uxtb	r3, r3
 80001e8:	e7f5      	b.n	80001d6 <ARM_RECEIVER+0x8a>
			if(Received[i]==70)
 80001ea:	2c46      	cmp	r4, #70	; 0x46
 80001ec:	d10d      	bne.n	800020a <ARM_RECEIVER+0xbe>
						for(i=beginning+1;i<10;i++)
 80001ee:	2500      	movs	r5, #0
 80001f0:	3301      	adds	r3, #1
						Frame[0]=70;
 80001f2:	7004      	strb	r4, [r0, #0]
						for(i=beginning+1;i<10;i++)
 80001f4:	b2db      	uxtb	r3, r3
 80001f6:	2b09      	cmp	r3, #9
 80001f8:	b2ec      	uxtb	r4, r5
 80001fa:	d8b4      	bhi.n	8000166 <ARM_RECEIVER+0x1a>
							if(Received[i]!=66)
 80001fc:	5cce      	ldrb	r6, [r1, r3]
 80001fe:	3501      	adds	r5, #1
 8000200:	2e42      	cmp	r6, #66	; 0x42
 8000202:	d0b0      	beq.n	8000166 <ARM_RECEIVER+0x1a>
						for(i=beginning+1;i<10;i++)
 8000204:	3301      	adds	r3, #1
 8000206:	b2db      	uxtb	r3, r3
 8000208:	e7f5      	b.n	80001f6 <ARM_RECEIVER+0xaa>
 800020a:	3201      	adds	r2, #1
	for(i=0;i<10;i++)
 800020c:	2a0a      	cmp	r2, #10
 800020e:	d19f      	bne.n	8000150 <ARM_RECEIVER+0x4>
						Frame[2]=66;
						number_of_digits=0;
						break;
					default:
						Frame[1]=Frame[1];
						Frame[2]=66;
 8000210:	2342      	movs	r3, #66	; 0x42
 8000212:	7083      	strb	r3, [r0, #2]
 8000214:	bd70      	pop	{r4, r5, r6, pc}
						Frame[1]=10*(Received[beginning+1]-48)+Received[beginning+2]-48;
 8000216:	4411      	add	r1, r2
 8000218:	784b      	ldrb	r3, [r1, #1]
 800021a:	788a      	ldrb	r2, [r1, #2]
 800021c:	3b30      	subs	r3, #48	; 0x30
 800021e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000222:	3a30      	subs	r2, #48	; 0x30
 8000224:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8000228:	e7a6      	b.n	8000178 <ARM_RECEIVER+0x2c>
						Frame[1]=100*(Received[beginning+1]-48)+10*(Received[beginning+2]-48)+Received[beginning+3]-48;
 800022a:	4411      	add	r1, r2
 800022c:	784b      	ldrb	r3, [r1, #1]
 800022e:	78ca      	ldrb	r2, [r1, #3]
 8000230:	3b30      	subs	r3, #48	; 0x30
 8000232:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000236:	3a30      	subs	r2, #48	; 0x30
 8000238:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800023c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000240:	788a      	ldrb	r2, [r1, #2]
 8000242:	3a30      	subs	r2, #48	; 0x30
 8000244:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000248:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800024c:	e794      	b.n	8000178 <ARM_RECEIVER+0x2c>
	...

08000250 <MX_DMA_Init>:
  */
void MX_DMA_Init(void) 
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000250:	4b16      	ldr	r3, [pc, #88]	; (80002ac <MX_DMA_Init+0x5c>)
{
 8000252:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000254:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000256:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000258:	f042 0201 	orr.w	r2, r2, #1
 800025c:	615a      	str	r2, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800025e:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000260:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000262:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000264:	f003 0301 	and.w	r3, r3, #1
 8000268:	9301      	str	r3, [sp, #4]
 800026a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800026c:	f000 fbfe 	bl	8000a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000270:	200c      	movs	r0, #12
 8000272:	f000 fc2f 	bl	8000ad4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000276:	2200      	movs	r2, #0
 8000278:	200d      	movs	r0, #13
 800027a:	4611      	mov	r1, r2
 800027c:	f000 fbf6 	bl	8000a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000280:	200d      	movs	r0, #13
 8000282:	f000 fc27 	bl	8000ad4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000286:	2200      	movs	r2, #0
 8000288:	200e      	movs	r0, #14
 800028a:	4611      	mov	r1, r2
 800028c:	f000 fbee 	bl	8000a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000290:	200e      	movs	r0, #14
 8000292:	f000 fc1f 	bl	8000ad4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000296:	2200      	movs	r2, #0
 8000298:	2010      	movs	r0, #16
 800029a:	4611      	mov	r1, r2
 800029c:	f000 fbe6 	bl	8000a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80002a0:	2010      	movs	r0, #16
 80002a2:	f000 fc17 	bl	8000ad4 <HAL_NVIC_EnableIRQ>

}
 80002a6:	b003      	add	sp, #12
 80002a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80002ac:	40021000 	.word	0x40021000

080002b0 <MX_GPIO_Init>:
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002b0:	2210      	movs	r2, #16
{
 80002b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b4:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002b6:	eb0d 0002 	add.w	r0, sp, r2
 80002ba:	2100      	movs	r1, #0
 80002bc:	f001 fd18 	bl	8001cf0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002c0:	4b35      	ldr	r3, [pc, #212]	; (8000398 <MX_GPIO_Init+0xe8>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80002c2:	4e36      	ldr	r6, [pc, #216]	; (800039c <MX_GPIO_Init+0xec>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002c4:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80002c6:	4630      	mov	r0, r6
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002c8:	f042 0210 	orr.w	r2, r2, #16
 80002cc:	619a      	str	r2, [r3, #24]
 80002ce:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80002d0:	2120      	movs	r1, #32
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002d2:	f002 0210 	and.w	r2, r2, #16
 80002d6:	9200      	str	r2, [sp, #0]
 80002d8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002da:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002dc:	2500      	movs	r5, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002de:	f042 0220 	orr.w	r2, r2, #32
 80002e2:	619a      	str	r2, [r3, #24]
 80002e4:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002e6:	4f2e      	ldr	r7, [pc, #184]	; (80003a0 <MX_GPIO_Init+0xf0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002e8:	f002 0220 	and.w	r2, r2, #32
 80002ec:	9201      	str	r2, [sp, #4]
 80002ee:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002f0:	699a      	ldr	r2, [r3, #24]
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002f2:	2403      	movs	r4, #3
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002f4:	f042 0204 	orr.w	r2, r2, #4
 80002f8:	619a      	str	r2, [r3, #24]
 80002fa:	699a      	ldr	r2, [r3, #24]
 80002fc:	f002 0204 	and.w	r2, r2, #4
 8000300:	9202      	str	r2, [sp, #8]
 8000302:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000304:	699a      	ldr	r2, [r3, #24]
 8000306:	f042 0208 	orr.w	r2, r2, #8
 800030a:	619a      	str	r2, [r3, #24]
 800030c:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800030e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000310:	f003 0308 	and.w	r3, r3, #8
 8000314:	9303      	str	r3, [sp, #12]
 8000316:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000318:	f000 fdee 	bl	8000ef8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800031c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000320:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000322:	4b20      	ldr	r3, [pc, #128]	; (80003a4 <MX_GPIO_Init+0xf4>)
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000324:	a904      	add	r1, sp, #16
 8000326:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000328:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800032a:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800032c:	f000 fd02 	bl	8000d34 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8000330:	f641 73ff 	movw	r3, #8191	; 0x1fff
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000334:	a904      	add	r1, sp, #16
 8000336:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8000338:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800033a:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800033c:	f000 fcfa 	bl	8000d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA6 
                           PA7 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6 
 8000340:	f249 03d3 	movw	r3, #37075	; 0x90d3
                          |GPIO_PIN_7|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000344:	a904      	add	r1, sp, #16
 8000346:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6 
 8000348:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800034a:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800034c:	f000 fcf2 	bl	8000d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000350:	2320      	movs	r3, #32
 8000352:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000354:	2301      	movs	r3, #1
 8000356:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000358:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800035a:	a904      	add	r1, sp, #16
 800035c:	4630      	mov	r0, r6
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800035e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000360:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000362:	f000 fce7 	bl	8000d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12 
                           PB13 PB14 PB15 PB4 
                           PB5 PB6 PB7 PB8 
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12 
 8000366:	f24f 33f7 	movw	r3, #62455	; 0xf3f7
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800036a:	a904      	add	r1, sp, #16
 800036c:	480e      	ldr	r0, [pc, #56]	; (80003a8 <MX_GPIO_Init+0xf8>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12 
 800036e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000370:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000372:	f000 fcdf 	bl	8000d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000376:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000378:	a904      	add	r1, sp, #16
 800037a:	480c      	ldr	r0, [pc, #48]	; (80003ac <MX_GPIO_Init+0xfc>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800037c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800037e:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000380:	f000 fcd8 	bl	8000d34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000384:	462a      	mov	r2, r5
 8000386:	4629      	mov	r1, r5
 8000388:	2028      	movs	r0, #40	; 0x28
 800038a:	f000 fb6f 	bl	8000a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800038e:	2028      	movs	r0, #40	; 0x28
 8000390:	f000 fba0 	bl	8000ad4 <HAL_NVIC_EnableIRQ>

}
 8000394:	b009      	add	sp, #36	; 0x24
 8000396:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000398:	40021000 	.word	0x40021000
 800039c:	40010800 	.word	0x40010800
 80003a0:	40011000 	.word	0x40011000
 80003a4:	10110000 	.word	0x10110000
 80003a8:	40010c00 	.word	0x40010c00
 80003ac:	40011400 	.word	0x40011400

080003b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003b0:	b510      	push	{r4, lr}
 80003b2:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003b4:	2228      	movs	r2, #40	; 0x28
 80003b6:	2100      	movs	r1, #0
 80003b8:	a806      	add	r0, sp, #24
 80003ba:	f001 fc99 	bl	8001cf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003be:	2214      	movs	r2, #20
 80003c0:	2100      	movs	r1, #0
 80003c2:	a801      	add	r0, sp, #4
 80003c4:	f001 fc94 	bl	8001cf0 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003c8:	2301      	movs	r3, #1
 80003ca:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003cc:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003ce:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003d0:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80003d2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003d6:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80003d8:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003da:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003dc:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003de:	f000 fda3 	bl	8000f28 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e2:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e8:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003ea:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003ec:	4621      	mov	r1, r4
 80003ee:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003f0:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003f2:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003f4:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003f6:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003f8:	f000 ff70 	bl	80012dc <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80003fc:	b010      	add	sp, #64	; 0x40
 80003fe:	bd10      	pop	{r4, pc}

08000400 <main>:
{
 8000400:	b508      	push	{r3, lr}
  HAL_Init();
 8000402:	f000 fafd 	bl	8000a00 <HAL_Init>
  SystemClock_Config();
 8000406:	f7ff ffd3 	bl	80003b0 <SystemClock_Config>
  MX_GPIO_Init();
 800040a:	f7ff ff51 	bl	80002b0 <MX_GPIO_Init>
  MX_DMA_Init();
 800040e:	f7ff ff1f 	bl	8000250 <MX_DMA_Init>
  MX_TIM1_Init();
 8000412:	f000 f9a3 	bl	800075c <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000416:	f000 fa23 	bl	8000860 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800041a:	f000 fa3d 	bl	8000898 <MX_USART3_UART_Init>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800041e:	2100      	movs	r1, #0
 8000420:	480d      	ldr	r0, [pc, #52]	; (8000458 <main+0x58>)
 8000422:	f001 fa35 	bl	8001890 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000426:	2104      	movs	r1, #4
 8000428:	480b      	ldr	r0, [pc, #44]	; (8000458 <main+0x58>)
 800042a:	f001 fa31 	bl	8001890 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800042e:	2108      	movs	r1, #8
 8000430:	4809      	ldr	r0, [pc, #36]	; (8000458 <main+0x58>)
 8000432:	f001 fa2d 	bl	8001890 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000436:	210c      	movs	r1, #12
 8000438:	4807      	ldr	r0, [pc, #28]	; (8000458 <main+0x58>)
 800043a:	f001 fa29 	bl	8001890 <HAL_TIM_PWM_Start>
    HAL_UART_Receive_IT(&huart3, Received, 10);
 800043e:	220a      	movs	r2, #10
 8000440:	4906      	ldr	r1, [pc, #24]	; (800045c <main+0x5c>)
 8000442:	4807      	ldr	r0, [pc, #28]	; (8000460 <main+0x60>)
 8000444:	f001 fafa 	bl	8001a3c <HAL_UART_Receive_IT>
	  ARM_RECEIVER(Frame,Received); //User's function from ARM_RECEIVER file
 8000448:	4d04      	ldr	r5, [pc, #16]	; (800045c <main+0x5c>)
 800044a:	4c06      	ldr	r4, [pc, #24]	; (8000464 <main+0x64>)
 800044c:	4629      	mov	r1, r5
 800044e:	4620      	mov	r0, r4
 8000450:	f7ff fe7c 	bl	800014c <ARM_RECEIVER>
 8000454:	e7fa      	b.n	800044c <main+0x4c>
 8000456:	bf00      	nop
 8000458:	20000148 	.word	0x20000148
 800045c:	20000028 	.word	0x20000028
 8000460:	20000188 	.word	0x20000188
 8000464:	20000032 	.word	0x20000032

08000468 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000468:	b508      	push	{r3, lr}

	 HAL_UART_Receive_IT(&huart3, Received, 10); // Ponowne w³¹czenie nas³uchiwania
 800046a:	4905      	ldr	r1, [pc, #20]	; (8000480 <HAL_UART_RxCpltCallback+0x18>)
 800046c:	220a      	movs	r2, #10
 800046e:	4805      	ldr	r0, [pc, #20]	; (8000484 <HAL_UART_RxCpltCallback+0x1c>)
 8000470:	f001 fae4 	bl	8001a3c <HAL_UART_Receive_IT>
	 HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);

}
 8000474:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	 HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8000478:	2120      	movs	r1, #32
 800047a:	4803      	ldr	r0, [pc, #12]	; (8000488 <HAL_UART_RxCpltCallback+0x20>)
 800047c:	f000 bd41 	b.w	8000f02 <HAL_GPIO_TogglePin>
 8000480:	20000028 	.word	0x20000028
 8000484:	20000188 	.word	0x20000188
 8000488:	40010800 	.word	0x40010800

0800048c <HAL_SYSTICK_Callback>:
void HAL_SYSTICK_Callback()
{
	switch (Frame[0])
 800048c:	4b0c      	ldr	r3, [pc, #48]	; (80004c0 <HAL_SYSTICK_Callback+0x34>)
 800048e:	781a      	ldrb	r2, [r3, #0]
 8000490:	3a41      	subs	r2, #65	; 0x41
 8000492:	2a05      	cmp	r2, #5
 8000494:	d812      	bhi.n	80004bc <HAL_SYSTICK_Callback+0x30>
 8000496:	e8df f002 	tbb	[pc, r2]
 800049a:	1103      	.short	0x1103
 800049c:	0e0b0811 	.word	0x0e0b0811
	{
	case 65:
		Servo_set_angle(&htim1, TIM_CHANNEL_1,Frame[1]);
 80004a0:	2100      	movs	r1, #0
 80004a2:	785a      	ldrb	r2, [r3, #1]
	break;
	case 69:
		Servo_set_angle(&htim1, TIM_CHANNEL_3,Frame[1]);
	break;
	case 70:
		Servo_set_angle(&htim1, TIM_CHANNEL_4,Frame[1]);
 80004a4:	4807      	ldr	r0, [pc, #28]	; (80004c4 <HAL_SYSTICK_Callback+0x38>)
 80004a6:	f000 b810 	b.w	80004ca <Servo_set_angle>
		Servo_set_angle(&htim1, TIM_CHANNEL_2,Frame[1]);
 80004aa:	785a      	ldrb	r2, [r3, #1]
 80004ac:	2104      	movs	r1, #4
 80004ae:	e7f9      	b.n	80004a4 <HAL_SYSTICK_Callback+0x18>
		Servo_set_angle(&htim1, TIM_CHANNEL_3,Frame[1]);
 80004b0:	785a      	ldrb	r2, [r3, #1]
 80004b2:	2108      	movs	r1, #8
 80004b4:	e7f6      	b.n	80004a4 <HAL_SYSTICK_Callback+0x18>
		Servo_set_angle(&htim1, TIM_CHANNEL_4,Frame[1]);
 80004b6:	785a      	ldrb	r2, [r3, #1]
 80004b8:	210c      	movs	r1, #12
 80004ba:	e7f3      	b.n	80004a4 <HAL_SYSTICK_Callback+0x18>
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop
 80004c0:	20000032 	.word	0x20000032
 80004c4:	20000148 	.word	0x20000148

080004c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004c8:	4770      	bx	lr

080004ca <Servo_set_angle>:
	}
	if(angle>180)
	{
		angle=180;
	}
	uint16_t val=angle*step;
 80004ca:	2ab4      	cmp	r2, #180	; 0xb4
 80004cc:	bf28      	it	cs
 80004ce:	22b4      	movcs	r2, #180	; 0xb4
 80004d0:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80004d4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80004d8:	f502 72c8 	add.w	r2, r2, #400	; 0x190
 80004dc:	b292      	uxth	r2, r2
 80004de:	6803      	ldr	r3, [r0, #0]
	__HAL_TIM_SET_COMPARE(htim, Channel, val);
 80004e0:	b909      	cbnz	r1, 80004e6 <Servo_set_angle+0x1c>
 80004e2:	635a      	str	r2, [r3, #52]	; 0x34
 80004e4:	4770      	bx	lr
 80004e6:	2904      	cmp	r1, #4
 80004e8:	d101      	bne.n	80004ee <Servo_set_angle+0x24>
 80004ea:	639a      	str	r2, [r3, #56]	; 0x38
 80004ec:	4770      	bx	lr
 80004ee:	2908      	cmp	r1, #8
 80004f0:	bf0c      	ite	eq
 80004f2:	63da      	streq	r2, [r3, #60]	; 0x3c
 80004f4:	641a      	strne	r2, [r3, #64]	; 0x40
 80004f6:	4770      	bx	lr

080004f8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004f8:	4b0e      	ldr	r3, [pc, #56]	; (8000534 <HAL_MspInit+0x3c>)
{
 80004fa:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80004fc:	699a      	ldr	r2, [r3, #24]
 80004fe:	f042 0201 	orr.w	r2, r2, #1
 8000502:	619a      	str	r2, [r3, #24]
 8000504:	699a      	ldr	r2, [r3, #24]
 8000506:	f002 0201 	and.w	r2, r2, #1
 800050a:	9200      	str	r2, [sp, #0]
 800050c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800050e:	69da      	ldr	r2, [r3, #28]
 8000510:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000514:	61da      	str	r2, [r3, #28]
 8000516:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000518:	4a07      	ldr	r2, [pc, #28]	; (8000538 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800051a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000522:	6853      	ldr	r3, [r2, #4]
 8000524:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000528:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800052c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800052e:	b002      	add	sp, #8
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	40021000 	.word	0x40021000
 8000538:	40010000 	.word	0x40010000

0800053c <NMI_Handler>:
 800053c:	4770      	bx	lr

0800053e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800053e:	e7fe      	b.n	800053e <HardFault_Handler>

08000540 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000540:	e7fe      	b.n	8000540 <MemManage_Handler>

08000542 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000542:	e7fe      	b.n	8000542 <BusFault_Handler>

08000544 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000544:	e7fe      	b.n	8000544 <UsageFault_Handler>

08000546 <SVC_Handler>:
 8000546:	4770      	bx	lr

08000548 <DebugMon_Handler>:
 8000548:	4770      	bx	lr

0800054a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800054a:	4770      	bx	lr

0800054c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800054c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
HAL_SYSTICK_Callback();
 800054e:	f7ff ff9d 	bl	800048c <HAL_SYSTICK_Callback>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000552:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_IncTick();
 8000556:	f000 ba65 	b.w	8000a24 <HAL_IncTick>
	...

0800055c <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 800055c:	4801      	ldr	r0, [pc, #4]	; (8000564 <DMA1_Channel2_IRQHandler+0x8>)
 800055e:	f000 bb55 	b.w	8000c0c <HAL_DMA_IRQHandler>
 8000562:	bf00      	nop
 8000564:	20000038 	.word	0x20000038

08000568 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 8000568:	4801      	ldr	r0, [pc, #4]	; (8000570 <DMA1_Channel3_IRQHandler+0x8>)
 800056a:	f000 bb4f 	b.w	8000c0c <HAL_DMA_IRQHandler>
 800056e:	bf00      	nop
 8000570:	20000104 	.word	0x20000104

08000574 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch4_trig_com);
 8000574:	4801      	ldr	r0, [pc, #4]	; (800057c <DMA1_Channel4_IRQHandler+0x8>)
 8000576:	f000 bb49 	b.w	8000c0c <HAL_DMA_IRQHandler>
 800057a:	bf00      	nop
 800057c:	2000007c 	.word	0x2000007c

08000580 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 8000580:	4801      	ldr	r0, [pc, #4]	; (8000588 <DMA1_Channel6_IRQHandler+0x8>)
 8000582:	f000 bb43 	b.w	8000c0c <HAL_DMA_IRQHandler>
 8000586:	bf00      	nop
 8000588:	200000c0 	.word	0x200000c0

0800058c <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800058c:	4801      	ldr	r0, [pc, #4]	; (8000594 <USART3_IRQHandler+0x8>)
 800058e:	f001 babd 	b.w	8001b0c <HAL_UART_IRQHandler>
 8000592:	bf00      	nop
 8000594:	20000188 	.word	0x20000188

08000598 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000598:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800059c:	f000 bcb8 	b.w	8000f10 <HAL_GPIO_EXTI_IRQHandler>

080005a0 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80005a0:	4b0f      	ldr	r3, [pc, #60]	; (80005e0 <SystemInit+0x40>)
 80005a2:	681a      	ldr	r2, [r3, #0]
 80005a4:	f042 0201 	orr.w	r2, r2, #1
 80005a8:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80005aa:	6859      	ldr	r1, [r3, #4]
 80005ac:	4a0d      	ldr	r2, [pc, #52]	; (80005e4 <SystemInit+0x44>)
 80005ae:	400a      	ands	r2, r1
 80005b0:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80005b2:	681a      	ldr	r2, [r3, #0]
 80005b4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80005b8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80005bc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80005be:	681a      	ldr	r2, [r3, #0]
 80005c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80005c4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80005c6:	685a      	ldr	r2, [r3, #4]
 80005c8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80005cc:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80005ce:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80005d2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80005d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80005d8:	4b03      	ldr	r3, [pc, #12]	; (80005e8 <SystemInit+0x48>)
 80005da:	609a      	str	r2, [r3, #8]
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	40021000 	.word	0x40021000
 80005e4:	f8ff0000 	.word	0xf8ff0000
 80005e8:	e000ed00 	.word	0xe000ed00

080005ec <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim1);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80005ec:	b537      	push	{r0, r1, r2, r4, r5, lr}

  if(tim_baseHandle->Instance==TIM1)
 80005ee:	4b3e      	ldr	r3, [pc, #248]	; (80006e8 <HAL_TIM_Base_MspInit+0xfc>)
 80005f0:	6802      	ldr	r2, [r0, #0]
{
 80005f2:	4605      	mov	r5, r0
  if(tim_baseHandle->Instance==TIM1)
 80005f4:	429a      	cmp	r2, r3
 80005f6:	d174      	bne.n	80006e2 <HAL_TIM_Base_MspInit+0xf6>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80005f8:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80005fc:	699a      	ldr	r2, [r3, #24]
  
    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 80005fe:	4c3b      	ldr	r4, [pc, #236]	; (80006ec <HAL_TIM_Base_MspInit+0x100>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000600:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000604:	619a      	str	r2, [r3, #24]
 8000606:	699b      	ldr	r3, [r3, #24]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000608:	4a39      	ldr	r2, [pc, #228]	; (80006f0 <HAL_TIM_Base_MspInit+0x104>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 800060a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800060e:	9301      	str	r3, [sp, #4]
 8000610:	9b01      	ldr	r3, [sp, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000612:	2310      	movs	r3, #16
 8000614:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000618:	2280      	movs	r2, #128	; 0x80
 800061a:	60e2      	str	r2, [r4, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800061c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000620:	6122      	str	r2, [r4, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000622:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000626:	2300      	movs	r3, #0
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000628:	6162      	str	r2, [r4, #20]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 800062a:	2220      	movs	r2, #32
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800062c:	4620      	mov	r0, r4
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800062e:	60a3      	str	r3, [r4, #8]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 8000630:	61a2      	str	r2, [r4, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000632:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8000634:	f000 fa72 	bl	8000b1c <HAL_DMA_Init>
 8000638:	b108      	cbz	r0, 800063e <HAL_TIM_Base_MspInit+0x52>
    {
      Error_Handler();
 800063a:	f7ff ff45 	bl	80004c8 <Error_Handler>

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA1_Channel3;
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800063e:	2310      	movs	r3, #16
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8000640:	626c      	str	r4, [r5, #36]	; 0x24
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000642:	4a2c      	ldr	r2, [pc, #176]	; (80006f4 <HAL_TIM_Base_MspInit+0x108>)
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8000644:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_tim1_ch2.Instance = DMA1_Channel3;
 8000646:	4c2c      	ldr	r4, [pc, #176]	; (80006f8 <HAL_TIM_Base_MspInit+0x10c>)
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000648:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800064c:	2280      	movs	r2, #128	; 0x80
 800064e:	60e2      	str	r2, [r4, #12]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000650:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000654:	6122      	str	r2, [r4, #16]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000656:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800065a:	2300      	movs	r3, #0
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800065c:	6162      	str	r2, [r4, #20]
    hdma_tim1_ch2.Init.Mode = DMA_CIRCULAR;
 800065e:	2220      	movs	r2, #32
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 8000660:	4620      	mov	r0, r4
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000662:	60a3      	str	r3, [r4, #8]
    hdma_tim1_ch2.Init.Mode = DMA_CIRCULAR;
 8000664:	61a2      	str	r2, [r4, #24]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8000666:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 8000668:	f000 fa58 	bl	8000b1c <HAL_DMA_Init>
 800066c:	b108      	cbz	r0, 8000672 <HAL_TIM_Base_MspInit+0x86>
    {
      Error_Handler();
 800066e:	f7ff ff2b 	bl	80004c8 <Error_Handler>

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA1_Channel6;
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000672:	2310      	movs	r3, #16
 8000674:	4a21      	ldr	r2, [pc, #132]	; (80006fc <HAL_TIM_Base_MspInit+0x110>)
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 8000676:	62ac      	str	r4, [r5, #40]	; 0x28
 8000678:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_tim1_ch3.Instance = DMA1_Channel6;
 800067a:	4c21      	ldr	r4, [pc, #132]	; (8000700 <HAL_TIM_Base_MspInit+0x114>)
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800067c:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8000680:	2280      	movs	r2, #128	; 0x80
 8000682:	60e2      	str	r2, [r4, #12]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000684:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000688:	6122      	str	r2, [r4, #16]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800068a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800068e:	2300      	movs	r3, #0
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000690:	6162      	str	r2, [r4, #20]
    hdma_tim1_ch3.Init.Mode = DMA_CIRCULAR;
 8000692:	2220      	movs	r2, #32
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8000694:	4620      	mov	r0, r4
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000696:	60a3      	str	r3, [r4, #8]
    hdma_tim1_ch3.Init.Mode = DMA_CIRCULAR;
 8000698:	61a2      	str	r2, [r4, #24]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800069a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 800069c:	f000 fa3e 	bl	8000b1c <HAL_DMA_Init>
 80006a0:	b108      	cbz	r0, 80006a6 <HAL_TIM_Base_MspInit+0xba>
    {
      Error_Handler();
 80006a2:	f7ff ff11 	bl	80004c8 <Error_Handler>

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);

    /* TIM1_CH4_TRIG_COM Init */
    hdma_tim1_ch4_trig_com.Instance = DMA1_Channel4;
    hdma_tim1_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80006a6:	2310      	movs	r3, #16
 80006a8:	4a16      	ldr	r2, [pc, #88]	; (8000704 <HAL_TIM_Base_MspInit+0x118>)
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 80006aa:	62ec      	str	r4, [r5, #44]	; 0x2c
 80006ac:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_tim1_ch4_trig_com.Instance = DMA1_Channel4;
 80006ae:	4c16      	ldr	r4, [pc, #88]	; (8000708 <HAL_TIM_Base_MspInit+0x11c>)
    hdma_tim1_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80006b0:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_tim1_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 80006b4:	2280      	movs	r2, #128	; 0x80
 80006b6:	60e2      	str	r2, [r4, #12]
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80006bc:	6122      	str	r2, [r4, #16]
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006be:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_tim1_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 80006c2:	2300      	movs	r3, #0
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006c4:	6162      	str	r2, [r4, #20]
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
 80006c6:	2220      	movs	r2, #32
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 80006c8:	4620      	mov	r0, r4
    hdma_tim1_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 80006ca:	60a3      	str	r3, [r4, #8]
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
 80006cc:	61a2      	str	r2, [r4, #24]
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_LOW;
 80006ce:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 80006d0:	f000 fa24 	bl	8000b1c <HAL_DMA_Init>
 80006d4:	b108      	cbz	r0, 80006da <HAL_TIM_Base_MspInit+0xee>
    {
      Error_Handler();
 80006d6:	f7ff fef7 	bl	80004c8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4_trig_com);
 80006da:	632c      	str	r4, [r5, #48]	; 0x30
 80006dc:	6265      	str	r5, [r4, #36]	; 0x24
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_ch4_trig_com);
 80006de:	63ac      	str	r4, [r5, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);
 80006e0:	636c      	str	r4, [r5, #52]	; 0x34

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80006e2:	b003      	add	sp, #12
 80006e4:	bd30      	pop	{r4, r5, pc}
 80006e6:	bf00      	nop
 80006e8:	40012c00 	.word	0x40012c00
 80006ec:	20000038 	.word	0x20000038
 80006f0:	4002001c 	.word	0x4002001c
 80006f4:	40020030 	.word	0x40020030
 80006f8:	20000104 	.word	0x20000104
 80006fc:	4002006c 	.word	0x4002006c
 8000700:	200000c0 	.word	0x200000c0
 8000704:	40020044 	.word	0x40020044
 8000708:	2000007c 	.word	0x2000007c

0800070c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800070c:	b510      	push	{r4, lr}
 800070e:	4604      	mov	r4, r0
 8000710:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000712:	2210      	movs	r2, #16
 8000714:	2100      	movs	r1, #0
 8000716:	a802      	add	r0, sp, #8
 8000718:	f001 faea 	bl	8001cf0 <memset>
  if(timHandle->Instance==TIM1)
 800071c:	6822      	ldr	r2, [r4, #0]
 800071e:	4b0d      	ldr	r3, [pc, #52]	; (8000754 <HAL_TIM_MspPostInit+0x48>)
 8000720:	429a      	cmp	r2, r3
 8000722:	d114      	bne.n	800074e <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000724:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000728:	699a      	ldr	r2, [r3, #24]
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800072a:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800072c:	f042 0204 	orr.w	r2, r2, #4
 8000730:	619a      	str	r2, [r3, #24]
 8000732:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000734:	4808      	ldr	r0, [pc, #32]	; (8000758 <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000736:	f003 0304 	and.w	r3, r3, #4
 800073a:	9301      	str	r3, [sp, #4]
 800073c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800073e:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000742:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000744:	2302      	movs	r3, #2
 8000746:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000748:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800074a:	f000 faf3 	bl	8000d34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800074e:	b006      	add	sp, #24
 8000750:	bd10      	pop	{r4, pc}
 8000752:	bf00      	nop
 8000754:	40012c00 	.word	0x40012c00
 8000758:	40010800 	.word	0x40010800

0800075c <MX_TIM1_Init>:
{
 800075c:	b510      	push	{r4, lr}
 800075e:	b096      	sub	sp, #88	; 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000760:	2210      	movs	r2, #16
 8000762:	2100      	movs	r1, #0
 8000764:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000766:	2400      	movs	r4, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000768:	f001 fac2 	bl	8001cf0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800076c:	221c      	movs	r2, #28
 800076e:	4621      	mov	r1, r4
 8000770:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000774:	9401      	str	r4, [sp, #4]
 8000776:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000778:	f001 faba 	bl	8001cf0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800077c:	2220      	movs	r2, #32
 800077e:	4621      	mov	r1, r4
 8000780:	a80e      	add	r0, sp, #56	; 0x38
 8000782:	f001 fab5 	bl	8001cf0 <memset>
  htim1.Init.Prescaler = 63;
 8000786:	233f      	movs	r3, #63	; 0x3f
  htim1.Instance = TIM1;
 8000788:	4833      	ldr	r0, [pc, #204]	; (8000858 <MX_TIM1_Init+0xfc>)
  htim1.Init.Prescaler = 63;
 800078a:	4a34      	ldr	r2, [pc, #208]	; (800085c <MX_TIM1_Init+0x100>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800078c:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 63;
 800078e:	e880 000c 	stmia.w	r0, {r2, r3}
  htim1.Init.Period = 19999;
 8000792:	f644 631f 	movw	r3, #19999	; 0x4e1f
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000796:	6104      	str	r4, [r0, #16]
  htim1.Init.Period = 19999;
 8000798:	60c3      	str	r3, [r0, #12]
  htim1.Init.RepetitionCounter = 0;
 800079a:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800079c:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800079e:	f000 ff09 	bl	80015b4 <HAL_TIM_Base_Init>
 80007a2:	b108      	cbz	r0, 80007a8 <MX_TIM1_Init+0x4c>
    Error_Handler();
 80007a4:	f7ff fe90 	bl	80004c8 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80007ac:	a903      	add	r1, sp, #12
 80007ae:	482a      	ldr	r0, [pc, #168]	; (8000858 <MX_TIM1_Init+0xfc>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007b0:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80007b2:	f000 ffcb 	bl	800174c <HAL_TIM_ConfigClockSource>
 80007b6:	b108      	cbz	r0, 80007bc <MX_TIM1_Init+0x60>
    Error_Handler();
 80007b8:	f7ff fe86 	bl	80004c8 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80007bc:	4826      	ldr	r0, [pc, #152]	; (8000858 <MX_TIM1_Init+0xfc>)
 80007be:	f000 ff13 	bl	80015e8 <HAL_TIM_PWM_Init>
 80007c2:	b108      	cbz	r0, 80007c8 <MX_TIM1_Init+0x6c>
    Error_Handler();
 80007c4:	f7ff fe80 	bl	80004c8 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007c8:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007ca:	a901      	add	r1, sp, #4
 80007cc:	4822      	ldr	r0, [pc, #136]	; (8000858 <MX_TIM1_Init+0xfc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007ce:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007d0:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007d2:	f001 f879 	bl	80018c8 <HAL_TIMEx_MasterConfigSynchronization>
 80007d6:	b108      	cbz	r0, 80007dc <MX_TIM1_Init+0x80>
    Error_Handler();
 80007d8:	f7ff fe76 	bl	80004c8 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007dc:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007de:	2200      	movs	r2, #0
 80007e0:	a907      	add	r1, sp, #28
 80007e2:	481d      	ldr	r0, [pc, #116]	; (8000858 <MX_TIM1_Init+0xfc>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007e4:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 80007e6:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007e8:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007ea:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007ec:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007ee:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007f0:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007f2:	f000 ff3f 	bl	8001674 <HAL_TIM_PWM_ConfigChannel>
 80007f6:	b108      	cbz	r0, 80007fc <MX_TIM1_Init+0xa0>
    Error_Handler();
 80007f8:	f7ff fe66 	bl	80004c8 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007fc:	2204      	movs	r2, #4
 80007fe:	a907      	add	r1, sp, #28
 8000800:	4815      	ldr	r0, [pc, #84]	; (8000858 <MX_TIM1_Init+0xfc>)
 8000802:	f000 ff37 	bl	8001674 <HAL_TIM_PWM_ConfigChannel>
 8000806:	b108      	cbz	r0, 800080c <MX_TIM1_Init+0xb0>
    Error_Handler();
 8000808:	f7ff fe5e 	bl	80004c8 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800080c:	2208      	movs	r2, #8
 800080e:	a907      	add	r1, sp, #28
 8000810:	4811      	ldr	r0, [pc, #68]	; (8000858 <MX_TIM1_Init+0xfc>)
 8000812:	f000 ff2f 	bl	8001674 <HAL_TIM_PWM_ConfigChannel>
 8000816:	b108      	cbz	r0, 800081c <MX_TIM1_Init+0xc0>
    Error_Handler();
 8000818:	f7ff fe56 	bl	80004c8 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800081c:	220c      	movs	r2, #12
 800081e:	a907      	add	r1, sp, #28
 8000820:	480d      	ldr	r0, [pc, #52]	; (8000858 <MX_TIM1_Init+0xfc>)
 8000822:	f000 ff27 	bl	8001674 <HAL_TIM_PWM_ConfigChannel>
 8000826:	b108      	cbz	r0, 800082c <MX_TIM1_Init+0xd0>
    Error_Handler();
 8000828:	f7ff fe4e 	bl	80004c8 <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800082c:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800082e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000832:	a90e      	add	r1, sp, #56	; 0x38
 8000834:	4808      	ldr	r0, [pc, #32]	; (8000858 <MX_TIM1_Init+0xfc>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000836:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000838:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800083a:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.DeadTime = 0;
 800083c:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800083e:	9312      	str	r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000840:	9213      	str	r2, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000842:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000844:	f001 f85e 	bl	8001904 <HAL_TIMEx_ConfigBreakDeadTime>
 8000848:	b108      	cbz	r0, 800084e <MX_TIM1_Init+0xf2>
    Error_Handler();
 800084a:	f7ff fe3d 	bl	80004c8 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 800084e:	4802      	ldr	r0, [pc, #8]	; (8000858 <MX_TIM1_Init+0xfc>)
 8000850:	f7ff ff5c 	bl	800070c <HAL_TIM_MspPostInit>
}
 8000854:	b016      	add	sp, #88	; 0x58
 8000856:	bd10      	pop	{r4, pc}
 8000858:	20000148 	.word	0x20000148
 800085c:	40012c00 	.word	0x40012c00

08000860 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000860:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 8000862:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart2.Instance = USART2;
 8000866:	480a      	ldr	r0, [pc, #40]	; (8000890 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 8000868:	4b0a      	ldr	r3, [pc, #40]	; (8000894 <MX_USART2_UART_Init+0x34>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 800086a:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 115200;
 800086c:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000870:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000872:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000874:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000876:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000878:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800087a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800087c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800087e:	f001 f8af 	bl	80019e0 <HAL_UART_Init>
 8000882:	b118      	cbz	r0, 800088c <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8000884:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8000888:	f7ff be1e 	b.w	80004c8 <Error_Handler>
 800088c:	bd08      	pop	{r3, pc}
 800088e:	bf00      	nop
 8000890:	200001c8 	.word	0x200001c8
 8000894:	40004400 	.word	0x40004400

08000898 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000898:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
  huart3.Init.BaudRate = 9600;
 800089a:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
  huart3.Instance = USART3;
 800089e:	480a      	ldr	r0, [pc, #40]	; (80008c8 <MX_USART3_UART_Init+0x30>)
  huart3.Init.BaudRate = 9600;
 80008a0:	4b0a      	ldr	r3, [pc, #40]	; (80008cc <MX_USART3_UART_Init+0x34>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008a2:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 9600;
 80008a4:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008a8:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008aa:	6142      	str	r2, [r0, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008ac:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008ae:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008b0:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008b2:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80008b6:	f001 f893 	bl	80019e0 <HAL_UART_Init>
 80008ba:	b118      	cbz	r0, 80008c4 <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80008bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80008c0:	f7ff be02 	b.w	80004c8 <Error_Handler>
 80008c4:	bd08      	pop	{r3, pc}
 80008c6:	bf00      	nop
 80008c8:	20000188 	.word	0x20000188
 80008cc:	40004800 	.word	0x40004800

080008d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d0:	2210      	movs	r2, #16
{
 80008d2:	b510      	push	{r4, lr}
 80008d4:	4604      	mov	r4, r0
 80008d6:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d8:	eb0d 0002 	add.w	r0, sp, r2
 80008dc:	2100      	movs	r1, #0
 80008de:	f001 fa07 	bl	8001cf0 <memset>
  if(uartHandle->Instance==USART2)
 80008e2:	6823      	ldr	r3, [r4, #0]
 80008e4:	4a2f      	ldr	r2, [pc, #188]	; (80009a4 <HAL_UART_MspInit+0xd4>)
 80008e6:	4293      	cmp	r3, r2
 80008e8:	d127      	bne.n	800093a <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008ea:	4b2f      	ldr	r3, [pc, #188]	; (80009a8 <HAL_UART_MspInit+0xd8>)
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ec:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 80008ee:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f0:	482e      	ldr	r0, [pc, #184]	; (80009ac <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80008f2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80008f6:	61da      	str	r2, [r3, #28]
 80008f8:	69da      	ldr	r2, [r3, #28]
 80008fa:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80008fe:	9200      	str	r2, [sp, #0]
 8000900:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000902:	699a      	ldr	r2, [r3, #24]
 8000904:	f042 0204 	orr.w	r2, r2, #4
 8000908:	619a      	str	r2, [r3, #24]
 800090a:	699b      	ldr	r3, [r3, #24]
 800090c:	f003 0304 	and.w	r3, r3, #4
 8000910:	9301      	str	r3, [sp, #4]
 8000912:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000914:	2304      	movs	r3, #4
 8000916:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000918:	2302      	movs	r3, #2
 800091a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800091c:	2303      	movs	r3, #3
 800091e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000920:	f000 fa08 	bl	8000d34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000924:	2308      	movs	r3, #8
 8000926:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000928:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800092a:	a904      	add	r1, sp, #16
 800092c:	481f      	ldr	r0, [pc, #124]	; (80009ac <HAL_UART_MspInit+0xdc>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800092e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000932:	f000 f9ff 	bl	8000d34 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000936:	b008      	add	sp, #32
 8000938:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART3)
 800093a:	4a1d      	ldr	r2, [pc, #116]	; (80009b0 <HAL_UART_MspInit+0xe0>)
 800093c:	4293      	cmp	r3, r2
 800093e:	d1fa      	bne.n	8000936 <HAL_UART_MspInit+0x66>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000940:	4b19      	ldr	r3, [pc, #100]	; (80009a8 <HAL_UART_MspInit+0xd8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000942:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 8000944:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000946:	481b      	ldr	r0, [pc, #108]	; (80009b4 <HAL_UART_MspInit+0xe4>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8000948:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800094c:	61da      	str	r2, [r3, #28]
 800094e:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000950:	2400      	movs	r4, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8000952:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8000956:	9202      	str	r2, [sp, #8]
 8000958:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800095a:	699a      	ldr	r2, [r3, #24]
 800095c:	f042 0208 	orr.w	r2, r2, #8
 8000960:	619a      	str	r2, [r3, #24]
 8000962:	699b      	ldr	r3, [r3, #24]
 8000964:	f003 0308 	and.w	r3, r3, #8
 8000968:	9303      	str	r3, [sp, #12]
 800096a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800096c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000970:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000972:	2302      	movs	r3, #2
 8000974:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000976:	2303      	movs	r3, #3
 8000978:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800097a:	f000 f9db 	bl	8000d34 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800097e:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000982:	a904      	add	r1, sp, #16
 8000984:	480b      	ldr	r0, [pc, #44]	; (80009b4 <HAL_UART_MspInit+0xe4>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000986:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000988:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098a:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098c:	f000 f9d2 	bl	8000d34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000990:	4622      	mov	r2, r4
 8000992:	4621      	mov	r1, r4
 8000994:	2027      	movs	r0, #39	; 0x27
 8000996:	f000 f869 	bl	8000a6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800099a:	2027      	movs	r0, #39	; 0x27
 800099c:	f000 f89a 	bl	8000ad4 <HAL_NVIC_EnableIRQ>
}
 80009a0:	e7c9      	b.n	8000936 <HAL_UART_MspInit+0x66>
 80009a2:	bf00      	nop
 80009a4:	40004400 	.word	0x40004400
 80009a8:	40021000 	.word	0x40021000
 80009ac:	40010800 	.word	0x40010800
 80009b0:	40004800 	.word	0x40004800
 80009b4:	40010c00 	.word	0x40010c00

080009b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009b8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009ba:	4b0e      	ldr	r3, [pc, #56]	; (80009f4 <HAL_InitTick+0x3c>)
{
 80009bc:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009be:	7818      	ldrb	r0, [r3, #0]
 80009c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009c4:	fbb3 f3f0 	udiv	r3, r3, r0
 80009c8:	4a0b      	ldr	r2, [pc, #44]	; (80009f8 <HAL_InitTick+0x40>)
 80009ca:	6810      	ldr	r0, [r2, #0]
 80009cc:	fbb0 f0f3 	udiv	r0, r0, r3
 80009d0:	f000 f88e 	bl	8000af0 <HAL_SYSTICK_Config>
 80009d4:	4604      	mov	r4, r0
 80009d6:	b958      	cbnz	r0, 80009f0 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009d8:	2d0f      	cmp	r5, #15
 80009da:	d809      	bhi.n	80009f0 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009dc:	4602      	mov	r2, r0
 80009de:	4629      	mov	r1, r5
 80009e0:	f04f 30ff 	mov.w	r0, #4294967295
 80009e4:	f000 f842 	bl	8000a6c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009e8:	4b04      	ldr	r3, [pc, #16]	; (80009fc <HAL_InitTick+0x44>)
 80009ea:	4620      	mov	r0, r4
 80009ec:	601d      	str	r5, [r3, #0]
 80009ee:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80009f0:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80009f2:	bd38      	pop	{r3, r4, r5, pc}
 80009f4:	20000004 	.word	0x20000004
 80009f8:	20000000 	.word	0x20000000
 80009fc:	20000008 	.word	0x20000008

08000a00 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a00:	4a07      	ldr	r2, [pc, #28]	; (8000a20 <HAL_Init+0x20>)
{
 8000a02:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a04:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a06:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a08:	f043 0310 	orr.w	r3, r3, #16
 8000a0c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a0e:	f000 f81b 	bl	8000a48 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a12:	2000      	movs	r0, #0
 8000a14:	f7ff ffd0 	bl	80009b8 <HAL_InitTick>
  HAL_MspInit();
 8000a18:	f7ff fd6e 	bl	80004f8 <HAL_MspInit>
}
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	bd08      	pop	{r3, pc}
 8000a20:	40022000 	.word	0x40022000

08000a24 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000a24:	4a03      	ldr	r2, [pc, #12]	; (8000a34 <HAL_IncTick+0x10>)
 8000a26:	4b04      	ldr	r3, [pc, #16]	; (8000a38 <HAL_IncTick+0x14>)
 8000a28:	6811      	ldr	r1, [r2, #0]
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	440b      	add	r3, r1
 8000a2e:	6013      	str	r3, [r2, #0]
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	20000208 	.word	0x20000208
 8000a38:	20000004 	.word	0x20000004

08000a3c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000a3c:	4b01      	ldr	r3, [pc, #4]	; (8000a44 <HAL_GetTick+0x8>)
 8000a3e:	6818      	ldr	r0, [r3, #0]
}
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	20000208 	.word	0x20000208

08000a48 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a48:	4a07      	ldr	r2, [pc, #28]	; (8000a68 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a4a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a4c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a4e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a52:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000a56:	041b      	lsls	r3, r3, #16
 8000a58:	0c1b      	lsrs	r3, r3, #16
 8000a5a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000a62:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000a64:	60d3      	str	r3, [r2, #12]
 8000a66:	4770      	bx	lr
 8000a68:	e000ed00 	.word	0xe000ed00

08000a6c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a6c:	4b17      	ldr	r3, [pc, #92]	; (8000acc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a6e:	b530      	push	{r4, r5, lr}
 8000a70:	68dc      	ldr	r4, [r3, #12]
 8000a72:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a76:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a7a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a7c:	2b04      	cmp	r3, #4
 8000a7e:	bf28      	it	cs
 8000a80:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a82:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a84:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a88:	bf98      	it	ls
 8000a8a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a8c:	fa05 f303 	lsl.w	r3, r5, r3
 8000a90:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a94:	bf88      	it	hi
 8000a96:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a98:	4019      	ands	r1, r3
 8000a9a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a9c:	fa05 f404 	lsl.w	r4, r5, r4
 8000aa0:	3c01      	subs	r4, #1
 8000aa2:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000aa4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aa6:	ea42 0201 	orr.w	r2, r2, r1
 8000aaa:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aae:	bfa9      	itett	ge
 8000ab0:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab4:	4b06      	ldrlt	r3, [pc, #24]	; (8000ad0 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab6:	b2d2      	uxtbge	r2, r2
 8000ab8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000abc:	bfbb      	ittet	lt
 8000abe:	f000 000f 	andlt.w	r0, r0, #15
 8000ac2:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ac4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ac8:	541a      	strblt	r2, [r3, r0]
 8000aca:	bd30      	pop	{r4, r5, pc}
 8000acc:	e000ed00 	.word	0xe000ed00
 8000ad0:	e000ed14 	.word	0xe000ed14

08000ad4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000ad4:	2800      	cmp	r0, #0
 8000ad6:	db08      	blt.n	8000aea <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ad8:	2301      	movs	r3, #1
 8000ada:	0942      	lsrs	r2, r0, #5
 8000adc:	f000 001f 	and.w	r0, r0, #31
 8000ae0:	fa03 f000 	lsl.w	r0, r3, r0
 8000ae4:	4b01      	ldr	r3, [pc, #4]	; (8000aec <HAL_NVIC_EnableIRQ+0x18>)
 8000ae6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000aea:	4770      	bx	lr
 8000aec:	e000e100 	.word	0xe000e100

08000af0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000af0:	3801      	subs	r0, #1
 8000af2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000af6:	d20a      	bcs.n	8000b0e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000af8:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000afa:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000afc:	4a06      	ldr	r2, [pc, #24]	; (8000b18 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000afe:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b00:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b04:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b06:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b08:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000b0e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	e000e010 	.word	0xe000e010
 8000b18:	e000ed00 	.word	0xe000ed00

08000b1c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000b1c:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000b1e:	b330      	cbz	r0, 8000b6e <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000b20:	2214      	movs	r2, #20
 8000b22:	6801      	ldr	r1, [r0, #0]
 8000b24:	4b13      	ldr	r3, [pc, #76]	; (8000b74 <HAL_DMA_Init+0x58>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000b26:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000b28:	440b      	add	r3, r1
 8000b2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8000b2e:	009b      	lsls	r3, r3, #2
 8000b30:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000b32:	4b11      	ldr	r3, [pc, #68]	; (8000b78 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8000b34:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8000b36:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8000b38:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000b3a:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8000b3e:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b40:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000b42:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b46:	4323      	orrs	r3, r4
 8000b48:	6904      	ldr	r4, [r0, #16]
 8000b4a:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b4c:	6944      	ldr	r4, [r0, #20]
 8000b4e:	4323      	orrs	r3, r4
 8000b50:	6984      	ldr	r4, [r0, #24]
 8000b52:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b54:	69c4      	ldr	r4, [r0, #28]
 8000b56:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8000b58:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000b5a:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000b5c:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000b5e:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000b60:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000b64:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000b66:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000b6e:	2001      	movs	r0, #1
}
 8000b70:	bd10      	pop	{r4, pc}
 8000b72:	bf00      	nop
 8000b74:	bffdfff8 	.word	0xbffdfff8
 8000b78:	40020000 	.word	0x40020000

08000b7c <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b7c:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8000b80:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b82:	2b02      	cmp	r3, #2
 8000b84:	d003      	beq.n	8000b8e <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b86:	2304      	movs	r3, #4
 8000b88:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b8e:	6803      	ldr	r3, [r0, #0]
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	f022 020e 	bic.w	r2, r2, #14
 8000b96:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	f022 0201 	bic.w	r2, r2, #1
 8000b9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000ba0:	4a18      	ldr	r2, [pc, #96]	; (8000c04 <HAL_DMA_Abort_IT+0x88>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d01f      	beq.n	8000be6 <HAL_DMA_Abort_IT+0x6a>
 8000ba6:	3214      	adds	r2, #20
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d01e      	beq.n	8000bea <HAL_DMA_Abort_IT+0x6e>
 8000bac:	3214      	adds	r2, #20
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d01d      	beq.n	8000bee <HAL_DMA_Abort_IT+0x72>
 8000bb2:	3214      	adds	r2, #20
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d01d      	beq.n	8000bf4 <HAL_DMA_Abort_IT+0x78>
 8000bb8:	3214      	adds	r2, #20
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d01d      	beq.n	8000bfa <HAL_DMA_Abort_IT+0x7e>
 8000bbe:	3214      	adds	r2, #20
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	bf0c      	ite	eq
 8000bc4:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8000bc8:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8000bcc:	4a0e      	ldr	r2, [pc, #56]	; (8000c08 <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bce:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000bd0:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000bd8:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000bda:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000bde:	b17b      	cbz	r3, 8000c00 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 8000be0:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000be2:	4620      	mov	r0, r4
 8000be4:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000be6:	2301      	movs	r3, #1
 8000be8:	e7f0      	b.n	8000bcc <HAL_DMA_Abort_IT+0x50>
 8000bea:	2310      	movs	r3, #16
 8000bec:	e7ee      	b.n	8000bcc <HAL_DMA_Abort_IT+0x50>
 8000bee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bf2:	e7eb      	b.n	8000bcc <HAL_DMA_Abort_IT+0x50>
 8000bf4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bf8:	e7e8      	b.n	8000bcc <HAL_DMA_Abort_IT+0x50>
 8000bfa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bfe:	e7e5      	b.n	8000bcc <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8000c00:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 8000c02:	bd10      	pop	{r4, pc}
 8000c04:	40020008 	.word	0x40020008
 8000c08:	40020000 	.word	0x40020000

08000c0c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c0c:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
  uint32_t source_it = hdma->Instance->CCR;
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000c0e:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000c10:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000c12:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000c14:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000c16:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000c18:	4095      	lsls	r5, r2
 8000c1a:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8000c1c:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000c1e:	d032      	beq.n	8000c86 <HAL_DMA_IRQHandler+0x7a>
 8000c20:	074d      	lsls	r5, r1, #29
 8000c22:	d530      	bpl.n	8000c86 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	0696      	lsls	r6, r2, #26
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000c28:	bf5e      	ittt	pl
 8000c2a:	681a      	ldrpl	r2, [r3, #0]
 8000c2c:	f022 0204 	bicpl.w	r2, r2, #4
 8000c30:	601a      	strpl	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000c32:	4a3e      	ldr	r2, [pc, #248]	; (8000d2c <HAL_DMA_IRQHandler+0x120>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d019      	beq.n	8000c6c <HAL_DMA_IRQHandler+0x60>
 8000c38:	3214      	adds	r2, #20
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d018      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x64>
 8000c3e:	3214      	adds	r2, #20
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d017      	beq.n	8000c74 <HAL_DMA_IRQHandler+0x68>
 8000c44:	3214      	adds	r2, #20
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d017      	beq.n	8000c7a <HAL_DMA_IRQHandler+0x6e>
 8000c4a:	3214      	adds	r2, #20
 8000c4c:	4293      	cmp	r3, r2
 8000c4e:	d017      	beq.n	8000c80 <HAL_DMA_IRQHandler+0x74>
 8000c50:	3214      	adds	r2, #20
 8000c52:	4293      	cmp	r3, r2
 8000c54:	bf0c      	ite	eq
 8000c56:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8000c5a:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8000c5e:	4a34      	ldr	r2, [pc, #208]	; (8000d30 <HAL_DMA_IRQHandler+0x124>)
 8000c60:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000c62:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    if (hdma->XferErrorCallback != NULL)
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d05e      	beq.n	8000d26 <HAL_DMA_IRQHandler+0x11a>
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
    }
  }
  return;
}
 8000c68:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8000c6a:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000c6c:	2304      	movs	r3, #4
 8000c6e:	e7f6      	b.n	8000c5e <HAL_DMA_IRQHandler+0x52>
 8000c70:	2340      	movs	r3, #64	; 0x40
 8000c72:	e7f4      	b.n	8000c5e <HAL_DMA_IRQHandler+0x52>
 8000c74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c78:	e7f1      	b.n	8000c5e <HAL_DMA_IRQHandler+0x52>
 8000c7a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000c7e:	e7ee      	b.n	8000c5e <HAL_DMA_IRQHandler+0x52>
 8000c80:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000c84:	e7eb      	b.n	8000c5e <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000c86:	2502      	movs	r5, #2
 8000c88:	4095      	lsls	r5, r2
 8000c8a:	4225      	tst	r5, r4
 8000c8c:	d035      	beq.n	8000cfa <HAL_DMA_IRQHandler+0xee>
 8000c8e:	078d      	lsls	r5, r1, #30
 8000c90:	d533      	bpl.n	8000cfa <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c92:	681a      	ldr	r2, [r3, #0]
 8000c94:	0694      	lsls	r4, r2, #26
 8000c96:	d406      	bmi.n	8000ca6 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	f022 020a 	bic.w	r2, r2, #10
 8000c9e:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000ca6:	4a21      	ldr	r2, [pc, #132]	; (8000d2c <HAL_DMA_IRQHandler+0x120>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d019      	beq.n	8000ce0 <HAL_DMA_IRQHandler+0xd4>
 8000cac:	3214      	adds	r2, #20
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d018      	beq.n	8000ce4 <HAL_DMA_IRQHandler+0xd8>
 8000cb2:	3214      	adds	r2, #20
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d017      	beq.n	8000ce8 <HAL_DMA_IRQHandler+0xdc>
 8000cb8:	3214      	adds	r2, #20
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d017      	beq.n	8000cee <HAL_DMA_IRQHandler+0xe2>
 8000cbe:	3214      	adds	r2, #20
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d017      	beq.n	8000cf4 <HAL_DMA_IRQHandler+0xe8>
 8000cc4:	3214      	adds	r2, #20
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	bf0c      	ite	eq
 8000cca:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8000cce:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8000cd2:	4a17      	ldr	r2, [pc, #92]	; (8000d30 <HAL_DMA_IRQHandler+0x124>)
 8000cd4:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8000cdc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000cde:	e7c1      	b.n	8000c64 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	e7f6      	b.n	8000cd2 <HAL_DMA_IRQHandler+0xc6>
 8000ce4:	2320      	movs	r3, #32
 8000ce6:	e7f4      	b.n	8000cd2 <HAL_DMA_IRQHandler+0xc6>
 8000ce8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cec:	e7f1      	b.n	8000cd2 <HAL_DMA_IRQHandler+0xc6>
 8000cee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cf2:	e7ee      	b.n	8000cd2 <HAL_DMA_IRQHandler+0xc6>
 8000cf4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cf8:	e7eb      	b.n	8000cd2 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000cfa:	2508      	movs	r5, #8
 8000cfc:	4095      	lsls	r5, r2
 8000cfe:	4225      	tst	r5, r4
 8000d00:	d011      	beq.n	8000d26 <HAL_DMA_IRQHandler+0x11a>
 8000d02:	0709      	lsls	r1, r1, #28
 8000d04:	d50f      	bpl.n	8000d26 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d06:	6819      	ldr	r1, [r3, #0]
 8000d08:	f021 010e 	bic.w	r1, r1, #14
 8000d0c:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000d0e:	2301      	movs	r3, #1
 8000d10:	fa03 f202 	lsl.w	r2, r3, r2
 8000d14:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d16:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000d18:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000d22:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000d24:	e79e      	b.n	8000c64 <HAL_DMA_IRQHandler+0x58>
}
 8000d26:	bc70      	pop	{r4, r5, r6}
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	40020008 	.word	0x40020008
 8000d30:	40020000 	.word	0x40020000

08000d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d38:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8000d3a:	4626      	mov	r6, r4
 8000d3c:	4b66      	ldr	r3, [pc, #408]	; (8000ed8 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d3e:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8000ee8 <HAL_GPIO_Init+0x1b4>
 8000d42:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8000eec <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d46:	680a      	ldr	r2, [r1, #0]
 8000d48:	fa32 f506 	lsrs.w	r5, r2, r6
 8000d4c:	d102      	bne.n	8000d54 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 8000d4e:	b003      	add	sp, #12
 8000d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8000d54:	f04f 0801 	mov.w	r8, #1
 8000d58:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d5c:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 8000d60:	4590      	cmp	r8, r2
 8000d62:	d17f      	bne.n	8000e64 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 8000d64:	684d      	ldr	r5, [r1, #4]
 8000d66:	2d12      	cmp	r5, #18
 8000d68:	f000 80aa 	beq.w	8000ec0 <HAL_GPIO_Init+0x18c>
 8000d6c:	f200 8083 	bhi.w	8000e76 <HAL_GPIO_Init+0x142>
 8000d70:	2d02      	cmp	r5, #2
 8000d72:	f000 80a2 	beq.w	8000eba <HAL_GPIO_Init+0x186>
 8000d76:	d877      	bhi.n	8000e68 <HAL_GPIO_Init+0x134>
 8000d78:	2d00      	cmp	r5, #0
 8000d7a:	f000 8089 	beq.w	8000e90 <HAL_GPIO_Init+0x15c>
 8000d7e:	2d01      	cmp	r5, #1
 8000d80:	f000 8099 	beq.w	8000eb6 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d84:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d88:	2aff      	cmp	r2, #255	; 0xff
 8000d8a:	bf93      	iteet	ls
 8000d8c:	4682      	movls	sl, r0
 8000d8e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000d92:	3d08      	subhi	r5, #8
 8000d94:	f8d0 b000 	ldrls.w	fp, [r0]
 8000d98:	bf92      	itee	ls
 8000d9a:	00b5      	lslls	r5, r6, #2
 8000d9c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000da0:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000da2:	fa09 f805 	lsl.w	r8, r9, r5
 8000da6:	ea2b 0808 	bic.w	r8, fp, r8
 8000daa:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000dae:	bf88      	it	hi
 8000db0:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000db4:	ea48 0505 	orr.w	r5, r8, r5
 8000db8:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dbc:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000dc0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000dc4:	d04e      	beq.n	8000e64 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000dc6:	4d45      	ldr	r5, [pc, #276]	; (8000edc <HAL_GPIO_Init+0x1a8>)
 8000dc8:	4f44      	ldr	r7, [pc, #272]	; (8000edc <HAL_GPIO_Init+0x1a8>)
 8000dca:	69ad      	ldr	r5, [r5, #24]
 8000dcc:	f026 0803 	bic.w	r8, r6, #3
 8000dd0:	f045 0501 	orr.w	r5, r5, #1
 8000dd4:	61bd      	str	r5, [r7, #24]
 8000dd6:	69bd      	ldr	r5, [r7, #24]
 8000dd8:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000ddc:	f005 0501 	and.w	r5, r5, #1
 8000de0:	9501      	str	r5, [sp, #4]
 8000de2:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000de6:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000dea:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000dec:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000df0:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000df4:	fa09 f90b 	lsl.w	r9, r9, fp
 8000df8:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000dfc:	4d38      	ldr	r5, [pc, #224]	; (8000ee0 <HAL_GPIO_Init+0x1ac>)
 8000dfe:	42a8      	cmp	r0, r5
 8000e00:	d063      	beq.n	8000eca <HAL_GPIO_Init+0x196>
 8000e02:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000e06:	42a8      	cmp	r0, r5
 8000e08:	d061      	beq.n	8000ece <HAL_GPIO_Init+0x19a>
 8000e0a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000e0e:	42a8      	cmp	r0, r5
 8000e10:	d05f      	beq.n	8000ed2 <HAL_GPIO_Init+0x19e>
 8000e12:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000e16:	42a8      	cmp	r0, r5
 8000e18:	bf0c      	ite	eq
 8000e1a:	2503      	moveq	r5, #3
 8000e1c:	2504      	movne	r5, #4
 8000e1e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000e22:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8000e26:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8000e2a:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e2c:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000e30:	bf14      	ite	ne
 8000e32:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e34:	4395      	biceq	r5, r2
 8000e36:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8000e38:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e3a:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000e3e:	bf14      	ite	ne
 8000e40:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e42:	4395      	biceq	r5, r2
 8000e44:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e46:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e48:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e4c:	bf14      	ite	ne
 8000e4e:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e50:	4395      	biceq	r5, r2
 8000e52:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e54:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e56:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e5a:	bf14      	ite	ne
 8000e5c:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e5e:	ea25 0202 	biceq.w	r2, r5, r2
 8000e62:	60da      	str	r2, [r3, #12]
	position++;
 8000e64:	3601      	adds	r6, #1
 8000e66:	e76e      	b.n	8000d46 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8000e68:	2d03      	cmp	r5, #3
 8000e6a:	d022      	beq.n	8000eb2 <HAL_GPIO_Init+0x17e>
 8000e6c:	2d11      	cmp	r5, #17
 8000e6e:	d189      	bne.n	8000d84 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e70:	68cc      	ldr	r4, [r1, #12]
 8000e72:	3404      	adds	r4, #4
          break;
 8000e74:	e786      	b.n	8000d84 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000e76:	4f1b      	ldr	r7, [pc, #108]	; (8000ee4 <HAL_GPIO_Init+0x1b0>)
 8000e78:	42bd      	cmp	r5, r7
 8000e7a:	d009      	beq.n	8000e90 <HAL_GPIO_Init+0x15c>
 8000e7c:	d812      	bhi.n	8000ea4 <HAL_GPIO_Init+0x170>
 8000e7e:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000ef0 <HAL_GPIO_Init+0x1bc>
 8000e82:	454d      	cmp	r5, r9
 8000e84:	d004      	beq.n	8000e90 <HAL_GPIO_Init+0x15c>
 8000e86:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000e8a:	454d      	cmp	r5, r9
 8000e8c:	f47f af7a 	bne.w	8000d84 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e90:	688c      	ldr	r4, [r1, #8]
 8000e92:	b1c4      	cbz	r4, 8000ec6 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e94:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8000e96:	bf0c      	ite	eq
 8000e98:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000e9c:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ea0:	2408      	movs	r4, #8
 8000ea2:	e76f      	b.n	8000d84 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000ea4:	4575      	cmp	r5, lr
 8000ea6:	d0f3      	beq.n	8000e90 <HAL_GPIO_Init+0x15c>
 8000ea8:	4565      	cmp	r5, ip
 8000eaa:	d0f1      	beq.n	8000e90 <HAL_GPIO_Init+0x15c>
 8000eac:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000ef4 <HAL_GPIO_Init+0x1c0>
 8000eb0:	e7eb      	b.n	8000e8a <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000eb2:	2400      	movs	r4, #0
 8000eb4:	e766      	b.n	8000d84 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000eb6:	68cc      	ldr	r4, [r1, #12]
          break;
 8000eb8:	e764      	b.n	8000d84 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000eba:	68cc      	ldr	r4, [r1, #12]
 8000ebc:	3408      	adds	r4, #8
          break;
 8000ebe:	e761      	b.n	8000d84 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ec0:	68cc      	ldr	r4, [r1, #12]
 8000ec2:	340c      	adds	r4, #12
          break;
 8000ec4:	e75e      	b.n	8000d84 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ec6:	2404      	movs	r4, #4
 8000ec8:	e75c      	b.n	8000d84 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000eca:	2500      	movs	r5, #0
 8000ecc:	e7a7      	b.n	8000e1e <HAL_GPIO_Init+0xea>
 8000ece:	2501      	movs	r5, #1
 8000ed0:	e7a5      	b.n	8000e1e <HAL_GPIO_Init+0xea>
 8000ed2:	2502      	movs	r5, #2
 8000ed4:	e7a3      	b.n	8000e1e <HAL_GPIO_Init+0xea>
 8000ed6:	bf00      	nop
 8000ed8:	40010400 	.word	0x40010400
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	40010800 	.word	0x40010800
 8000ee4:	10210000 	.word	0x10210000
 8000ee8:	10310000 	.word	0x10310000
 8000eec:	10320000 	.word	0x10320000
 8000ef0:	10110000 	.word	0x10110000
 8000ef4:	10220000 	.word	0x10220000

08000ef8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ef8:	b10a      	cbz	r2, 8000efe <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000efa:	6101      	str	r1, [r0, #16]
 8000efc:	4770      	bx	lr
 8000efe:	0409      	lsls	r1, r1, #16
 8000f00:	e7fb      	b.n	8000efa <HAL_GPIO_WritePin+0x2>

08000f02 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000f02:	68c3      	ldr	r3, [r0, #12]
 8000f04:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f06:	bf14      	ite	ne
 8000f08:	6141      	strne	r1, [r0, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f0a:	6101      	streq	r1, [r0, #16]
 8000f0c:	4770      	bx	lr

08000f0e <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f0e:	4770      	bx	lr

08000f10 <HAL_GPIO_EXTI_IRQHandler>:
{
 8000f10:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000f12:	4b04      	ldr	r3, [pc, #16]	; (8000f24 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000f14:	6959      	ldr	r1, [r3, #20]
 8000f16:	4201      	tst	r1, r0
 8000f18:	d002      	beq.n	8000f20 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000f1a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000f1c:	f7ff fff7 	bl	8000f0e <HAL_GPIO_EXTI_Callback>
 8000f20:	bd08      	pop	{r3, pc}
 8000f22:	bf00      	nop
 8000f24:	40010400 	.word	0x40010400

08000f28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f28:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f2c:	4605      	mov	r5, r0
 8000f2e:	b908      	cbnz	r0, 8000f34 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8000f30:	2001      	movs	r0, #1
 8000f32:	e03c      	b.n	8000fae <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f34:	6803      	ldr	r3, [r0, #0]
 8000f36:	07db      	lsls	r3, r3, #31
 8000f38:	d410      	bmi.n	8000f5c <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f3a:	682b      	ldr	r3, [r5, #0]
 8000f3c:	079f      	lsls	r7, r3, #30
 8000f3e:	d45d      	bmi.n	8000ffc <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f40:	682b      	ldr	r3, [r5, #0]
 8000f42:	0719      	lsls	r1, r3, #28
 8000f44:	f100 8094 	bmi.w	8001070 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f48:	682b      	ldr	r3, [r5, #0]
 8000f4a:	075a      	lsls	r2, r3, #29
 8000f4c:	f100 80be 	bmi.w	80010cc <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f50:	69e8      	ldr	r0, [r5, #28]
 8000f52:	2800      	cmp	r0, #0
 8000f54:	f040 812c 	bne.w	80011b0 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8000f58:	2000      	movs	r0, #0
 8000f5a:	e028      	b.n	8000fae <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f5c:	4c8f      	ldr	r4, [pc, #572]	; (800119c <HAL_RCC_OscConfig+0x274>)
 8000f5e:	6863      	ldr	r3, [r4, #4]
 8000f60:	f003 030c 	and.w	r3, r3, #12
 8000f64:	2b04      	cmp	r3, #4
 8000f66:	d007      	beq.n	8000f78 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f68:	6863      	ldr	r3, [r4, #4]
 8000f6a:	f003 030c 	and.w	r3, r3, #12
 8000f6e:	2b08      	cmp	r3, #8
 8000f70:	d109      	bne.n	8000f86 <HAL_RCC_OscConfig+0x5e>
 8000f72:	6863      	ldr	r3, [r4, #4]
 8000f74:	03de      	lsls	r6, r3, #15
 8000f76:	d506      	bpl.n	8000f86 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f78:	6823      	ldr	r3, [r4, #0]
 8000f7a:	039c      	lsls	r4, r3, #14
 8000f7c:	d5dd      	bpl.n	8000f3a <HAL_RCC_OscConfig+0x12>
 8000f7e:	686b      	ldr	r3, [r5, #4]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d1da      	bne.n	8000f3a <HAL_RCC_OscConfig+0x12>
 8000f84:	e7d4      	b.n	8000f30 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f86:	686b      	ldr	r3, [r5, #4]
 8000f88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f8c:	d112      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x8c>
 8000f8e:	6823      	ldr	r3, [r4, #0]
 8000f90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f94:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000f96:	f7ff fd51 	bl	8000a3c <HAL_GetTick>
 8000f9a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f9c:	6823      	ldr	r3, [r4, #0]
 8000f9e:	0398      	lsls	r0, r3, #14
 8000fa0:	d4cb      	bmi.n	8000f3a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fa2:	f7ff fd4b 	bl	8000a3c <HAL_GetTick>
 8000fa6:	1b80      	subs	r0, r0, r6
 8000fa8:	2864      	cmp	r0, #100	; 0x64
 8000faa:	d9f7      	bls.n	8000f9c <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000fac:	2003      	movs	r0, #3
}
 8000fae:	b002      	add	sp, #8
 8000fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fb4:	b99b      	cbnz	r3, 8000fde <HAL_RCC_OscConfig+0xb6>
 8000fb6:	6823      	ldr	r3, [r4, #0]
 8000fb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fbc:	6023      	str	r3, [r4, #0]
 8000fbe:	6823      	ldr	r3, [r4, #0]
 8000fc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fc4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000fc6:	f7ff fd39 	bl	8000a3c <HAL_GetTick>
 8000fca:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fcc:	6823      	ldr	r3, [r4, #0]
 8000fce:	0399      	lsls	r1, r3, #14
 8000fd0:	d5b3      	bpl.n	8000f3a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fd2:	f7ff fd33 	bl	8000a3c <HAL_GetTick>
 8000fd6:	1b80      	subs	r0, r0, r6
 8000fd8:	2864      	cmp	r0, #100	; 0x64
 8000fda:	d9f7      	bls.n	8000fcc <HAL_RCC_OscConfig+0xa4>
 8000fdc:	e7e6      	b.n	8000fac <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fde:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000fe2:	6823      	ldr	r3, [r4, #0]
 8000fe4:	d103      	bne.n	8000fee <HAL_RCC_OscConfig+0xc6>
 8000fe6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fea:	6023      	str	r3, [r4, #0]
 8000fec:	e7cf      	b.n	8000f8e <HAL_RCC_OscConfig+0x66>
 8000fee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ff2:	6023      	str	r3, [r4, #0]
 8000ff4:	6823      	ldr	r3, [r4, #0]
 8000ff6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ffa:	e7cb      	b.n	8000f94 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ffc:	4c67      	ldr	r4, [pc, #412]	; (800119c <HAL_RCC_OscConfig+0x274>)
 8000ffe:	6863      	ldr	r3, [r4, #4]
 8001000:	f013 0f0c 	tst.w	r3, #12
 8001004:	d007      	beq.n	8001016 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001006:	6863      	ldr	r3, [r4, #4]
 8001008:	f003 030c 	and.w	r3, r3, #12
 800100c:	2b08      	cmp	r3, #8
 800100e:	d110      	bne.n	8001032 <HAL_RCC_OscConfig+0x10a>
 8001010:	6863      	ldr	r3, [r4, #4]
 8001012:	03da      	lsls	r2, r3, #15
 8001014:	d40d      	bmi.n	8001032 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001016:	6823      	ldr	r3, [r4, #0]
 8001018:	079b      	lsls	r3, r3, #30
 800101a:	d502      	bpl.n	8001022 <HAL_RCC_OscConfig+0xfa>
 800101c:	692b      	ldr	r3, [r5, #16]
 800101e:	2b01      	cmp	r3, #1
 8001020:	d186      	bne.n	8000f30 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001022:	6823      	ldr	r3, [r4, #0]
 8001024:	696a      	ldr	r2, [r5, #20]
 8001026:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800102a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800102e:	6023      	str	r3, [r4, #0]
 8001030:	e786      	b.n	8000f40 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001032:	692a      	ldr	r2, [r5, #16]
 8001034:	4b5a      	ldr	r3, [pc, #360]	; (80011a0 <HAL_RCC_OscConfig+0x278>)
 8001036:	b16a      	cbz	r2, 8001054 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8001038:	2201      	movs	r2, #1
 800103a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800103c:	f7ff fcfe 	bl	8000a3c <HAL_GetTick>
 8001040:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001042:	6823      	ldr	r3, [r4, #0]
 8001044:	079f      	lsls	r7, r3, #30
 8001046:	d4ec      	bmi.n	8001022 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001048:	f7ff fcf8 	bl	8000a3c <HAL_GetTick>
 800104c:	1b80      	subs	r0, r0, r6
 800104e:	2802      	cmp	r0, #2
 8001050:	d9f7      	bls.n	8001042 <HAL_RCC_OscConfig+0x11a>
 8001052:	e7ab      	b.n	8000fac <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001054:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001056:	f7ff fcf1 	bl	8000a3c <HAL_GetTick>
 800105a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800105c:	6823      	ldr	r3, [r4, #0]
 800105e:	0798      	lsls	r0, r3, #30
 8001060:	f57f af6e 	bpl.w	8000f40 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001064:	f7ff fcea 	bl	8000a3c <HAL_GetTick>
 8001068:	1b80      	subs	r0, r0, r6
 800106a:	2802      	cmp	r0, #2
 800106c:	d9f6      	bls.n	800105c <HAL_RCC_OscConfig+0x134>
 800106e:	e79d      	b.n	8000fac <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001070:	69aa      	ldr	r2, [r5, #24]
 8001072:	4c4a      	ldr	r4, [pc, #296]	; (800119c <HAL_RCC_OscConfig+0x274>)
 8001074:	4b4b      	ldr	r3, [pc, #300]	; (80011a4 <HAL_RCC_OscConfig+0x27c>)
 8001076:	b1da      	cbz	r2, 80010b0 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8001078:	2201      	movs	r2, #1
 800107a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800107c:	f7ff fcde 	bl	8000a3c <HAL_GetTick>
 8001080:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001082:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001084:	079b      	lsls	r3, r3, #30
 8001086:	d50d      	bpl.n	80010a4 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001088:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800108c:	4b46      	ldr	r3, [pc, #280]	; (80011a8 <HAL_RCC_OscConfig+0x280>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	fbb3 f3f2 	udiv	r3, r3, r2
 8001094:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001096:	bf00      	nop
  }
  while (Delay --);
 8001098:	9b01      	ldr	r3, [sp, #4]
 800109a:	1e5a      	subs	r2, r3, #1
 800109c:	9201      	str	r2, [sp, #4]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d1f9      	bne.n	8001096 <HAL_RCC_OscConfig+0x16e>
 80010a2:	e751      	b.n	8000f48 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010a4:	f7ff fcca 	bl	8000a3c <HAL_GetTick>
 80010a8:	1b80      	subs	r0, r0, r6
 80010aa:	2802      	cmp	r0, #2
 80010ac:	d9e9      	bls.n	8001082 <HAL_RCC_OscConfig+0x15a>
 80010ae:	e77d      	b.n	8000fac <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80010b0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80010b2:	f7ff fcc3 	bl	8000a3c <HAL_GetTick>
 80010b6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80010ba:	079f      	lsls	r7, r3, #30
 80010bc:	f57f af44 	bpl.w	8000f48 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010c0:	f7ff fcbc 	bl	8000a3c <HAL_GetTick>
 80010c4:	1b80      	subs	r0, r0, r6
 80010c6:	2802      	cmp	r0, #2
 80010c8:	d9f6      	bls.n	80010b8 <HAL_RCC_OscConfig+0x190>
 80010ca:	e76f      	b.n	8000fac <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010cc:	4c33      	ldr	r4, [pc, #204]	; (800119c <HAL_RCC_OscConfig+0x274>)
 80010ce:	69e3      	ldr	r3, [r4, #28]
 80010d0:	00d8      	lsls	r0, r3, #3
 80010d2:	d424      	bmi.n	800111e <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 80010d4:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80010d6:	69e3      	ldr	r3, [r4, #28]
 80010d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010dc:	61e3      	str	r3, [r4, #28]
 80010de:	69e3      	ldr	r3, [r4, #28]
 80010e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010e8:	4e30      	ldr	r6, [pc, #192]	; (80011ac <HAL_RCC_OscConfig+0x284>)
 80010ea:	6833      	ldr	r3, [r6, #0]
 80010ec:	05d9      	lsls	r1, r3, #23
 80010ee:	d518      	bpl.n	8001122 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010f0:	68eb      	ldr	r3, [r5, #12]
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d126      	bne.n	8001144 <HAL_RCC_OscConfig+0x21c>
 80010f6:	6a23      	ldr	r3, [r4, #32]
 80010f8:	f043 0301 	orr.w	r3, r3, #1
 80010fc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80010fe:	f7ff fc9d 	bl	8000a3c <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001102:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001106:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001108:	6a23      	ldr	r3, [r4, #32]
 800110a:	079b      	lsls	r3, r3, #30
 800110c:	d53f      	bpl.n	800118e <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800110e:	2f00      	cmp	r7, #0
 8001110:	f43f af1e 	beq.w	8000f50 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001114:	69e3      	ldr	r3, [r4, #28]
 8001116:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800111a:	61e3      	str	r3, [r4, #28]
 800111c:	e718      	b.n	8000f50 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800111e:	2700      	movs	r7, #0
 8001120:	e7e2      	b.n	80010e8 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001122:	6833      	ldr	r3, [r6, #0]
 8001124:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001128:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800112a:	f7ff fc87 	bl	8000a3c <HAL_GetTick>
 800112e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001130:	6833      	ldr	r3, [r6, #0]
 8001132:	05da      	lsls	r2, r3, #23
 8001134:	d4dc      	bmi.n	80010f0 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001136:	f7ff fc81 	bl	8000a3c <HAL_GetTick>
 800113a:	eba0 0008 	sub.w	r0, r0, r8
 800113e:	2864      	cmp	r0, #100	; 0x64
 8001140:	d9f6      	bls.n	8001130 <HAL_RCC_OscConfig+0x208>
 8001142:	e733      	b.n	8000fac <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001144:	b9ab      	cbnz	r3, 8001172 <HAL_RCC_OscConfig+0x24a>
 8001146:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001148:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800114c:	f023 0301 	bic.w	r3, r3, #1
 8001150:	6223      	str	r3, [r4, #32]
 8001152:	6a23      	ldr	r3, [r4, #32]
 8001154:	f023 0304 	bic.w	r3, r3, #4
 8001158:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800115a:	f7ff fc6f 	bl	8000a3c <HAL_GetTick>
 800115e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001160:	6a23      	ldr	r3, [r4, #32]
 8001162:	0798      	lsls	r0, r3, #30
 8001164:	d5d3      	bpl.n	800110e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001166:	f7ff fc69 	bl	8000a3c <HAL_GetTick>
 800116a:	1b80      	subs	r0, r0, r6
 800116c:	4540      	cmp	r0, r8
 800116e:	d9f7      	bls.n	8001160 <HAL_RCC_OscConfig+0x238>
 8001170:	e71c      	b.n	8000fac <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001172:	2b05      	cmp	r3, #5
 8001174:	6a23      	ldr	r3, [r4, #32]
 8001176:	d103      	bne.n	8001180 <HAL_RCC_OscConfig+0x258>
 8001178:	f043 0304 	orr.w	r3, r3, #4
 800117c:	6223      	str	r3, [r4, #32]
 800117e:	e7ba      	b.n	80010f6 <HAL_RCC_OscConfig+0x1ce>
 8001180:	f023 0301 	bic.w	r3, r3, #1
 8001184:	6223      	str	r3, [r4, #32]
 8001186:	6a23      	ldr	r3, [r4, #32]
 8001188:	f023 0304 	bic.w	r3, r3, #4
 800118c:	e7b6      	b.n	80010fc <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800118e:	f7ff fc55 	bl	8000a3c <HAL_GetTick>
 8001192:	eba0 0008 	sub.w	r0, r0, r8
 8001196:	42b0      	cmp	r0, r6
 8001198:	d9b6      	bls.n	8001108 <HAL_RCC_OscConfig+0x1e0>
 800119a:	e707      	b.n	8000fac <HAL_RCC_OscConfig+0x84>
 800119c:	40021000 	.word	0x40021000
 80011a0:	42420000 	.word	0x42420000
 80011a4:	42420480 	.word	0x42420480
 80011a8:	20000000 	.word	0x20000000
 80011ac:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011b0:	4b2a      	ldr	r3, [pc, #168]	; (800125c <HAL_RCC_OscConfig+0x334>)
 80011b2:	685a      	ldr	r2, [r3, #4]
 80011b4:	461c      	mov	r4, r3
 80011b6:	f002 020c 	and.w	r2, r2, #12
 80011ba:	2a08      	cmp	r2, #8
 80011bc:	d03d      	beq.n	800123a <HAL_RCC_OscConfig+0x312>
 80011be:	2300      	movs	r3, #0
 80011c0:	4e27      	ldr	r6, [pc, #156]	; (8001260 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011c2:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80011c4:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011c6:	d12b      	bne.n	8001220 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80011c8:	f7ff fc38 	bl	8000a3c <HAL_GetTick>
 80011cc:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011ce:	6823      	ldr	r3, [r4, #0]
 80011d0:	0199      	lsls	r1, r3, #6
 80011d2:	d41f      	bmi.n	8001214 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011d4:	6a2b      	ldr	r3, [r5, #32]
 80011d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011da:	d105      	bne.n	80011e8 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011dc:	6862      	ldr	r2, [r4, #4]
 80011de:	68a9      	ldr	r1, [r5, #8]
 80011e0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80011e4:	430a      	orrs	r2, r1
 80011e6:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011e8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80011ea:	6862      	ldr	r2, [r4, #4]
 80011ec:	430b      	orrs	r3, r1
 80011ee:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80011f2:	4313      	orrs	r3, r2
 80011f4:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80011f6:	2301      	movs	r3, #1
 80011f8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80011fa:	f7ff fc1f 	bl	8000a3c <HAL_GetTick>
 80011fe:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001200:	6823      	ldr	r3, [r4, #0]
 8001202:	019a      	lsls	r2, r3, #6
 8001204:	f53f aea8 	bmi.w	8000f58 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001208:	f7ff fc18 	bl	8000a3c <HAL_GetTick>
 800120c:	1b40      	subs	r0, r0, r5
 800120e:	2802      	cmp	r0, #2
 8001210:	d9f6      	bls.n	8001200 <HAL_RCC_OscConfig+0x2d8>
 8001212:	e6cb      	b.n	8000fac <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001214:	f7ff fc12 	bl	8000a3c <HAL_GetTick>
 8001218:	1bc0      	subs	r0, r0, r7
 800121a:	2802      	cmp	r0, #2
 800121c:	d9d7      	bls.n	80011ce <HAL_RCC_OscConfig+0x2a6>
 800121e:	e6c5      	b.n	8000fac <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001220:	f7ff fc0c 	bl	8000a3c <HAL_GetTick>
 8001224:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001226:	6823      	ldr	r3, [r4, #0]
 8001228:	019b      	lsls	r3, r3, #6
 800122a:	f57f ae95 	bpl.w	8000f58 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800122e:	f7ff fc05 	bl	8000a3c <HAL_GetTick>
 8001232:	1b40      	subs	r0, r0, r5
 8001234:	2802      	cmp	r0, #2
 8001236:	d9f6      	bls.n	8001226 <HAL_RCC_OscConfig+0x2fe>
 8001238:	e6b8      	b.n	8000fac <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800123a:	2801      	cmp	r0, #1
 800123c:	f43f aeb7 	beq.w	8000fae <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8001240:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001242:	6a2b      	ldr	r3, [r5, #32]
 8001244:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8001248:	429a      	cmp	r2, r3
 800124a:	f47f ae71 	bne.w	8000f30 <HAL_RCC_OscConfig+0x8>
 800124e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001250:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8001254:	1ac0      	subs	r0, r0, r3
 8001256:	bf18      	it	ne
 8001258:	2001      	movne	r0, #1
 800125a:	e6a8      	b.n	8000fae <HAL_RCC_OscConfig+0x86>
 800125c:	40021000 	.word	0x40021000
 8001260:	42420060 	.word	0x42420060

08001264 <HAL_RCC_GetSysClockFreq>:
{
 8001264:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001266:	4b19      	ldr	r3, [pc, #100]	; (80012cc <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001268:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800126a:	ac02      	add	r4, sp, #8
 800126c:	f103 0510 	add.w	r5, r3, #16
 8001270:	4622      	mov	r2, r4
 8001272:	6818      	ldr	r0, [r3, #0]
 8001274:	6859      	ldr	r1, [r3, #4]
 8001276:	3308      	adds	r3, #8
 8001278:	c203      	stmia	r2!, {r0, r1}
 800127a:	42ab      	cmp	r3, r5
 800127c:	4614      	mov	r4, r2
 800127e:	d1f7      	bne.n	8001270 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001280:	2301      	movs	r3, #1
 8001282:	f88d 3004 	strb.w	r3, [sp, #4]
 8001286:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001288:	4911      	ldr	r1, [pc, #68]	; (80012d0 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800128a:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800128e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001290:	f003 020c 	and.w	r2, r3, #12
 8001294:	2a08      	cmp	r2, #8
 8001296:	d117      	bne.n	80012c8 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001298:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800129c:	a806      	add	r0, sp, #24
 800129e:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012a0:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012a2:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012a6:	d50c      	bpl.n	80012c2 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012a8:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012aa:	480a      	ldr	r0, [pc, #40]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012ac:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012b0:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012b2:	aa06      	add	r2, sp, #24
 80012b4:	4413      	add	r3, r2
 80012b6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012ba:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80012be:	b007      	add	sp, #28
 80012c0:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80012c2:	4805      	ldr	r0, [pc, #20]	; (80012d8 <HAL_RCC_GetSysClockFreq+0x74>)
 80012c4:	4350      	muls	r0, r2
 80012c6:	e7fa      	b.n	80012be <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80012c8:	4802      	ldr	r0, [pc, #8]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80012ca:	e7f8      	b.n	80012be <HAL_RCC_GetSysClockFreq+0x5a>
 80012cc:	08001d18 	.word	0x08001d18
 80012d0:	40021000 	.word	0x40021000
 80012d4:	007a1200 	.word	0x007a1200
 80012d8:	003d0900 	.word	0x003d0900

080012dc <HAL_RCC_ClockConfig>:
{
 80012dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012e0:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80012e2:	4604      	mov	r4, r0
 80012e4:	b910      	cbnz	r0, 80012ec <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80012e6:	2001      	movs	r0, #1
 80012e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012ec:	4a45      	ldr	r2, [pc, #276]	; (8001404 <HAL_RCC_ClockConfig+0x128>)
 80012ee:	6813      	ldr	r3, [r2, #0]
 80012f0:	f003 0307 	and.w	r3, r3, #7
 80012f4:	428b      	cmp	r3, r1
 80012f6:	d329      	bcc.n	800134c <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012f8:	6821      	ldr	r1, [r4, #0]
 80012fa:	078e      	lsls	r6, r1, #30
 80012fc:	d431      	bmi.n	8001362 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012fe:	07ca      	lsls	r2, r1, #31
 8001300:	d444      	bmi.n	800138c <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001302:	4a40      	ldr	r2, [pc, #256]	; (8001404 <HAL_RCC_ClockConfig+0x128>)
 8001304:	6813      	ldr	r3, [r2, #0]
 8001306:	f003 0307 	and.w	r3, r3, #7
 800130a:	429d      	cmp	r5, r3
 800130c:	d367      	bcc.n	80013de <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800130e:	6822      	ldr	r2, [r4, #0]
 8001310:	4d3d      	ldr	r5, [pc, #244]	; (8001408 <HAL_RCC_ClockConfig+0x12c>)
 8001312:	f012 0f04 	tst.w	r2, #4
 8001316:	d16e      	bne.n	80013f6 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001318:	0713      	lsls	r3, r2, #28
 800131a:	d506      	bpl.n	800132a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800131c:	686b      	ldr	r3, [r5, #4]
 800131e:	6922      	ldr	r2, [r4, #16]
 8001320:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001324:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001328:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800132a:	f7ff ff9b 	bl	8001264 <HAL_RCC_GetSysClockFreq>
 800132e:	686b      	ldr	r3, [r5, #4]
 8001330:	4a36      	ldr	r2, [pc, #216]	; (800140c <HAL_RCC_ClockConfig+0x130>)
 8001332:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001336:	5cd3      	ldrb	r3, [r2, r3]
 8001338:	40d8      	lsrs	r0, r3
 800133a:	4b35      	ldr	r3, [pc, #212]	; (8001410 <HAL_RCC_ClockConfig+0x134>)
 800133c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800133e:	4b35      	ldr	r3, [pc, #212]	; (8001414 <HAL_RCC_ClockConfig+0x138>)
 8001340:	6818      	ldr	r0, [r3, #0]
 8001342:	f7ff fb39 	bl	80009b8 <HAL_InitTick>
  return HAL_OK;
 8001346:	2000      	movs	r0, #0
 8001348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800134c:	6813      	ldr	r3, [r2, #0]
 800134e:	f023 0307 	bic.w	r3, r3, #7
 8001352:	430b      	orrs	r3, r1
 8001354:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001356:	6813      	ldr	r3, [r2, #0]
 8001358:	f003 0307 	and.w	r3, r3, #7
 800135c:	4299      	cmp	r1, r3
 800135e:	d1c2      	bne.n	80012e6 <HAL_RCC_ClockConfig+0xa>
 8001360:	e7ca      	b.n	80012f8 <HAL_RCC_ClockConfig+0x1c>
 8001362:	4b29      	ldr	r3, [pc, #164]	; (8001408 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001364:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001368:	bf1e      	ittt	ne
 800136a:	685a      	ldrne	r2, [r3, #4]
 800136c:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001370:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001372:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001374:	bf42      	ittt	mi
 8001376:	685a      	ldrmi	r2, [r3, #4]
 8001378:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 800137c:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800137e:	685a      	ldr	r2, [r3, #4]
 8001380:	68a0      	ldr	r0, [r4, #8]
 8001382:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001386:	4302      	orrs	r2, r0
 8001388:	605a      	str	r2, [r3, #4]
 800138a:	e7b8      	b.n	80012fe <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800138c:	6862      	ldr	r2, [r4, #4]
 800138e:	4e1e      	ldr	r6, [pc, #120]	; (8001408 <HAL_RCC_ClockConfig+0x12c>)
 8001390:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001392:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001394:	d11b      	bne.n	80013ce <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001396:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800139a:	d0a4      	beq.n	80012e6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800139c:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800139e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013a2:	f023 0303 	bic.w	r3, r3, #3
 80013a6:	4313      	orrs	r3, r2
 80013a8:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80013aa:	f7ff fb47 	bl	8000a3c <HAL_GetTick>
 80013ae:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013b0:	6873      	ldr	r3, [r6, #4]
 80013b2:	6862      	ldr	r2, [r4, #4]
 80013b4:	f003 030c 	and.w	r3, r3, #12
 80013b8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80013bc:	d0a1      	beq.n	8001302 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013be:	f7ff fb3d 	bl	8000a3c <HAL_GetTick>
 80013c2:	1bc0      	subs	r0, r0, r7
 80013c4:	4540      	cmp	r0, r8
 80013c6:	d9f3      	bls.n	80013b0 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 80013c8:	2003      	movs	r0, #3
}
 80013ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013ce:	2a02      	cmp	r2, #2
 80013d0:	d102      	bne.n	80013d8 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013d2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80013d6:	e7e0      	b.n	800139a <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d8:	f013 0f02 	tst.w	r3, #2
 80013dc:	e7dd      	b.n	800139a <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013de:	6813      	ldr	r3, [r2, #0]
 80013e0:	f023 0307 	bic.w	r3, r3, #7
 80013e4:	432b      	orrs	r3, r5
 80013e6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013e8:	6813      	ldr	r3, [r2, #0]
 80013ea:	f003 0307 	and.w	r3, r3, #7
 80013ee:	429d      	cmp	r5, r3
 80013f0:	f47f af79 	bne.w	80012e6 <HAL_RCC_ClockConfig+0xa>
 80013f4:	e78b      	b.n	800130e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013f6:	686b      	ldr	r3, [r5, #4]
 80013f8:	68e1      	ldr	r1, [r4, #12]
 80013fa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013fe:	430b      	orrs	r3, r1
 8001400:	606b      	str	r3, [r5, #4]
 8001402:	e789      	b.n	8001318 <HAL_RCC_ClockConfig+0x3c>
 8001404:	40022000 	.word	0x40022000
 8001408:	40021000 	.word	0x40021000
 800140c:	08001d28 	.word	0x08001d28
 8001410:	20000000 	.word	0x20000000
 8001414:	20000008 	.word	0x20000008

08001418 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001418:	4b04      	ldr	r3, [pc, #16]	; (800142c <HAL_RCC_GetPCLK1Freq+0x14>)
 800141a:	4a05      	ldr	r2, [pc, #20]	; (8001430 <HAL_RCC_GetPCLK1Freq+0x18>)
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001422:	5cd3      	ldrb	r3, [r2, r3]
 8001424:	4a03      	ldr	r2, [pc, #12]	; (8001434 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001426:	6810      	ldr	r0, [r2, #0]
}
 8001428:	40d8      	lsrs	r0, r3
 800142a:	4770      	bx	lr
 800142c:	40021000 	.word	0x40021000
 8001430:	08001d38 	.word	0x08001d38
 8001434:	20000000 	.word	0x20000000

08001438 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001438:	4b04      	ldr	r3, [pc, #16]	; (800144c <HAL_RCC_GetPCLK2Freq+0x14>)
 800143a:	4a05      	ldr	r2, [pc, #20]	; (8001450 <HAL_RCC_GetPCLK2Freq+0x18>)
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001442:	5cd3      	ldrb	r3, [r2, r3]
 8001444:	4a03      	ldr	r2, [pc, #12]	; (8001454 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001446:	6810      	ldr	r0, [r2, #0]
}
 8001448:	40d8      	lsrs	r0, r3
 800144a:	4770      	bx	lr
 800144c:	40021000 	.word	0x40021000
 8001450:	08001d38 	.word	0x08001d38
 8001454:	20000000 	.word	0x20000000

08001458 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001458:	6a03      	ldr	r3, [r0, #32]
{
 800145a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800145c:	f023 0301 	bic.w	r3, r3, #1
 8001460:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001462:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001464:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001466:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001468:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800146a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800146e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001470:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001472:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001476:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001478:	4d0a      	ldr	r5, [pc, #40]	; (80014a4 <TIM_OC1_SetConfig+0x4c>)
 800147a:	42a8      	cmp	r0, r5
 800147c:	d10b      	bne.n	8001496 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800147e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001480:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001484:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001486:	698e      	ldr	r6, [r1, #24]
 8001488:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800148a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800148e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001490:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001494:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001496:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001498:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800149a:	684a      	ldr	r2, [r1, #4]
 800149c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800149e:	6203      	str	r3, [r0, #32]
 80014a0:	bd70      	pop	{r4, r5, r6, pc}
 80014a2:	bf00      	nop
 80014a4:	40012c00 	.word	0x40012c00

080014a8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80014a8:	6a03      	ldr	r3, [r0, #32]
{
 80014aa:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80014ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014b0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80014b2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80014b4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80014b6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80014b8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80014ba:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80014be:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80014c0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80014c2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80014c6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80014ca:	4d0b      	ldr	r5, [pc, #44]	; (80014f8 <TIM_OC3_SetConfig+0x50>)
 80014cc:	42a8      	cmp	r0, r5
 80014ce:	d10d      	bne.n	80014ec <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80014d0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80014d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80014d6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80014da:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80014dc:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80014de:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80014e2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80014e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80014e8:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80014ec:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80014ee:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80014f0:	684a      	ldr	r2, [r1, #4]
 80014f2:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80014f4:	6203      	str	r3, [r0, #32]
 80014f6:	bd70      	pop	{r4, r5, r6, pc}
 80014f8:	40012c00 	.word	0x40012c00

080014fc <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80014fc:	6a03      	ldr	r3, [r0, #32]
{
 80014fe:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001500:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001504:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001506:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001508:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800150a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800150c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800150e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001512:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001516:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001518:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800151c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001520:	4d06      	ldr	r5, [pc, #24]	; (800153c <TIM_OC4_SetConfig+0x40>)
 8001522:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001524:	bf02      	ittt	eq
 8001526:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001528:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800152c:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001530:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001532:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001534:	684a      	ldr	r2, [r1, #4]
 8001536:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001538:	6203      	str	r3, [r0, #32]
 800153a:	bd30      	pop	{r4, r5, pc}
 800153c:	40012c00 	.word	0x40012c00

08001540 <HAL_TIM_PWM_MspInit>:
 8001540:	4770      	bx	lr
	...

08001544 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001544:	4a1a      	ldr	r2, [pc, #104]	; (80015b0 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001546:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001548:	4290      	cmp	r0, r2
 800154a:	d00a      	beq.n	8001562 <TIM_Base_SetConfig+0x1e>
 800154c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001550:	d007      	beq.n	8001562 <TIM_Base_SetConfig+0x1e>
 8001552:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001556:	4290      	cmp	r0, r2
 8001558:	d003      	beq.n	8001562 <TIM_Base_SetConfig+0x1e>
 800155a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800155e:	4290      	cmp	r0, r2
 8001560:	d115      	bne.n	800158e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001562:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001564:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001568:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800156a:	4a11      	ldr	r2, [pc, #68]	; (80015b0 <TIM_Base_SetConfig+0x6c>)
 800156c:	4290      	cmp	r0, r2
 800156e:	d00a      	beq.n	8001586 <TIM_Base_SetConfig+0x42>
 8001570:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001574:	d007      	beq.n	8001586 <TIM_Base_SetConfig+0x42>
 8001576:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800157a:	4290      	cmp	r0, r2
 800157c:	d003      	beq.n	8001586 <TIM_Base_SetConfig+0x42>
 800157e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001582:	4290      	cmp	r0, r2
 8001584:	d103      	bne.n	800158e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001586:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001588:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800158c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800158e:	694a      	ldr	r2, [r1, #20]
 8001590:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001594:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001596:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001598:	688b      	ldr	r3, [r1, #8]
 800159a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800159c:	680b      	ldr	r3, [r1, #0]
 800159e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80015a0:	4b03      	ldr	r3, [pc, #12]	; (80015b0 <TIM_Base_SetConfig+0x6c>)
 80015a2:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80015a4:	bf04      	itt	eq
 80015a6:	690b      	ldreq	r3, [r1, #16]
 80015a8:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80015aa:	2301      	movs	r3, #1
 80015ac:	6143      	str	r3, [r0, #20]
 80015ae:	4770      	bx	lr
 80015b0:	40012c00 	.word	0x40012c00

080015b4 <HAL_TIM_Base_Init>:
{
 80015b4:	b510      	push	{r4, lr}
  if (htim == NULL)
 80015b6:	4604      	mov	r4, r0
 80015b8:	b1a0      	cbz	r0, 80015e4 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80015ba:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80015be:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80015c2:	b91b      	cbnz	r3, 80015cc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80015c4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80015c8:	f7ff f810 	bl	80005ec <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80015cc:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80015ce:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80015d0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80015d4:	1d21      	adds	r1, r4, #4
 80015d6:	f7ff ffb5 	bl	8001544 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80015da:	2301      	movs	r3, #1
  return HAL_OK;
 80015dc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80015de:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80015e2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80015e4:	2001      	movs	r0, #1
}
 80015e6:	bd10      	pop	{r4, pc}

080015e8 <HAL_TIM_PWM_Init>:
{
 80015e8:	b510      	push	{r4, lr}
  if (htim == NULL)
 80015ea:	4604      	mov	r4, r0
 80015ec:	b1a0      	cbz	r0, 8001618 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80015ee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80015f2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80015f6:	b91b      	cbnz	r3, 8001600 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80015f8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80015fc:	f7ff ffa0 	bl	8001540 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001600:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001602:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001604:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001608:	1d21      	adds	r1, r4, #4
 800160a:	f7ff ff9b 	bl	8001544 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800160e:	2301      	movs	r3, #1
  return HAL_OK;
 8001610:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001612:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001616:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001618:	2001      	movs	r0, #1
}
 800161a:	bd10      	pop	{r4, pc}

0800161c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800161c:	6a03      	ldr	r3, [r0, #32]
{
 800161e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001620:	f023 0310 	bic.w	r3, r3, #16
 8001624:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001626:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001628:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800162a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800162c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800162e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001632:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001636:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001638:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800163c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001640:	4d0b      	ldr	r5, [pc, #44]	; (8001670 <TIM_OC2_SetConfig+0x54>)
 8001642:	42a8      	cmp	r0, r5
 8001644:	d10d      	bne.n	8001662 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001646:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001648:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800164c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001650:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001652:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001654:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001658:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800165a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800165e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001662:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001664:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001666:	684a      	ldr	r2, [r1, #4]
 8001668:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800166a:	6203      	str	r3, [r0, #32]
 800166c:	bd70      	pop	{r4, r5, r6, pc}
 800166e:	bf00      	nop
 8001670:	40012c00 	.word	0x40012c00

08001674 <HAL_TIM_PWM_ConfigChannel>:
{
 8001674:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001676:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800167a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800167c:	2b01      	cmp	r3, #1
 800167e:	f04f 0002 	mov.w	r0, #2
 8001682:	d025      	beq.n	80016d0 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001684:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001686:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 800168a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 800168e:	2a0c      	cmp	r2, #12
 8001690:	d818      	bhi.n	80016c4 <HAL_TIM_PWM_ConfigChannel+0x50>
 8001692:	e8df f002 	tbb	[pc, r2]
 8001696:	1707      	.short	0x1707
 8001698:	171e1717 	.word	0x171e1717
 800169c:	172f1717 	.word	0x172f1717
 80016a0:	1717      	.short	0x1717
 80016a2:	40          	.byte	0x40
 80016a3:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80016a4:	6820      	ldr	r0, [r4, #0]
 80016a6:	f7ff fed7 	bl	8001458 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80016aa:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80016ac:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80016ae:	699a      	ldr	r2, [r3, #24]
 80016b0:	f042 0208 	orr.w	r2, r2, #8
 80016b4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80016b6:	699a      	ldr	r2, [r3, #24]
 80016b8:	f022 0204 	bic.w	r2, r2, #4
 80016bc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80016be:	699a      	ldr	r2, [r3, #24]
 80016c0:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80016c2:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80016c4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80016c6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80016c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80016cc:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80016d0:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80016d2:	6820      	ldr	r0, [r4, #0]
 80016d4:	f7ff ffa2 	bl	800161c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80016d8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80016da:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80016dc:	699a      	ldr	r2, [r3, #24]
 80016de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80016e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80016e4:	699a      	ldr	r2, [r3, #24]
 80016e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80016ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80016ec:	699a      	ldr	r2, [r3, #24]
 80016ee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80016f2:	e7e6      	b.n	80016c2 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80016f4:	6820      	ldr	r0, [r4, #0]
 80016f6:	f7ff fed7 	bl	80014a8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80016fa:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80016fc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80016fe:	69da      	ldr	r2, [r3, #28]
 8001700:	f042 0208 	orr.w	r2, r2, #8
 8001704:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001706:	69da      	ldr	r2, [r3, #28]
 8001708:	f022 0204 	bic.w	r2, r2, #4
 800170c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800170e:	69da      	ldr	r2, [r3, #28]
 8001710:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001712:	61da      	str	r2, [r3, #28]
      break;
 8001714:	e7d6      	b.n	80016c4 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001716:	6820      	ldr	r0, [r4, #0]
 8001718:	f7ff fef0 	bl	80014fc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800171c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800171e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001720:	69da      	ldr	r2, [r3, #28]
 8001722:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001726:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001728:	69da      	ldr	r2, [r3, #28]
 800172a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800172e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001730:	69da      	ldr	r2, [r3, #28]
 8001732:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001736:	e7ec      	b.n	8001712 <HAL_TIM_PWM_ConfigChannel+0x9e>

08001738 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001738:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800173a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800173c:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800173e:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001742:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001746:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001748:	6083      	str	r3, [r0, #8]
 800174a:	bd10      	pop	{r4, pc}

0800174c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800174c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001750:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001752:	2b01      	cmp	r3, #1
{
 8001754:	4604      	mov	r4, r0
 8001756:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800175a:	d019      	beq.n	8001790 <HAL_TIM_ConfigClockSource+0x44>
 800175c:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800175e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001762:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8001764:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001768:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800176a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800176e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001772:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001774:	680b      	ldr	r3, [r1, #0]
 8001776:	2b40      	cmp	r3, #64	; 0x40
 8001778:	d065      	beq.n	8001846 <HAL_TIM_ConfigClockSource+0xfa>
 800177a:	d815      	bhi.n	80017a8 <HAL_TIM_ConfigClockSource+0x5c>
 800177c:	2b10      	cmp	r3, #16
 800177e:	d00c      	beq.n	800179a <HAL_TIM_ConfigClockSource+0x4e>
 8001780:	d807      	bhi.n	8001792 <HAL_TIM_ConfigClockSource+0x46>
 8001782:	b153      	cbz	r3, 800179a <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8001784:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001786:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001788:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800178c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001790:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001792:	2b20      	cmp	r3, #32
 8001794:	d001      	beq.n	800179a <HAL_TIM_ConfigClockSource+0x4e>
 8001796:	2b30      	cmp	r3, #48	; 0x30
 8001798:	d1f4      	bne.n	8001784 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 800179a:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800179c:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 80017a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80017a4:	4313      	orrs	r3, r2
 80017a6:	e01a      	b.n	80017de <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80017a8:	2b60      	cmp	r3, #96	; 0x60
 80017aa:	d034      	beq.n	8001816 <HAL_TIM_ConfigClockSource+0xca>
 80017ac:	d819      	bhi.n	80017e2 <HAL_TIM_ConfigClockSource+0x96>
 80017ae:	2b50      	cmp	r3, #80	; 0x50
 80017b0:	d1e8      	bne.n	8001784 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80017b2:	684a      	ldr	r2, [r1, #4]
 80017b4:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80017b6:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80017b8:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80017ba:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80017be:	f025 0501 	bic.w	r5, r5, #1
 80017c2:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80017c4:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 80017c6:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80017c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80017cc:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80017d0:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80017d2:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80017d4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80017d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80017da:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80017de:	6083      	str	r3, [r0, #8]
 80017e0:	e7d0      	b.n	8001784 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 80017e2:	2b70      	cmp	r3, #112	; 0x70
 80017e4:	d00c      	beq.n	8001800 <HAL_TIM_ConfigClockSource+0xb4>
 80017e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80017ea:	d1cb      	bne.n	8001784 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 80017ec:	68cb      	ldr	r3, [r1, #12]
 80017ee:	684a      	ldr	r2, [r1, #4]
 80017f0:	6889      	ldr	r1, [r1, #8]
 80017f2:	f7ff ffa1 	bl	8001738 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80017f6:	6822      	ldr	r2, [r4, #0]
 80017f8:	6893      	ldr	r3, [r2, #8]
 80017fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017fe:	e008      	b.n	8001812 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8001800:	68cb      	ldr	r3, [r1, #12]
 8001802:	684a      	ldr	r2, [r1, #4]
 8001804:	6889      	ldr	r1, [r1, #8]
 8001806:	f7ff ff97 	bl	8001738 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800180a:	6822      	ldr	r2, [r4, #0]
 800180c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800180e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001812:	6093      	str	r3, [r2, #8]
      break;
 8001814:	e7b6      	b.n	8001784 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001816:	684d      	ldr	r5, [r1, #4]
 8001818:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800181a:	6a01      	ldr	r1, [r0, #32]
 800181c:	f021 0110 	bic.w	r1, r1, #16
 8001820:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001822:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8001824:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001826:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800182a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800182e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001832:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001836:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001838:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800183a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800183c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001840:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8001844:	e7cb      	b.n	80017de <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001846:	684a      	ldr	r2, [r1, #4]
 8001848:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800184a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800184c:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800184e:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001852:	f025 0501 	bic.w	r5, r5, #1
 8001856:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001858:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 800185a:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800185c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001860:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001864:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001866:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001868:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800186a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800186e:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8001872:	e7b4      	b.n	80017de <HAL_TIM_ConfigClockSource+0x92>

08001874 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001874:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001876:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001878:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800187a:	f001 011f 	and.w	r1, r1, #31
 800187e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001880:	ea23 0304 	bic.w	r3, r3, r4
 8001884:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001886:	6a03      	ldr	r3, [r0, #32]
 8001888:	408a      	lsls	r2, r1
 800188a:	431a      	orrs	r2, r3
 800188c:	6202      	str	r2, [r0, #32]
 800188e:	bd10      	pop	{r4, pc}

08001890 <HAL_TIM_PWM_Start>:
{
 8001890:	b510      	push	{r4, lr}
 8001892:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001894:	2201      	movs	r2, #1
 8001896:	6800      	ldr	r0, [r0, #0]
 8001898:	f7ff ffec 	bl	8001874 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800189c:	6823      	ldr	r3, [r4, #0]
 800189e:	4a09      	ldr	r2, [pc, #36]	; (80018c4 <HAL_TIM_PWM_Start+0x34>)
}
 80018a0:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80018a2:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 80018a4:	bf02      	ittt	eq
 80018a6:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80018a8:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 80018ac:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80018ae:	689a      	ldr	r2, [r3, #8]
 80018b0:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018b4:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 80018b6:	bf1e      	ittt	ne
 80018b8:	681a      	ldrne	r2, [r3, #0]
 80018ba:	f042 0201 	orrne.w	r2, r2, #1
 80018be:	601a      	strne	r2, [r3, #0]
}
 80018c0:	bd10      	pop	{r4, pc}
 80018c2:	bf00      	nop
 80018c4:	40012c00 	.word	0x40012c00

080018c8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80018c8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80018cc:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	f04f 0302 	mov.w	r3, #2
 80018d4:	d014      	beq.n	8001900 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80018d6:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80018d8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80018dc:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80018de:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80018e0:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80018e2:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 80018e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 80018e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80018ec:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80018ee:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80018f0:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80018f2:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80018f4:	2301      	movs	r3, #1
 80018f6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80018fa:	2300      	movs	r3, #0
 80018fc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001900:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001902:	bd30      	pop	{r4, r5, pc}

08001904 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8001904:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001908:	2b01      	cmp	r3, #1
 800190a:	d01f      	beq.n	800194c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800190c:	68cb      	ldr	r3, [r1, #12]
 800190e:	688a      	ldr	r2, [r1, #8]
 8001910:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001914:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001916:	684a      	ldr	r2, [r1, #4]
 8001918:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800191c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800191e:	680a      	ldr	r2, [r1, #0]
 8001920:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001924:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001926:	690a      	ldr	r2, [r1, #16]
 8001928:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800192c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800192e:	694a      	ldr	r2, [r1, #20]
 8001930:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001934:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001936:	69ca      	ldr	r2, [r1, #28]
 8001938:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800193c:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800193e:	6802      	ldr	r2, [r0, #0]
 8001940:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8001942:	2300      	movs	r3, #0
 8001944:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8001948:	4618      	mov	r0, r3
 800194a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800194c:	2002      	movs	r0, #2
}
 800194e:	4770      	bx	lr

08001950 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001950:	6803      	ldr	r3, [r0, #0]
 8001952:	68da      	ldr	r2, [r3, #12]
 8001954:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001958:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800195a:	695a      	ldr	r2, [r3, #20]
 800195c:	f022 0201 	bic.w	r2, r2, #1
 8001960:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001962:	2320      	movs	r3, #32
 8001964:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001968:	4770      	bx	lr
	...

0800196c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800196c:	b538      	push	{r3, r4, r5, lr}
 800196e:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001970:	6803      	ldr	r3, [r0, #0]
 8001972:	68c1      	ldr	r1, [r0, #12]
 8001974:	691a      	ldr	r2, [r3, #16]
 8001976:	2419      	movs	r4, #25
 8001978:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800197c:	430a      	orrs	r2, r1
 800197e:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001980:	6882      	ldr	r2, [r0, #8]
 8001982:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8001984:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001986:	4302      	orrs	r2, r0
 8001988:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 800198a:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 800198e:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001992:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8001994:	430a      	orrs	r2, r1
 8001996:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001998:	695a      	ldr	r2, [r3, #20]
 800199a:	69a9      	ldr	r1, [r5, #24]
 800199c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80019a0:	430a      	orrs	r2, r1
 80019a2:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80019a4:	4a0d      	ldr	r2, [pc, #52]	; (80019dc <UART_SetConfig+0x70>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d114      	bne.n	80019d4 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80019aa:	f7ff fd45 	bl	8001438 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80019ae:	4360      	muls	r0, r4
 80019b0:	686c      	ldr	r4, [r5, #4]
 80019b2:	2264      	movs	r2, #100	; 0x64
 80019b4:	00a4      	lsls	r4, r4, #2
 80019b6:	fbb0 f0f4 	udiv	r0, r0, r4
 80019ba:	fbb0 f4f2 	udiv	r4, r0, r2
 80019be:	fb02 0314 	mls	r3, r2, r4, r0
 80019c2:	011b      	lsls	r3, r3, #4
 80019c4:	3332      	adds	r3, #50	; 0x32
 80019c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80019ca:	6829      	ldr	r1, [r5, #0]
 80019cc:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 80019d0:	608b      	str	r3, [r1, #8]
 80019d2:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 80019d4:	f7ff fd20 	bl	8001418 <HAL_RCC_GetPCLK1Freq>
 80019d8:	e7e9      	b.n	80019ae <UART_SetConfig+0x42>
 80019da:	bf00      	nop
 80019dc:	40013800 	.word	0x40013800

080019e0 <HAL_UART_Init>:
{
 80019e0:	b510      	push	{r4, lr}
  if (huart == NULL)
 80019e2:	4604      	mov	r4, r0
 80019e4:	b340      	cbz	r0, 8001a38 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80019e6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80019ea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80019ee:	b91b      	cbnz	r3, 80019f8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80019f0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80019f4:	f7fe ff6c 	bl	80008d0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80019f8:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80019fa:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80019fc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001a00:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001a02:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001a04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001a08:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001a0a:	f7ff ffaf 	bl	800196c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a0e:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a10:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a12:	691a      	ldr	r2, [r3, #16]
 8001a14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a1a:	695a      	ldr	r2, [r3, #20]
 8001a1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001a20:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001a22:	68da      	ldr	r2, [r3, #12]
 8001a24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a28:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001a2a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a2c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001a2e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001a32:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001a36:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001a38:	2001      	movs	r0, #1
}
 8001a3a:	bd10      	pop	{r4, pc}

08001a3c <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8001a3c:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001a40:	2b20      	cmp	r3, #32
 8001a42:	d120      	bne.n	8001a86 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8001a44:	b1e9      	cbz	r1, 8001a82 <HAL_UART_Receive_IT+0x46>
 8001a46:	b1e2      	cbz	r2, 8001a82 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8001a48:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d01a      	beq.n	8001a86 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8001a50:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8001a52:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a54:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001a56:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a58:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001a5a:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001a5e:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8001a60:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001a62:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8001a64:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001a68:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001a6c:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001a6e:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 8001a70:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001a72:	f041 0101 	orr.w	r1, r1, #1
 8001a76:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001a78:	68d1      	ldr	r1, [r2, #12]
 8001a7a:	f041 0120 	orr.w	r1, r1, #32
 8001a7e:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8001a80:	4770      	bx	lr
      return HAL_ERROR;
 8001a82:	2001      	movs	r0, #1
 8001a84:	4770      	bx	lr
    return HAL_BUSY;
 8001a86:	2002      	movs	r0, #2
}
 8001a88:	4770      	bx	lr

08001a8a <HAL_UART_TxCpltCallback>:
 8001a8a:	4770      	bx	lr

08001a8c <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001a8c:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8001a90:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001a92:	2b22      	cmp	r3, #34	; 0x22
 8001a94:	d136      	bne.n	8001b04 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001a96:	6883      	ldr	r3, [r0, #8]
 8001a98:	6901      	ldr	r1, [r0, #16]
 8001a9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a9e:	6802      	ldr	r2, [r0, #0]
 8001aa0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001aa2:	d123      	bne.n	8001aec <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001aa4:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001aa6:	b9e9      	cbnz	r1, 8001ae4 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001aa8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001aac:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001ab0:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8001ab2:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001ab4:	3c01      	subs	r4, #1
 8001ab6:	b2a4      	uxth	r4, r4
 8001ab8:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8001aba:	b98c      	cbnz	r4, 8001ae0 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001abc:	6803      	ldr	r3, [r0, #0]
 8001abe:	68da      	ldr	r2, [r3, #12]
 8001ac0:	f022 0220 	bic.w	r2, r2, #32
 8001ac4:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001ac6:	68da      	ldr	r2, [r3, #12]
 8001ac8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001acc:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001ace:	695a      	ldr	r2, [r3, #20]
 8001ad0:	f022 0201 	bic.w	r2, r2, #1
 8001ad4:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001ad6:	2320      	movs	r3, #32
 8001ad8:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001adc:	f7fe fcc4 	bl	8000468 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8001ae0:	2000      	movs	r0, #0
}
 8001ae2:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001ae4:	b2d2      	uxtb	r2, r2
 8001ae6:	f823 2b01 	strh.w	r2, [r3], #1
 8001aea:	e7e1      	b.n	8001ab0 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001aec:	b921      	cbnz	r1, 8001af8 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001aee:	1c59      	adds	r1, r3, #1
 8001af0:	6852      	ldr	r2, [r2, #4]
 8001af2:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001af4:	701a      	strb	r2, [r3, #0]
 8001af6:	e7dc      	b.n	8001ab2 <UART_Receive_IT+0x26>
 8001af8:	6852      	ldr	r2, [r2, #4]
 8001afa:	1c59      	adds	r1, r3, #1
 8001afc:	6281      	str	r1, [r0, #40]	; 0x28
 8001afe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001b02:	e7f7      	b.n	8001af4 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8001b04:	2002      	movs	r0, #2
 8001b06:	bd10      	pop	{r4, pc}

08001b08 <HAL_UART_ErrorCallback>:
 8001b08:	4770      	bx	lr
	...

08001b0c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001b0c:	6803      	ldr	r3, [r0, #0]
{
 8001b0e:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001b10:	681a      	ldr	r2, [r3, #0]
{
 8001b12:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8001b14:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001b16:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001b18:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8001b1a:	d107      	bne.n	8001b2c <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001b1c:	0696      	lsls	r6, r2, #26
 8001b1e:	d55a      	bpl.n	8001bd6 <HAL_UART_IRQHandler+0xca>
 8001b20:	068d      	lsls	r5, r1, #26
 8001b22:	d558      	bpl.n	8001bd6 <HAL_UART_IRQHandler+0xca>
}
 8001b24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8001b28:	f7ff bfb0 	b.w	8001a8c <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001b2c:	f015 0501 	ands.w	r5, r5, #1
 8001b30:	d102      	bne.n	8001b38 <HAL_UART_IRQHandler+0x2c>
 8001b32:	f411 7f90 	tst.w	r1, #288	; 0x120
 8001b36:	d04e      	beq.n	8001bd6 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001b38:	07d3      	lsls	r3, r2, #31
 8001b3a:	d505      	bpl.n	8001b48 <HAL_UART_IRQHandler+0x3c>
 8001b3c:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001b3e:	bf42      	ittt	mi
 8001b40:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8001b42:	f043 0301 	orrmi.w	r3, r3, #1
 8001b46:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001b48:	0750      	lsls	r0, r2, #29
 8001b4a:	d504      	bpl.n	8001b56 <HAL_UART_IRQHandler+0x4a>
 8001b4c:	b11d      	cbz	r5, 8001b56 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001b4e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b50:	f043 0302 	orr.w	r3, r3, #2
 8001b54:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001b56:	0793      	lsls	r3, r2, #30
 8001b58:	d504      	bpl.n	8001b64 <HAL_UART_IRQHandler+0x58>
 8001b5a:	b11d      	cbz	r5, 8001b64 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001b5c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b5e:	f043 0304 	orr.w	r3, r3, #4
 8001b62:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001b64:	0716      	lsls	r6, r2, #28
 8001b66:	d504      	bpl.n	8001b72 <HAL_UART_IRQHandler+0x66>
 8001b68:	b11d      	cbz	r5, 8001b72 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001b6a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b6c:	f043 0308 	orr.w	r3, r3, #8
 8001b70:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001b72:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d066      	beq.n	8001c46 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001b78:	0695      	lsls	r5, r2, #26
 8001b7a:	d504      	bpl.n	8001b86 <HAL_UART_IRQHandler+0x7a>
 8001b7c:	0688      	lsls	r0, r1, #26
 8001b7e:	d502      	bpl.n	8001b86 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8001b80:	4620      	mov	r0, r4
 8001b82:	f7ff ff83 	bl	8001a8c <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001b86:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8001b88:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001b8a:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001b8c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001b8e:	0711      	lsls	r1, r2, #28
 8001b90:	d402      	bmi.n	8001b98 <HAL_UART_IRQHandler+0x8c>
 8001b92:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001b96:	d01a      	beq.n	8001bce <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8001b98:	f7ff feda 	bl	8001950 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b9c:	6823      	ldr	r3, [r4, #0]
 8001b9e:	695a      	ldr	r2, [r3, #20]
 8001ba0:	0652      	lsls	r2, r2, #25
 8001ba2:	d510      	bpl.n	8001bc6 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ba4:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8001ba6:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ba8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001bac:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8001bae:	b150      	cbz	r0, 8001bc6 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001bb0:	4b25      	ldr	r3, [pc, #148]	; (8001c48 <HAL_UART_IRQHandler+0x13c>)
 8001bb2:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001bb4:	f7fe ffe2 	bl	8000b7c <HAL_DMA_Abort_IT>
 8001bb8:	2800      	cmp	r0, #0
 8001bba:	d044      	beq.n	8001c46 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001bbc:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8001bbe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001bc2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001bc4:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8001bc6:	4620      	mov	r0, r4
 8001bc8:	f7ff ff9e 	bl	8001b08 <HAL_UART_ErrorCallback>
 8001bcc:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8001bce:	f7ff ff9b 	bl	8001b08 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bd2:	63e5      	str	r5, [r4, #60]	; 0x3c
 8001bd4:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001bd6:	0616      	lsls	r6, r2, #24
 8001bd8:	d527      	bpl.n	8001c2a <HAL_UART_IRQHandler+0x11e>
 8001bda:	060d      	lsls	r5, r1, #24
 8001bdc:	d525      	bpl.n	8001c2a <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001bde:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001be2:	2a21      	cmp	r2, #33	; 0x21
 8001be4:	d12f      	bne.n	8001c46 <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001be6:	68a2      	ldr	r2, [r4, #8]
 8001be8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001bec:	6a22      	ldr	r2, [r4, #32]
 8001bee:	d117      	bne.n	8001c20 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001bf0:	8811      	ldrh	r1, [r2, #0]
 8001bf2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001bf6:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001bf8:	6921      	ldr	r1, [r4, #16]
 8001bfa:	b979      	cbnz	r1, 8001c1c <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8001bfc:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8001bfe:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8001c00:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8001c02:	3a01      	subs	r2, #1
 8001c04:	b292      	uxth	r2, r2
 8001c06:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001c08:	b9ea      	cbnz	r2, 8001c46 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001c0a:	68da      	ldr	r2, [r3, #12]
 8001c0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c10:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001c12:	68da      	ldr	r2, [r3, #12]
 8001c14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c18:	60da      	str	r2, [r3, #12]
 8001c1a:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8001c1c:	3201      	adds	r2, #1
 8001c1e:	e7ee      	b.n	8001bfe <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001c20:	1c51      	adds	r1, r2, #1
 8001c22:	6221      	str	r1, [r4, #32]
 8001c24:	7812      	ldrb	r2, [r2, #0]
 8001c26:	605a      	str	r2, [r3, #4]
 8001c28:	e7ea      	b.n	8001c00 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001c2a:	0650      	lsls	r0, r2, #25
 8001c2c:	d50b      	bpl.n	8001c46 <HAL_UART_IRQHandler+0x13a>
 8001c2e:	064a      	lsls	r2, r1, #25
 8001c30:	d509      	bpl.n	8001c46 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001c32:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8001c34:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001c36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c3a:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001c3c:	2320      	movs	r3, #32
 8001c3e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8001c42:	f7ff ff22 	bl	8001a8a <HAL_UART_TxCpltCallback>
 8001c46:	bd70      	pop	{r4, r5, r6, pc}
 8001c48:	08001c4d 	.word	0x08001c4d

08001c4c <UART_DMAAbortOnError>:
{
 8001c4c:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8001c4e:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c50:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8001c52:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001c54:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001c56:	f7ff ff57 	bl	8001b08 <HAL_UART_ErrorCallback>
 8001c5a:	bd08      	pop	{r3, pc}

08001c5c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001c5c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001c5e:	e003      	b.n	8001c68 <LoopCopyDataInit>

08001c60 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001c60:	4b0b      	ldr	r3, [pc, #44]	; (8001c90 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001c62:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001c64:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001c66:	3104      	adds	r1, #4

08001c68 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001c68:	480a      	ldr	r0, [pc, #40]	; (8001c94 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001c6a:	4b0b      	ldr	r3, [pc, #44]	; (8001c98 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001c6c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001c6e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001c70:	d3f6      	bcc.n	8001c60 <CopyDataInit>
  ldr r2, =_sbss
 8001c72:	4a0a      	ldr	r2, [pc, #40]	; (8001c9c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001c74:	e002      	b.n	8001c7c <LoopFillZerobss>

08001c76 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001c76:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001c78:	f842 3b04 	str.w	r3, [r2], #4

08001c7c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001c7c:	4b08      	ldr	r3, [pc, #32]	; (8001ca0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001c7e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001c80:	d3f9      	bcc.n	8001c76 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c82:	f7fe fc8d 	bl	80005a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c86:	f000 f80f 	bl	8001ca8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c8a:	f7fe fbb9 	bl	8000400 <main>
  bx lr
 8001c8e:	4770      	bx	lr
  ldr r3, =_sidata
 8001c90:	08001d48 	.word	0x08001d48
  ldr r0, =_sdata
 8001c94:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001c98:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001c9c:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8001ca0:	2000020c 	.word	0x2000020c

08001ca4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ca4:	e7fe      	b.n	8001ca4 <ADC1_2_IRQHandler>
	...

08001ca8 <__libc_init_array>:
 8001ca8:	b570      	push	{r4, r5, r6, lr}
 8001caa:	2500      	movs	r5, #0
 8001cac:	4e0c      	ldr	r6, [pc, #48]	; (8001ce0 <__libc_init_array+0x38>)
 8001cae:	4c0d      	ldr	r4, [pc, #52]	; (8001ce4 <__libc_init_array+0x3c>)
 8001cb0:	1ba4      	subs	r4, r4, r6
 8001cb2:	10a4      	asrs	r4, r4, #2
 8001cb4:	42a5      	cmp	r5, r4
 8001cb6:	d109      	bne.n	8001ccc <__libc_init_array+0x24>
 8001cb8:	f000 f822 	bl	8001d00 <_init>
 8001cbc:	2500      	movs	r5, #0
 8001cbe:	4e0a      	ldr	r6, [pc, #40]	; (8001ce8 <__libc_init_array+0x40>)
 8001cc0:	4c0a      	ldr	r4, [pc, #40]	; (8001cec <__libc_init_array+0x44>)
 8001cc2:	1ba4      	subs	r4, r4, r6
 8001cc4:	10a4      	asrs	r4, r4, #2
 8001cc6:	42a5      	cmp	r5, r4
 8001cc8:	d105      	bne.n	8001cd6 <__libc_init_array+0x2e>
 8001cca:	bd70      	pop	{r4, r5, r6, pc}
 8001ccc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001cd0:	4798      	blx	r3
 8001cd2:	3501      	adds	r5, #1
 8001cd4:	e7ee      	b.n	8001cb4 <__libc_init_array+0xc>
 8001cd6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001cda:	4798      	blx	r3
 8001cdc:	3501      	adds	r5, #1
 8001cde:	e7f2      	b.n	8001cc6 <__libc_init_array+0x1e>
 8001ce0:	08001d40 	.word	0x08001d40
 8001ce4:	08001d40 	.word	0x08001d40
 8001ce8:	08001d40 	.word	0x08001d40
 8001cec:	08001d44 	.word	0x08001d44

08001cf0 <memset>:
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	4402      	add	r2, r0
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d100      	bne.n	8001cfa <memset+0xa>
 8001cf8:	4770      	bx	lr
 8001cfa:	f803 1b01 	strb.w	r1, [r3], #1
 8001cfe:	e7f9      	b.n	8001cf4 <memset+0x4>

08001d00 <_init>:
 8001d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d02:	bf00      	nop
 8001d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d06:	bc08      	pop	{r3}
 8001d08:	469e      	mov	lr, r3
 8001d0a:	4770      	bx	lr

08001d0c <_fini>:
 8001d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d0e:	bf00      	nop
 8001d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d12:	bc08      	pop	{r3}
 8001d14:	469e      	mov	lr, r3
 8001d16:	4770      	bx	lr
