module comp_4bit(ouput a_gt_b, a_eq_b, a_lt_b, 
                 input [3:0]a,b);
assign a_gt_b=(a>b), a_eq_b=(a==b), a_lt_b=(a<b);
endmodule
