;***************************************************************************
;* level0_h.s                                                                *
;* Version 1.20                                                              *
;* Level 0 Debug Monitor Code Header                                         *
;* Copyright (C) 1991 Advanced RISC Machines Limited. All rights reserved.   *
;* Written by Dave Jaggar.                                                   *
;* Project started on 2nd January 1992.                                      *
;* Last change was 11th October 1993.                                        *
;***************************************************************************

 
RAMBase                 EQU      0
IOBase                  EQU      &b0000
;ROMBase                 EQU      &60000
;mrm51496
ROMBase                 EQU      &7A000
Dumb                    EQU      &7d000   

;***************************************************************************
;*                               ARM Constants                               *
;***************************************************************************

ResetV                  EQU     0
UndefInstrV             EQU     4
SWIV                    EQU     8
PrefAbortV              EQU     &c
DataAbortV              EQU     &10
AddrExceptV             EQU     &14
IRQV                    EQU     &18
FIQV                    EQU     &1c
ErrorV                  EQU     &20
LastV                   EQU     &24

User26Mode              EQU     &0
FIQ26Mode               EQU     &1
IRQ26Mode               EQU     &2
SVC26Mode               EQU     &3

User32Mode              EQU     &10
FIQ32Mode               EQU     &11
IRQ32Mode               EQU     &12
SVC32Mode               EQU     &13
Abort32Mode             EQU     &17
Undef32Mode             EQU     &1b
Mask32Mode              EQU     &1f

PSR_32Bit               EQU     &10
ModeMask                EQU     &0000001f 
SubModeMask             EQU     &0000000f 
NoInt                   EQU     &000000c0
IFConfig                EQU     &000000d0
CCMask                  EQU     &f0000000

;***************************************************************************
;*                              Memory Layout                            *
;***************************************************************************



FIQStackBase            EQU     &ff83c0

;mrm51496
;IRQStackBase            EQU     &60000
IRQStackBase            EQU      &ff8300

UndefStackBase          EQU     &700
AbortStackBase          EQU     &800
SVCStackBase            EQU     &A00

WorkBase                EQU     &A00
SavedRegs               EQU     WorkBase            ; Address must fit in a DP constant !
SoftVectors             EQU     WorkBase + &40      ; Address must fit in a Load constant !
RDPHandlerV             EQU     SoftVectors + LastV
        ASSERT  RDPHandlerV = WorkBase + &64
NextIntHandler          EQU     WorkBase + &68
ResetVectorCopy         EQU     WorkBase + &6c
EndianWord              EQU     WorkBase + &70
TimerVal                EQU     WorkBase + &74
RAMSize                 EQU     WorkBase + &78
MMUType                 EQU     WorkBase + &7c
; [ TARGET = "PIE"
;Level0RAMLimit          EQU     WorkBase + &80
; ]
; [ TARGET = "PID"
IRQVectors              EQU     WorkBase + &80
FIQVectors              EQU     WorkBase + &A0
SavedIRQMask            EQU     WorkBase + &C0  ; IRQ mask is Write only (pid)
SavedFIQMask            EQU     WorkBase + &C4  ; FIQ mask is Write only (pid)
Level0RAMLimit          EQU     WorkBase + &D0
; ]

ROMVectors              EQU     &100
;mrm51496
;UserstackBase           EQU     &ff8000
UserstackBase           EQU     &ff8260
;***************************************************************************
;*                              MMU constants                                *
;***************************************************************************

MMUCP                   CP      15

MMUIDReg                CN      0
MMUControlReg           CN      1
MMUPageTableBaseReg     CN      2
MMUDomainAccessReg      CN      3
MMUFlushTLBReg          CN      5
MMUPurgeTLBReg          CN      6
MMUFlushIDCReg          CN      7

PageTable1Size          EQU     4 * 4 * 1024 ; one per megabyte

MMU                     EQU     1 ; 0 is off, 1 is on
AlignFault              EQU     0 ; 0 is off, 2 is on
Cache                   EQU     4 ; 0 is off, 4 is on
WriteBuffer             EQU     8 ; 0 is off, 8 is on
Config26Bit             EQU     0 ; mmu, idc, wb off, 26 bit prog/data, little endian
Config32Bit             EQU     &10 + &20 ; mmu, idc, wb off, 32 bit prog/data, little endian
EnableMMU26             EQU     Config26Bit + MMU + AlignFault + Cache + WriteBuffer
EnableMMU32             EQU     Config32Bit + MMU + AlignFault + Cache + WriteBuffer

                        
;***************************************************************************
;*                              Musket Specific                             *
;***************************************************************************

IrqLocation              EQU       &18  
FiqLocation              EQU       &1C

;************************************************************************
;                             CONTROL REGISTERS
;************************************************************************


ChipSelectconfigurationRegZero          EQU       &FFFF00
ChipSelectconfigurationRegOne           EQU       &FFFF04
ChipSelectconfigurationRegTwo           EQU       &FFFF08
ChipSelectconfigurationRegThree         EQU       &FFFF0C
ChipSelectconfigurationRegFour          EQU       &FFFF10
ChipSelectconfigurationRegFive          EQU       &FFFF14
OnChipPeripConfigReg                    EQU       &FFFF18
BusControlAndStatusReg              EQU       &FFFF2C        
CacheConfigurationReg                   EQU       &FFFF30

ChipSelectconfigurationRegTwoVal        EQU       &091FFC30
ChipSelectconfigurationRegThreeVal      EQU       &FF1FF020
ChipSelectconfigurationRegFourVal       EQU       &0A1FFC30
ChipSelectconfigurationRegFiveVal       EQU       &0B1FFC30

;CACHE SETTINGS

BothCacheRamsAsCache          EQU       &03
ChipsSelOneMskDbgOneWait      EQU    &FFFFFF1F    
ChipsSelOneMskDbgThreeWait    EQU    &00000030    


;************************************************************************
;                             PERIPHERAL
;************************************************************************
;On chip Peripheral config   
;Musket base address defines for all the on chip Peripherals

PeripheralBaseAddress         EQU       &FFC000





SoftUartStartLocation    EQU       PeripheralBaseAddress + &21C
SerUartStartLocation     EQU       PeripheralBaseAddress + &300
ParUartStartLocation     EQU       PeripheralBaseAddress + &400
HostIntfaceStartLocation EQU       PeripheralBaseAddress + &500

;****************************************************************
;GPIO Registers 
;****************************************************************
GPIOStartLocation        EQU       PeripheralBaseAddress + &200

GPPFR                    EQU       GPIOStartLocation
GPR0                     EQU       GPIOStartLocation + &204     
GPR1                     EQU       GPIOStartLocation + &208    
GPR2                     EQU       GPIOStartLocation + &20C   
GPCR0                    EQU       GPIOStartLocation + &210    
GPCR1                    EQU       GPIOStartLocation + &214
GPCR2                    EQU       GPIOStartLocation + &218


;enable external interrup zero or one

GppfrExtInt0             EQU       &04
GppfrExtInt1             EQU       &08



;****************************************************************
;Interrupt Registers 
;****************************************************************
InterruptStartLocation   EQU       PeripheralBaseAddress + &000


;****************************************************************
;Interrupt enable register (IER)
;****************************************************************
InterruptEnableReg       EQU       InterruptStartLocation


IE_ptxne                 EQU       &0001     
IE_stxne                 EQU       &0002     
IE_PnP                   EQU       &0004     
IE_surx                  EQU       &0008     
IE_sutx                  EQU       &0010     
IE_tmr0                  EQU       &0020     
IE_ring                  EQU       &0040     
IE_ext0                  EQU       &0080     
IE_tmr2                  EQU       &0100     
IE_tmr1                  EQU       &0200     
IE_tmr3                  EQU       &0400     
IE_ext1                  EQU       &0800     
IE_dma0                  EQU       &1000     
IE_dma1                  EQU       &2000     
IE_srs                   EQU       &4000     
IE_debug                 EQU       &8000     


;******************************
;Interrupt clear register (ICR)
;******************************
InterruptClearReg        EQU       InterruptStartLocation + &04

IC_ptxne                 EQU       &0001     
IC_stxne                 EQU       &0002     
IC_PnP                   EQU       &0004     
IC_surx                  EQU       &0008     
IC_sutx                  EQU       &0010     
IC_tmr0                  EQU       &0020     
IC_ring                  EQU       &0040     
IC_ext0                  EQU       &0080     
IC_tmr2                  EQU       &0100     
IC_tmr1                  EQU       &0200     
IC_tmr3                  EQU       &0400     
IC_ext1                  EQU       &0800     
IC_dma0                  EQU       &1000     
IC_dma1                  EQU       &2000     
IC_srs                   EQU       &4000     
IC_debug                 EQU       &8000     




;*****************************
;Interrupt mode register (IMR)
;*****************************
InterruptModeReg         EQU       InterruptStartLocation + &08

IS_ext1_llvl             EQU       &0028
IS_ext0_llvl             EQU       &0005


;*******************************
;Interrupt source register (ISR)
;*******************************
InterruptSourceReg       EQU       InterruptStartLocation + &0C

;interrupt assignment to FIQ or IRQ

IS_ptxne_irq                EQU       &FFFE     
IS_stxne_irq                EQU       &FFFD     
IS_PnP_irq                  EQU       &FFFB     
IS_surx_irq                 EQU       &FFF7     
IS_sutx_irq                 EQU       &FFEF     
IS_tmr0_irq                 EQU       &FFDF     
IS_ring_irq                 EQU       &FFBF     
IS_ext0_irq                 EQU       &FF7F     
IS_tmr2_irq                 EQU       &FEFF     
IS_tmr1_irq                 EQU       &FDFF     
IS_tmr3_irq                 EQU       &FBFF     
IS_ext1_irq                 EQU       &F7FF     
IS_dma0_irq                 EQU       &EFFF     
IS_dma1_irq                 EQU       &DFFF     
IS_srs_irq                  EQU       &BFFF     
IS_debug_irq                EQU       &7FFF     



;Timer Registers 
;****************************************************************
TimerStartLocation       EQU       PeripheralBaseAddress + &100

TimerStatusReg           EQU       TimerStartLocation
TimerBaseClockReg        EQU       TimerStartLocation + &04

;timer0 registers
;****************************************************************
TimerControlReg0         EQU       TimerStartLocation + &08
TimerPreScalarReg0       EQU       TimerStartLocation + &0C
TimerPreScalarCount0     EQU       TimerStartLocation + &10
TimerDividerReg0         EQU       TimerStartLocation + &14
TimerDividerCount0       EQU       TimerStartLocation + &18 


;timer1 registers
;****************************************************************
TimerControlReg1         EQU       TimerStartLocation + &1C
TimerPreScalarReg1       EQU       TimerStartLocation + &20
TimerPreScalarCount1     EQU       TimerStartLocation + &24
TimerDividerReg1         EQU       TimerStartLocation + &28
TimerDividerCount1       EQU       TimerStartLocation + &2C 


;timer2 registers
;****************************************************************
TimerControlReg2         EQU       TimerStartLocation + &30
TimerPreScalarReg2       EQU       TimerStartLocation + &34
TimerPreScalarCount2     EQU       TimerStartLocation + &38
TimerDividerReg2         EQU       TimerStartLocation + &3C
TimerDividerCount2       EQU       TimerStartLocation + &40 


;timer3 registers
;****************************************************************
TimerControlReg3         EQU       TimerStartLocation + &44
TimerPreScalarReg3       EQU       TimerStartLocation + &48
TimerPreScalarCount3     EQU       TimerStartLocation + &4C
TimerDividerReg3         EQU       TimerStartLocation + &50
TimerDividerCount3       EQU       TimerStartLocation + &54 


TimerBaseClockCount      EQU       TimerStartLocation + &58


;Interrup Source Branch Table    
;****************************************************************
TxBufferNotEmptyLocation      EQU       &FF83C0
SerialIntLocation             EQU       &FF83C4
PNPIntLocation                EQU       &FF83C8
SoftUartRxIntLocation         EQU       &FF83CC
SoftUartTxIntLocation         EQU       &FF83D0
Timer0IntLocation             EQU       &FF83D4          
RingIntLocation               EQU       &FF83D8
Ext0IntLocation               EQU       &FF83DC          
Timer2IntLocation             EQU       &FF83E0
Timer1IntLocation             EQU       &FF83E4          
Timer3IntLocation             EQU       &FF83E8          
Ext1IntLocation               EQU       &FF83EC          
DmaIntLocation                EQU       &FF83F0
                        
                        
                        END
