// Seed: 1471203522
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    inout reg id_5,
    input reg id_6
);
  initial begin
    id_5 <= id_6;
  end
  logic id_7;
  logic id_8;
  type_19 id_9 (
      .id_0(id_4),
      .id_1(id_5)
  );
  logic id_10, id_11 = id_4 == {id_4{id_4}};
  logic id_12;
endmodule
