INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/serdes/serdes.srcs/sources_1/new/serdes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/serdes/serdes.srcs/sim_1/new/serdes_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_tb
