 Timing Path to c_out_reg[7]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[6] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      64.1964  F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0           Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                   | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[6]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[6]/Q  DFFR_X1   Fall  0.1610 0.0990 0.0080 0.756619 1.76895  2.52557           2       54.0513  F             | 
|    unsigned_seq_multiplier_dut/c[30]                           Fall  0.1610 0.0000                                                                           | 
|    i_0_0_17/A1                                       AND2_X1   Fall  0.1610 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_17/ZN                                       AND2_X1   Fall  0.1870 0.0260 0.0050 0.299339 0.699202 0.998541          1       59.9777                | 
|    CLOCK_slh__c108/A                                 CLKBUF_X1 Fall  0.1870 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c108/Z                                 CLKBUF_X1 Fall  0.2120 0.0250 0.0060 0.295655 0.699202 0.994858          1       59.9777                | 
|    CLOCK_slh__c109/A                                 CLKBUF_X1 Fall  0.2120 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c109/Z                                 CLKBUF_X1 Fall  0.2390 0.0270 0.0070 0.471988 1.06234  1.53433           1       59.9777                | 
|    c_out_reg[7]/D                                    DFF_X1    Fall  0.2390 0.0000 0.0070          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      64.1964  F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      59.2969  F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      60.7254  FA   K        | 
|    c_out_reg[7]/CK             DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2390        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[20]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[19] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      64.1964  F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[19]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[19]/Q  DFFR_X1   Fall  0.1610 0.0990 0.0080 0.814392 1.76895  2.58334           2       55.0781  F             | 
|    unsigned_seq_multiplier_dut/c[43]                            Fall  0.1610 0.0000                                                                           | 
|    i_0_0_30/A1                                        AND2_X1   Fall  0.1610 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_30/ZN                                        AND2_X1   Fall  0.1870 0.0260 0.0050 0.17605  0.699202 0.875252          1       55.0781                | 
|    CLOCK_slh__c96/A                                   CLKBUF_X1 Fall  0.1870 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c96/Z                                   CLKBUF_X1 Fall  0.2120 0.0250 0.0060 0.318142 0.699202 1.01734           1       55.0781                | 
|    CLOCK_slh__c97/A                                   CLKBUF_X1 Fall  0.2120 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c97/Z                                   CLKBUF_X1 Fall  0.2390 0.0270 0.0070 0.459672 1.06234  1.52201           1       55.0781                | 
|    c_out_reg[20]/D                                    DFF_X1    Fall  0.2390 0.0000 0.0070          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      64.1964  F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      59.2969  F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      60.7254  FA   K        | 
|    c_out_reg[20]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2390        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[22]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[21] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      64.1964  F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610  0.0000                                                                                       | 
| Data Path:                                                                                                                                                                 | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[21]/CK DFFR_X1   Rise  0.0620  0.0010 0.0400                      0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[21]/Q  DFFR_X1   Fall  0.1600  0.0980 0.0070             0.364149 1.76895  2.1331            2       64.1964  F             | 
|    unsigned_seq_multiplier_dut/c[45]                            Fall  0.1600  0.0000                                                                                       | 
|    i_0_0_32/A1                                        AND2_X1   Fall  0.1600  0.0000 0.0070                      0.874832                                                  | 
|    i_0_0_32/ZN                                        AND2_X1   Fall  0.1860  0.0260 0.0050             0.239665 0.699202 0.938867          1       64.1964                | 
|    CLOCK_slh__c104/A                                  CLKBUF_X1 Fall  0.1860  0.0000 0.0050                      0.699202                                                  | 
|    CLOCK_slh__c104/Z                                  CLKBUF_X1 Fall  0.2120  0.0260 0.0070             0.54334  0.699202 1.24254           1       64.1964                | 
|    CLOCK_slh__c105/A                                  CLKBUF_X1 Fall  0.2110 -0.0010 0.0070    -0.0010           0.699202                                                  | 
|    CLOCK_slh__c105/Z                                  CLKBUF_X1 Fall  0.2390  0.0280 0.0070             0.470271 1.06234  1.53261           1       64.1964                | 
|    c_out_reg[22]/D                                    DFF_X1    Fall  0.2390  0.0000 0.0070                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      64.1964  F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      59.2969  F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      60.7254  FA   K        | 
|    c_out_reg[22]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2390        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[18]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[17] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      64.1964  F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[17]/CK DFFR_X1   Rise  0.0630 0.0020 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[17]/Q  DFFR_X1   Fall  0.1620 0.0990 0.0080 0.752431 1.76895  2.52138           2       55.0781  F             | 
|    unsigned_seq_multiplier_dut/c[41]                            Fall  0.1620 0.0000                                                                           | 
|    i_0_0_28/A1                                        AND2_X1   Fall  0.1620 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_28/ZN                                        AND2_X1   Fall  0.1880 0.0260 0.0050 0.147431 0.699202 0.846633          1       55.0781                | 
|    CLOCK_slh__c112/A                                  CLKBUF_X1 Fall  0.1880 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c112/Z                                  CLKBUF_X1 Fall  0.2130 0.0250 0.0060 0.18187  0.699202 0.881072          1       55.0781                | 
|    CLOCK_slh__c113/A                                  CLKBUF_X1 Fall  0.2130 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c113/Z                                  CLKBUF_X1 Fall  0.2400 0.0270 0.0070 0.367417 1.06234  1.42976           1       55.0781                | 
|    c_out_reg[18]/D                                    DFF_X1    Fall  0.2400 0.0000 0.0070          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      64.1964  F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      59.2969  F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      60.7254  FA   K        | 
|    c_out_reg[18]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2400        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0250        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[21]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[20] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      64.1964  F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[20]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[20]/Q  DFFR_X1   Fall  0.1610 0.0990 0.0080 0.909807 1.76895  2.67876           2       64.1964  F             | 
|    unsigned_seq_multiplier_dut/c[44]                            Fall  0.1610 0.0000                                                                           | 
|    i_0_0_31/A1                                        AND2_X1   Fall  0.1610 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_31/ZN                                        AND2_X1   Fall  0.1870 0.0260 0.0050 0.215003 0.699202 0.914205          1       64.1964                | 
|    CLOCK_slh__c116/A                                  CLKBUF_X1 Fall  0.1870 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c116/Z                                  CLKBUF_X1 Fall  0.2120 0.0250 0.0060 0.28449  0.699202 0.983692          1       64.1964                | 
|    CLOCK_slh__c117/A                                  CLKBUF_X1 Fall  0.2120 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c117/Z                                  CLKBUF_X1 Fall  0.2400 0.0280 0.0080 0.64037  1.06234  1.70271           1       64.1964                | 
|    c_out_reg[21]/D                                    DFF_X1    Fall  0.2400 0.0000 0.0080          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      64.1964  F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      59.2969  F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      60.7254  FA   K        | 
|    c_out_reg[21]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2400        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0250        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[19]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[18] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      64.1964  F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[18]/CK DFFR_X1   Rise  0.0630 0.0020 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[18]/Q  DFFR_X1   Fall  0.1620 0.0990 0.0080 0.787453 1.76895  2.5564            2       55.0781  F             | 
|    unsigned_seq_multiplier_dut/c[42]                            Fall  0.1620 0.0000                                                                           | 
|    i_0_0_29/A1                                        AND2_X1   Fall  0.1620 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_29/ZN                                        AND2_X1   Fall  0.1890 0.0270 0.0050 0.435894 0.699202 1.1351            1       55.0781                | 
|    CLOCK_slh__c100/A                                  CLKBUF_X1 Fall  0.1890 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c100/Z                                  CLKBUF_X1 Fall  0.2140 0.0250 0.0060 0.339298 0.699202 1.0385            1       55.0781                | 
|    CLOCK_slh__c101/A                                  CLKBUF_X1 Fall  0.2140 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c101/Z                                  CLKBUF_X1 Fall  0.2410 0.0270 0.0070 0.418247 1.06234  1.48059           1       55.0781                | 
|    c_out_reg[19]/D                                    DFF_X1    Fall  0.2410 0.0000 0.0070          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      64.1964  F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      59.2969  F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      60.7254  FA   K        | 
|    c_out_reg[19]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2410        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0260        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[10]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[9] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      64.1964  F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0           Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                   | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[9]/CK DFFR_X1   Rise  0.0640 0.0030 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[9]/Q  DFFR_X1   Fall  0.1630 0.0990 0.0080 0.763886 1.76895  2.53284           2       50.8705  F             | 
|    unsigned_seq_multiplier_dut/c[33]                           Fall  0.1630 0.0000                                                                           | 
|    i_0_0_20/A1                                       AND2_X1   Fall  0.1630 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_20/ZN                                       AND2_X1   Fall  0.1890 0.0260 0.0050 0.289067 0.699202 0.988269          1       57.6116                | 
|    CLOCK_slh__c128/A                                 CLKBUF_X1 Fall  0.1890 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c128/Z                                 CLKBUF_X1 Fall  0.2140 0.0250 0.0060 0.397324 0.699202 1.09653           1       57.6116                | 
|    CLOCK_slh__c129/A                                 CLKBUF_X1 Fall  0.2140 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c129/Z                                 CLKBUF_X1 Fall  0.2420 0.0280 0.0080 0.791114 1.06234  1.85346           1       57.6116                | 
|    c_out_reg[10]/D                                   DFF_X1    Fall  0.2420 0.0000 0.0080          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      64.1964  F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      59.2969  F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      60.7254  FA   K        | 
|    c_out_reg[10]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2420        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0270        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[17]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[16] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434   1.24879  1.37822           1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802    24.0289  46.6092           17      64.1964  F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                             | 
| Data Path:                                                                                                                                                      | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[16]/CK DFFR_X1   Rise  0.0630 0.0020 0.0400            0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[16]/Q  DFFR_X1   Fall  0.1630 0.1000 0.0080 1.34108    1.76895  3.11003           2       55.0781  F             | 
|    unsigned_seq_multiplier_dut/c[40]                            Fall  0.1630 0.0000                                                                             | 
|    i_0_0_27/A1                                        AND2_X1   Fall  0.1630 0.0000 0.0080            0.874832                                                  | 
|    i_0_0_27/ZN                                        AND2_X1   Fall  0.1890 0.0260 0.0050 0.00730538 0.699202 0.706507          1       60.625                 | 
|    CLOCK_slh__c120/A                                  CLKBUF_X1 Fall  0.1890 0.0000 0.0050            0.699202                                                  | 
|    CLOCK_slh__c120/Z                                  CLKBUF_X1 Fall  0.2140 0.0250 0.0060 0.187553   0.699202 0.886755          1       60.625                 | 
|    CLOCK_slh__c121/A                                  CLKBUF_X1 Fall  0.2140 0.0000 0.0060            0.699202                                                  | 
|    CLOCK_slh__c121/Z                                  CLKBUF_X1 Fall  0.2420 0.0280 0.0080 0.760424   1.06234  1.82277           1       60.625                 | 
|    c_out_reg[17]/D                                    DFF_X1    Fall  0.2420 0.0000 0.0080            1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      64.1964  F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      59.2969  F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      60.7254  FA   K        | 
|    c_out_reg[17]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2420        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0270        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[6]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[5] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      64.1964  F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0           Rise  0.0610  0.0000                                                                                       | 
| Data Path:                                                                                                                                                                | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[5]/CK DFFR_X1   Rise  0.0620  0.0010 0.0400                      0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[5]/Q  DFFR_X1   Fall  0.1630  0.1010 0.0090             2.27807  1.76895  4.04702           2       54.0513  F             | 
|    unsigned_seq_multiplier_dut/c[29]                           Fall  0.1630  0.0000                                                                                       | 
|    i_0_0_16/A1                                       AND2_X1   Fall  0.1630  0.0000 0.0090                      0.874832                                                  | 
|    i_0_0_16/ZN                                       AND2_X1   Fall  0.1900  0.0270 0.0050             0.26122  0.699202 0.960422          1       59.9777                | 
|    CLOCK_slh__c132/A                                 CLKBUF_X1 Fall  0.1900  0.0000 0.0050                      0.699202                                                  | 
|    CLOCK_slh__c132/Z                                 CLKBUF_X1 Fall  0.2150  0.0250 0.0060             0.294351 0.699202 0.993553          1       59.9777                | 
|    CLOCK_slh__c133/A                                 CLKBUF_X1 Fall  0.2150  0.0000 0.0060                      0.699202                                                  | 
|    CLOCK_slh__c133/Z                                 CLKBUF_X1 Fall  0.2430  0.0280 0.0080             0.717761 1.06234  1.7801            1       59.9777                | 
|    c_out_reg[6]/D                                    DFF_X1    Fall  0.2420 -0.0010 0.0080    -0.0010           1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      64.1964  F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      59.2969  F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      60.7254  FA   K        | 
|    c_out_reg[6]/CK             DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2420        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0270        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[16]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[15] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      64.1964  F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[15]/CK DFFR_X1   Rise  0.0630 0.0020 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[15]/Q  DFFR_X1   Fall  0.1630 0.1000 0.0080 1.54137  1.76895  3.31032           2       50.8705  F             | 
|    unsigned_seq_multiplier_dut/c[39]                            Fall  0.1630 0.0000                                                                           | 
|    i_0_0_26/A1                                        AND2_X1   Fall  0.1630 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_26/ZN                                        AND2_X1   Fall  0.1900 0.0270 0.0060 0.61805  0.699202 1.31725           1       60.625                 | 
|    CLOCK_slh__c136/A                                  CLKBUF_X1 Fall  0.1900 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c136/Z                                  CLKBUF_X1 Fall  0.2150 0.0250 0.0060 0.310617 0.699202 1.00982           1       55.0781                | 
|    CLOCK_slh__c137/A                                  CLKBUF_X1 Fall  0.2150 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c137/Z                                  CLKBUF_X1 Fall  0.2430 0.0280 0.0080 0.62666  1.06234  1.689             1       60.625                 | 
|    c_out_reg[16]/D                                    DFF_X1    Fall  0.2430 0.0000 0.0080          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       64.1964  c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      64.1964  F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      59.2969  F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      60.7254  FA   K        | 
|    c_out_reg[16]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2430        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0280        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M)
