

<!DOCTYPE html>
<html class="writer-html4" lang="en" >
<head>
  <meta charset="utf-8" />
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
  <title>AArch64 &mdash; SimEng  documentation</title>
  

  
  <link rel="stylesheet" href="../../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />

  
  

  
  

  

  
  <!--[if lt IE 9]>
    <script src="../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript">
          var DOCUMENTATION_OPTIONS = {
              URL_ROOT:'../../../',
              VERSION:'',
              LANGUAGE:'None',
              COLLAPSE_INDEX:false,
              FILE_SUFFIX:'.html',
              HAS_SOURCE:  true,
              SOURCELINK_SUFFIX: '.txt'
          };
      </script>
        <script type="text/javascript" src="../../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../../_static/doctools.js"></script>
    
    <script type="text/javascript" src="../../../_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="Testing" href="../../test/index.html" />
    <link rel="prev" title="Abstract Structure" href="../abstract.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../../index.html" class="icon icon-home"> SimEng
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Developer Documentation</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../index.html">Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../developerInfo.html">Developer information</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../concepts/index.html">Simulation Concepts</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../components/index.html">Simulation Components</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../models/index.html">Models</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Architectures</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../abstract.html">Abstract Structure</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">AArch64</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#decoding">Decoding</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#instruction-groups">Instruction Groups</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#adding-instructions">Adding instructions</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#adding-execution-behaviour">Adding execution behaviour</a></li>
<li class="toctree-l4"><a class="reference internal" href="#zero-registers">Zero registers</a></li>
<li class="toctree-l4"><a class="reference internal" href="#loads-and-stores">Loads and stores</a></li>
<li class="toctree-l4"><a class="reference internal" href="#instruction-aliases">Instruction aliases</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../test/index.html">Testing</a></li>
</ul>
<p class="caption"><span class="caption-text">User Documentation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../user/index.html">Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../user/building_simeng.html">Building SimEng</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../user/running_simeng.html">Running SimEng</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../user/configuring_simeng.html">Configuring SimEng</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../user/creating_binaries.html">Creating Binaries</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../user/docker.html">Docker</a></li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">SimEng</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../../index.html" class="icon icon-home"></a> &raquo;</li>
        
          <li><a href="../index.html">Architectures</a> &raquo;</li>
        
      <li>AArch64</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="../../../_sources/developer/arch/supported/aarch64.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="aarch64">
<h1><a class="toc-backref" href="#id1">AArch64</a><a class="headerlink" href="#aarch64" title="Permalink to this headline">¶</a></h1>
<p>SimEng provides a basic implementation of the 64-bit AArch64 architecture, part of the ARMv8-a ISA. This implementation provides support for decoding and executing a range of common instructions, sufficient to run a number of simple benchmarks. It is also capable of handling supervisor call (syscall) exceptions via basic system call emulation, allowing the execution of programs that have been statically compiled with the standard library.</p>
<div class="contents topic" id="contents">
<p class="topic-title">Contents</p>
<ul class="simple">
<li><a class="reference internal" href="#aarch64" id="id1">AArch64</a><ul>
<li><a class="reference internal" href="#decoding" id="id2">Decoding</a><ul>
<li><a class="reference internal" href="#instruction-groups" id="id3">Instruction Groups</a><ul>
<li><a class="reference internal" href="#implementation" id="id4">Implementation</a></li>
<li><a class="reference internal" href="#additional-information" id="id5">Additional information</a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#adding-instructions" id="id6">Adding instructions</a><ul>
<li><a class="reference internal" href="#adding-execution-behaviour" id="id7">Adding execution behaviour</a><ul>
<li><a class="reference internal" href="#cstool" id="id8">cstool</a></li>
</ul>
</li>
<li><a class="reference internal" href="#zero-registers" id="id9">Zero registers</a></li>
<li><a class="reference internal" href="#loads-and-stores" id="id10">Loads and stores</a></li>
<li><a class="reference internal" href="#instruction-aliases" id="id11">Instruction aliases</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
<div class="section" id="decoding">
<h2><a class="toc-backref" href="#id2">Decoding</a><a class="headerlink" href="#decoding" title="Permalink to this headline">¶</a></h2>
<p>Instruction decoding is performed using the <a class="reference external" href="https://github.com/aquynh/capstone/">Capstone</a> disassembly framework. The disassembly generated by Capstone is used to determine the properties, operands, and execution behaviour of the corresponding instruction.</p>
<p>The logic held in <code class="docutils literal"><span class="pre">src/lib/arch/aarch64/Instruction_decode.cc</span></code> is primarily associated with converting the provided Capstone instruction metadata into the appropriate SimEng <code class="docutils literal"><span class="pre">instruction</span></code> format. Additionally, an instruction’s identifiers are defined here through operand usage and opcode values. For the AArch64 architecture model, the following identifiers are defined:</p>
<ul class="simple">
<li><code class="docutils literal"><span class="pre">isScalarData_</span></code>, operates on scalar values.</li>
<li><code class="docutils literal"><span class="pre">isVectorData_</span></code>, operates on vector values.</li>
<li><code class="docutils literal"><span class="pre">isSVEData_</span></code>, uses Z registers as source and/or destination operands.</li>
<li><code class="docutils literal"><span class="pre">isNoShift_</span></code>, doesn’t have a shift operand.</li>
<li><code class="docutils literal"><span class="pre">isLogical_</span></code>, is a logical operation.</li>
<li><code class="docutils literal"><span class="pre">isCompare_</span></code>, is a compare operation.</li>
<li><code class="docutils literal"><span class="pre">isConvert_</span></code>, is a convert operation.</li>
<li><code class="docutils literal"><span class="pre">isMultiply_</span></code>, is a multiply operation.</li>
<li><code class="docutils literal"><span class="pre">isDivideOrSqrt_</span></code>, is a divide or square root operation.</li>
<li><code class="docutils literal"><span class="pre">isPredicate_</span></code>, writes to a predicate register.</li>
<li><code class="docutils literal"><span class="pre">isLoad_</span></code>, is a load operation.</li>
<li><code class="docutils literal"><span class="pre">isStore_</span></code>, is a store operation.</li>
<li><code class="docutils literal"><span class="pre">isBranch_</span></code>, is a branch operation.</li>
<li><code class="docutils literal"><span class="pre">isRET_</span></code>, is a return instruction.</li>
<li><code class="docutils literal"><span class="pre">isBL_</span></code>, is a branch and link instructions.</li>
</ul>
<div class="section" id="instruction-groups">
<span id="aarch64-instruction-groups"></span><h3><a class="toc-backref" href="#id3">Instruction Groups</a><a class="headerlink" href="#instruction-groups" title="Permalink to this headline">¶</a></h3>
<p>Through a combination of the above identifiers, an instruction can be allocated an <a class="reference internal" href="../../concepts/instructions.html#instruction-group"><span class="std std-ref">instruction group</span></a>. The instruction groups available to the AArch64 ISA are detailed below:</p>
<img alt="AArch64 instruction groups" src="../../../_images/instruction_groups.png" />
<p>The above diagram describes the instruction groups currently implemented for the AArch64 ISA. Each level of the diagram represents a different scope of instructions supported, the primary/top-level encapsulates the most instructions whilst the tertiary/bottom-level the least. The naming convention of the AArch64 instruction groups combines each of the levels within the above diagram through <code class="docutils literal"><span class="pre">_</span></code> characters, the top level is used first and connected to the required lower levels following the relationships shown. For example, to express an instruction group containing integer logical operations without any shift operands, the group <code class="docutils literal"><span class="pre">INT_SIMPLE_LOGICAL_NOSHIFT</span></code> would be used. Another example for all operations (excluding loads and stores) that operate on vector values would simply be <code class="docutils literal"><span class="pre">VECTOR</span></code>. The groups/subgroups chosen in the above diagram are derived from common separations in execution unit support and execution latencies of studied HPC processors.</p>
<p>This hierarchy-based naming convention has been chosen to provide the user with greater control over the number of instructions grouped under one name, whilst also remaining intuitive. A variety of combinations/instruction scopes can be defined through this method and only uses a small set of easily interpreted operation descriptions.</p>
<p>If the supplied instruction groups don’t provide a small enough scope, a Capstone opcode can be used instead (found in <code class="docutils literal"><span class="pre">SimEng/external/capstone/arch/AArch64/AArch64GenInstrInfo.inc</span></code>) with the format <code class="docutils literal"><span class="pre">~{CAPSTONE_OPCODE}</span></code>.</p>
<div class="section" id="implementation">
<h4><a class="toc-backref" href="#id4">Implementation</a><a class="headerlink" href="#implementation" title="Permalink to this headline">¶</a></h4>
<p>The available instruction groups can be found in <code class="docutils literal"><span class="pre">SimEng/src/include/simeng/arch/aarch64/Instruction.hh</span></code> under the <code class="docutils literal"><span class="pre">InstructionGroups</span></code> namespace. The implementation of the relationship between groups, as described in the above diagram, can be found in the same file as an <code class="docutils literal"><span class="pre">unordered_map</span></code> named <code class="docutils literal"><span class="pre">groupInheritance</span></code>. The keys of <code class="docutils literal"><span class="pre">groupInheritance</span></code> represent the parent node of the relationship and the values, the children nodes. The relationships defined by one entry of the <code class="docutils literal"><span class="pre">groupInheritance</span></code> map only represents a single parent-child relationship, therefore, the reading of <code class="docutils literal"><span class="pre">groupInheritance</span></code> relationships are performed recursively. This decision was made to reduce the amount of code used in the instantiation of the <code class="docutils literal"><span class="pre">groupInheritance</span></code> object.</p>
<p>The <code class="docutils literal"><span class="pre">getGroup()</span></code> function in <code class="docutils literal"><span class="pre">SimEng/src/lib/arch/aarch64/Instruction.cc</span></code> contains the logic for converting an instructions’ identifiers to an instruction group. The <code class="docutils literal"><span class="pre">InstructionGroups</span></code> namespace has been ordered such that each data type group (<code class="docutils literal"><span class="pre">INT</span></code>, <code class="docutils literal"><span class="pre">SCALAR</span></code>, etc) is followed by the set of possible operation type groups (<code class="docutils literal"><span class="pre">*_SIMPLE_ARTH</span></code>, <code class="docutils literal"><span class="pre">*_MUL</span></code>, etc). A combination of a base and a relative offset value is used to implement the conversion. The base value is defined as one of the data type groups, whilst the relative offset value represents an operation type group. For those groups that don’t conform to this relationship, e.g. <code class="docutils literal"><span class="pre">BRANCH</span></code> or <code class="docutils literal"><span class="pre">PREDICATE</span></code>, a simple conditional clause is defined.</p>
</div>
<div class="section" id="additional-information">
<h4><a class="toc-backref" href="#id5">Additional information</a><a class="headerlink" href="#additional-information" title="Permalink to this headline">¶</a></h4>
<p>The <code class="docutils literal"><span class="pre">FP</span></code> primary identifier is a placeholder to denote both the <code class="docutils literal"><span class="pre">SCALAR</span></code> and <code class="docutils literal"><span class="pre">VECTOR</span></code> primary identifiers such that, amongst the other combinations, <code class="docutils literal"><span class="pre">FP_SIMPLE_ARTH</span></code> expands to be <code class="docutils literal"><span class="pre">SCALAR_SIMPLE_ARTH</span></code> and <code class="docutils literal"><span class="pre">VECTOR_SIMPLE_ARTH</span></code>. In some cases it was unnecessary and inconvenient to separate <code class="docutils literal"><span class="pre">SCALAR</span></code> and <code class="docutils literal"><span class="pre">VECTOR</span></code> operations within configuration options, therefore, this instruction group option was provided to solve the issue.</p>
<p>When setting the latencies for instruction groups, within the <a class="reference internal" href="../../../user/configuring_simeng.html#config-latencies"><span class="std std-ref">Latencies</span></a> section of the configurable options, the inheritance between instruction groups is taken into account (e.g. the <code class="docutils literal"><span class="pre">VECTOR</span></code> group latency assignment would be inherited by all <code class="docutils literal"><span class="pre">VECTOR_*</span></code> groups). If multiple entries could assign a latency value to an instruction group, the option with the least levels of inheritance to the instruction group takes priority. As an example, take the groups <code class="docutils literal"><span class="pre">INT_SIMPLE</span></code> and <code class="docutils literal"><span class="pre">INT_SIMPLE_ARTH</span></code>. <code class="docutils literal"><span class="pre">INT_SIMPLE_ARTH_NOSHIFT</span></code> inherits from both of these groups but because <code class="docutils literal"><span class="pre">INT_SIMPLE_ARTH</span></code> has one less level of inheritance to traverse, <code class="docutils literal"><span class="pre">INT_SIMPLE_ARTH_NOSHIFT</span></code> inherits <code class="docutils literal"><span class="pre">INT_SIMPLE_ARTH</span></code> latency values.</p>
</div>
</div>
</div>
<div class="section" id="adding-instructions">
<h2><a class="toc-backref" href="#id6">Adding instructions</a><a class="headerlink" href="#adding-instructions" title="Permalink to this headline">¶</a></h2>
<p>Due to the vast number of AArch64 instruction variants, instructions are only added to this architecture as encountered in programs using them; as a result, to run a new program it will likely be necessary to add support for a number of instructions.</p>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p class="last">When adding support for new instructions, it’s recommended to run SimEng in emulation mode for both speed, and for an execution flow that’s easier to follow.</p>
</div>
<p>When you first run the new program through SimEng, execution will occur as normal until an unsupported instruction reaches the retirement point. This will then generate an illegal instruction exception, which the architecture will catch and provide a useful output before terminating. An example of the expected output is below:</p>
<div class="highlight-default"><div class="highlight"><pre><span></span><span class="n">Encountered</span> <span class="n">execution</span> <span class="ow">not</span><span class="o">-</span><span class="n">yet</span><span class="o">-</span><span class="n">implemented</span> <span class="n">exception</span>
  <span class="n">Generated</span> <span class="n">by</span> <span class="n">instruction</span><span class="p">:</span>
    <span class="mh">0x00000000004004a8</span><span class="p">:</span> <span class="n">f3</span> <span class="mi">0</span><span class="n">f</span> <span class="mi">1</span><span class="n">e</span> <span class="n">f8</span>     <span class="nb">str</span> <span class="n">x19</span><span class="p">,</span> <span class="p">[</span><span class="n">sp</span><span class="p">,</span> <span class="c1">#-0x20]!</span>
      <span class="n">opcode</span> <span class="n">ID</span><span class="p">:</span> <span class="mi">1920</span>
<span class="n">Halting</span> <span class="n">due</span> <span class="n">to</span> <span class="n">fatal</span> <span class="n">exception</span>
</pre></div>
</div>
<p>This information includes the program address of the unrecognised instruction, the bytes of the encoded instruction, and the textual representation of the instruction. An “opcode ID” is also provided: this corresponds to a specific value in the <code class="docutils literal"><span class="pre">simeng::arch::aarch64::Opcode</span></code> namespace, imported from Capstone.</p>
<div class="section" id="adding-execution-behaviour">
<h3><a class="toc-backref" href="#id7">Adding execution behaviour</a><a class="headerlink" href="#adding-execution-behaviour" title="Permalink to this headline">¶</a></h3>
<p>The first step to add a new instruction (and the only, for many instructions) is to add a new entry into the execution behaviour table found in <code class="docutils literal"><span class="pre">src/lib/arch/aarch64/Instruction_execute.cc</span></code>. These entries are responsible for reading the input operands and generating one or more results that may be read by the model handling the instruction. The entry should be uniquely identified by the namespace entry corresponding to the opcode ID presented by SimEng when the unsupported instruction was encountered.</p>
<p>There are several useful variables that execution behaviours have access to:</p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">operands</span></code></dt>
<dd><p class="first">This is a vector of <code class="docutils literal"><span class="pre">RegisterValue</span></code>, with each value corresponding to one of the input operands. For most instructions, <code class="docutils literal"><span class="pre">operands[0]</span></code> will be the <em>second</em> operand as written textually, as the first operand is typically the destination register. E.g., for the instruction <code class="docutils literal"><span class="pre">add</span> <span class="pre">w0,</span> <span class="pre">w1,</span> <span class="pre">w2</span></code>, <code class="docutils literal"><span class="pre">operands[0]</span></code> will correspond to <code class="docutils literal"><span class="pre">w1</span></code> and <code class="docutils literal"><span class="pre">[1]</span></code> to <code class="docutils literal"><span class="pre">w2</span></code>.</p>
<p>Some instructions have “implicit” register reads: these are added to the <strong>start</strong> of the operand array. E.g., the instruction <code class="docutils literal"><span class="pre">b.ne</span> <span class="pre">#16</span></code> implicitly reads the “NZCV” flags. In this case, <code class="docutils literal"><span class="pre">operands[0]</span></code> will be the value of the flag register.</p>
<p>Some instructions have operands to which they both read and write, such as <code class="docutils literal"><span class="pre">fmla</span> <span class="pre">v0.d,</span> <span class="pre">v1.d,</span> <span class="pre">v2.d</span></code> both writing to <em>and</em> reading from <code class="docutils literal"><span class="pre">v0.d</span></code>; in this case, <code class="docutils literal"><span class="pre">operands[0]</span></code> is <code class="docutils literal"><span class="pre">v0.d</span></code>, and <code class="docutils literal"><span class="pre">[1]</span></code> and <code class="docutils literal"><span class="pre">[2]</span></code> are <code class="docutils literal"><span class="pre">v1.d</span></code> and <code class="docutils literal"><span class="pre">v2.d</span></code> respectively.</p>
<p class="last">Instructions such as stores may not have any destination registers at all. In these cases, the <code class="docutils literal"><span class="pre">operand</span></code> indices match the positions as they appear: the first operand is <code class="docutils literal"><span class="pre">[0]</span></code>, the second <code class="docutils literal"><span class="pre">[1]</span></code>, and so on.</p>
</dd>
<dt><code class="docutils literal"><span class="pre">results</span></code></dt>
<dd><p class="first">This is the output vector, into which <code class="docutils literal"><span class="pre">RegisterValue</span></code> instances containing the results should be placed. Each entry in the vector corresponds to a destination register.</p>
<p>Some instructions have “implicit” destination registers: in these cases, the implicit destinations are added to the start of the results vector. For example, <code class="docutils literal"><span class="pre">subs</span> <span class="pre">w0,</span> <span class="pre">w1,</span> <span class="pre">#1</span></code> writes explicitly to <code class="docutils literal"><span class="pre">w0</span></code>, but also implicitly sets the “NZCV” comparison flags. In this case, <code class="docutils literal"><span class="pre">results[0]</span></code> is expected to be the updated NZCV flags, while <code class="docutils literal"><span class="pre">results[1]</span></code> is expected to be the new value of <code class="docutils literal"><span class="pre">w0</span></code>.</p>
<p class="last">Memory instructions may have a “writeback” variant, where the register containing the address is updated by an offset during execution. In these cases, the address register is added as a destination <em>after</em> the other registers, corresponding with the textual representation of the registers. E.g., the instruction <code class="docutils literal"><span class="pre">ldr</span> <span class="pre">x1,</span> <span class="pre">[x2,</span> <span class="pre">#8]!</span></code> will expect the value of <code class="docutils literal"><span class="pre">x1</span></code> in <code class="docutils literal"><span class="pre">results[0]</span></code>, while the updated address <code class="docutils literal"><span class="pre">x2</span></code> should be placed in <code class="docutils literal"><span class="pre">results[1]</span></code>.</p>
</dd>
<dt><code class="docutils literal"><span class="pre">metadata</span></code></dt>
<dd><p class="first">Each instruction stores a simplified form of the full disassembly metadata generated by Capstone. This is stored in the <code class="docutils literal"><span class="pre">metadata</span></code> member variable, and is of type <code class="docutils literal"><span class="pre">InstructionMetadata</span></code>. The metadata object contains an <code class="docutils literal"><span class="pre">metadata.operands</span></code> array with entries corresponding to the textual operands of the instruction. <strong>Note:</strong> Unlike the instruction’s <code class="docutils literal"><span class="pre">operands</span></code> member variable, <code class="docutils literal"><span class="pre">metadata.operands</span></code> entries correspond directly to their textual equivalent. For example, in the instruction <code class="docutils literal"><span class="pre">add</span> <span class="pre">w0,</span> <span class="pre">w1,</span> <span class="pre">w2</span></code>, <code class="docutils literal"><span class="pre">metadata.operands[0]</span></code> will describe <code class="docutils literal"><span class="pre">w0</span></code>, <code class="docutils literal"><span class="pre">[1]</span></code> describes <code class="docutils literal"><span class="pre">w1</span></code>, and so on.</p>
<p>The primary use for this data is to retrieve immediate values. For example, with the instruction <code class="docutils literal"><span class="pre">add</span> <span class="pre">w0,</span> <span class="pre">w1,</span> <span class="pre">#1</span></code>, <code class="docutils literal"><span class="pre">metadata.operands[2].imm</span></code> would contain the value <code class="docutils literal"><span class="pre">1</span></code>. Floating point immediates are similarly available, using <code class="docutils literal"><span class="pre">.fp</span></code> in place of <code class="docutils literal"><span class="pre">.imm</span></code>.</p>
<p class="last">For memory operations, the <em>entire</em> memory address section is treated as a single <code class="docutils literal"><span class="pre">metadata.operands</span></code> entry, with information available under <code class="docutils literal"><span class="pre">metadata.operands[n].mem</span></code>. For example, for the instruction <code class="docutils literal"><span class="pre">ldr</span> <span class="pre">x0,</span> <span class="pre">[sp,</span> <span class="pre">#8]</span></code>, <code class="docutils literal"><span class="pre">metadata.operands[1].mem</span></code> contains information on the <code class="docutils literal"><span class="pre">[sp,</span> <span class="pre">#8]</span></code> block, with <code class="docutils literal"><span class="pre">metadata.operands[1].mem.disp</span></code> containing the specified offset of <code class="docutils literal"><span class="pre">8</span></code>.</p>
</dd>
</dl>
<p>SimEng supports the ARM SVE extension and thus the use of <code class="docutils literal"><span class="pre">Z</span></code> vector registers. <code class="docutils literal"><span class="pre">Z</span></code> registers are an extension of the ARM NEON <code class="docutils literal"><span class="pre">V</span></code> vector registers whereby the <code class="docutils literal"><span class="pre">V</span></code> register variant occupies the lower 16 bytes of the <code class="docutils literal"><span class="pre">Z</span></code> registers total 256 bytes. Under the ARM SVE extension, the implemented logic for writing to a <code class="docutils literal"><span class="pre">V</span></code> register is to zero-out the upper 240 bytes of the associated <code class="docutils literal"><span class="pre">Z</span></code> register (e.g. <code class="docutils literal"><span class="pre">z1</span></code> and <code class="docutils literal"><span class="pre">v1</span></code>) and treat its lower 16 bytes as the <code class="docutils literal"><span class="pre">V</span></code> register. SimEng will automatically apply this logic when the execution of an instruction contains a <code class="docutils literal"><span class="pre">V</span></code> register as a destination location.</p>
<div class="section" id="cstool">
<h4><a class="toc-backref" href="#id8">cstool</a><a class="headerlink" href="#cstool" title="Permalink to this headline">¶</a></h4>
<p>Capstone provides a <code class="docutils literal"><span class="pre">cstool</span></code> utility, which provides a visual representation of the <code class="docutils literal"><span class="pre">metadata</span></code> information available for any given instruction. For example, feeding it the bytes for the <code class="docutils literal"><span class="pre">str</span></code> instruction displayed above results in the following:</p>
<div class="highlight-default"><div class="highlight"><pre><span></span>$ cstool -d arm64 f30f1ef8
 0  f3 0f 1e f8  str    x19, [sp, #-0x20]!
        op_count: 2
                operands[0].type: REG = x19
                operands[0].access: READ
                operands[1].type: MEM
                        operands[1].mem.base: REG = sp
                        operands[1].mem.disp: 0xffffffe0
                operands[1].access: READ | WRITE
        Write-back: True
        Registers read: x19 sp
        Registers modified: sp
</pre></div>
</div>
</div>
</div>
<div class="section" id="zero-registers">
<h3><a class="toc-backref" href="#id9">Zero registers</a><a class="headerlink" href="#zero-registers" title="Permalink to this headline">¶</a></h3>
<p>AArch64 provides two zero registers, <code class="docutils literal"><span class="pre">WZR</span></code> and <code class="docutils literal"><span class="pre">XZR</span></code>, which are always read as 0. This implementation mirrors that behaviour, and will automatically populate the relevant <code class="docutils literal"><span class="pre">operands</span></code> entry with a 0-value <code class="docutils literal"><span class="pre">RegisterValue</span></code>.</p>
<p>For instructions that are capable of generating multiple results (typically flag-setting instructions), they can claim to write to one of the zero registers: in these cases, the result is discarded. This implementation supports this behaviour, and reduces the number of available <code class="docutils literal"><span class="pre">results</span></code> entries accordingly.</p>
</div>
<div class="section" id="loads-and-stores">
<h3><a class="toc-backref" href="#id10">Loads and stores</a><a class="headerlink" href="#loads-and-stores" title="Permalink to this headline">¶</a></h3>
<p>In addition to an execution behaviour, memory instructions also require a new entry in the address generation behaviour table found in <code class="docutils literal"><span class="pre">src/lib/arch/aarch64/Instruction_address.cc</span></code>. These entries are responsible for describing the method used to generate the addresses that these instructions will read from or write to.</p>
<p>Address generation is expected to generate one or more instances of <code class="docutils literal"><span class="pre">MemoryAddressTarget</span></code>, containing an address and the number of bytes to access. The same variables described above (<code class="docutils literal"><span class="pre">operands</span></code>, <code class="docutils literal"><span class="pre">metadata</span></code>) are available to use to generate these addresses.</p>
<p>Once the addresses have been generated, they should be supplied in a vector to the <code class="docutils literal"><span class="pre">setMemoryAddresses</span></code> helper function.</p>
</div>
<div class="section" id="instruction-aliases">
<h3><a class="toc-backref" href="#id11">Instruction aliases</a><a class="headerlink" href="#instruction-aliases" title="Permalink to this headline">¶</a></h3>
<p>As Capstone is primarily a disassembler, it will attempt to generate the correct aliases for instructions: for example, the <code class="docutils literal"><span class="pre">cmp</span> <span class="pre">w0,</span> <span class="pre">#0</span></code> instruction is an alias for <code class="docutils literal"><span class="pre">subs</span> <span class="pre">wzr,</span> <span class="pre">w0,</span> <span class="pre">#0</span></code>. As it’s the underlying instruction that is of use (in this case, the <code class="docutils literal"><span class="pre">subs</span></code> instruction), this implementation includes a de-aliasing component that reverses this conversion. The logic for this may be found in <code class="docutils literal"><span class="pre">src/lib/arch/aarch64/InstructionMetadata</span></code>.</p>
<p>If a known but unsupported alias is encountered, it will generate an invalid instruction error, and the output will identify the instruction as unknown in place of the usual textual representation. It is recommended to reference a disassembled version of the program to identify what the instruction at this address should be correctly disassembled to, and implement the necessary dealiasing logic accordingly.</p>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
        <a href="../../test/index.html" class="btn btn-neutral float-right" title="Testing" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
        <a href="../abstract.html" class="btn btn-neutral float-left" title="Abstract Structure" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>
        &#169; Copyright 2021, SimEng developers.

    </p>
  </div>
    
    
    
    Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>
        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>