// Configuration CACTI pour Cortex A7
// L1I et L1D: 32KB, 32B block, 2-way associatif

-cache_type "cache"
-cache_size 32 // KB
-block_size 32 // Bytes
-associativity 2
-operating_point "default"
-technology_node 28 // nm
-output_width 64 // bits
-specific_tag_width 0
-tag_width 0
-access_mode "normal"
-pure_ram false
-pure_sram false
-hybrid_perf_model_type "default"
-use_params true
-use_detailed_model true
-internal_freq_ratio 2.0
-addressbus_delay 0
-addressbus_slew 0
-addressbus_load 0
-databus_delay 0
-databus_slew 0
-databus_load 0
-cache_rw_ports 1
-cache_excluded_ports 0
-cache_read_ports 0
-cache_write_ports 0
-nuca_bank_count 0
-nuca_wire_type "default"
-nuca_access_delay 0
-burst_len 1
-int_prefetch_buffer_size 0
-prefetch_buffer_tag_width 0
-prefetch_buffer_banks 0
-prefetch_buffer_assoc 0
-prefetch_buffer_line_width 0
-prefetch_buffer_access_latency 0
-prefetch_buffer_total_ports 0
