var group___t_r_g_m_u_x___peripheral___access___layer =
[
    [ "TRGMUX Register Masks", "group___t_r_g_m_u_x___register___masks.html", "group___t_r_g_m_u_x___register___masks" ],
    [ "TRGMUX_Type", "struct_t_r_g_m_u_x___type.html", [
      [ "TRGMUXn", "struct_t_r_g_m_u_x___type.html#ac792beb070a7c191e86034cf7903ba4c", null ]
    ] ],
    [ "TRGMUX", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga179a72bbdf6ff89e59e6e8802f654478", null ],
    [ "TRGMUX_ADC0_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga0641fde63fff7c84e42df23ecdc2c922", null ],
    [ "TRGMUX_BASE", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga8c44735e7ca900d6e68dacf26946c334", null ],
    [ "TRGMUX_BASE_ADDRS", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga1154c06ed244699926335a83dc4bc9f5", null ],
    [ "TRGMUX_BASE_PTRS", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga7404aa0c990311a88182486b5f17d6f2", null ],
    [ "TRGMUX_CMP0_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga182a56962fe42ccfd2ed4840dd568526", null ],
    [ "TRGMUX_DMAMUX0_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga13e4851d5f346b08cebacb8afcd85d41", null ],
    [ "TRGMUX_EXTOUT0_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga4d06a2498dce1905eaeba5692713107e", null ],
    [ "TRGMUX_EXTOUT1_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga86be9afe38c62ab19a44b8666d2b3ced", null ],
    [ "TRGMUX_FLEXIO_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#gaebbe2e90b4924d51fdeec0daf731b2ce", null ],
    [ "TRGMUX_FTM0_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#gad754a90e8b452287439fe421b7f2b5e5", null ],
    [ "TRGMUX_FTM1_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga90b37fb47b96b8fd431843d3ba7f2a19", null ],
    [ "TRGMUX_INSTANCE_COUNT", "group___t_r_g_m_u_x___peripheral___access___layer.html#gafc8fa200b4c5372f11a2a0ff22b80481", null ],
    [ "TRGMUX_LPI2C0_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#gaedcc59e9d488851b671b8b03a6930c6a", null ],
    [ "TRGMUX_LPIT0_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga5d7e57da3b173137b6e62ba8558f53f9", null ],
    [ "TRGMUX_LPSPI0_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga96ee382cf72531547a20b2960676a53b", null ],
    [ "TRGMUX_LPTMR0_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga308cfc7a07d01d6861aded057c928e38", null ],
    [ "TRGMUX_LPUART0_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga0f7d344e343802efef2d28cb58666054", null ],
    [ "TRGMUX_LPUART1_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#ga91aaf8914123333320f3281f7210461c", null ],
    [ "TRGMUX_PDB0_INDEX", "group___t_r_g_m_u_x___peripheral___access___layer.html#gaefbee1be6c20f8c12600606599d4a603", null ],
    [ "TRGMUX_TRGMUXn_COUNT", "group___t_r_g_m_u_x___peripheral___access___layer.html#gaaa25b97fc1f1505e961dd3b28e947165", null ],
    [ "TRGMUX_MemMapPtr", "group___t_r_g_m_u_x___peripheral___access___layer.html#gafd341c8e7ec3d9a98e48677e32f56714", null ]
];
