-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=3;
DEPTH=8192;

ADDRESS_RADIX=UNS;
DATA_RADIX=BIN;

CONTENT BEGIN
	0  :   100;
	1  :   000;
	2  :   011;
	3  :   101;
	4  :   000;
	5  :   111;
	6  :   000;
	7  :   010;
	8  :   110;
	9  :   000;
	10 :   011;
	11 :   101;
	12 :   000;
	13 :   011;
	14 :   000;
	15 :   010;
	16 :   011;
	17 :   010;
	[18..8191]  :   000;
END;
