var dir_41e144568e9e6794ca92fdc739b02c8c =
[
    [ "address_transformation.h", "address__transformation_8h.html", "address__transformation_8h" ],
    [ "arq.h", "arq_8h.html", [
      [ "BackendContainerTrait< HicannARQStatus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_hicann_a_r_q_status_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_hicann_a_r_q_status_01_4" ],
      [ "HicannARQStatus", "classhaldls_1_1vx_1_1_hicann_a_r_q_status.html", "classhaldls_1_1vx_1_1_hicann_a_r_q_status" ],
      [ "ReadCount", "structhaldls_1_1vx_1_1_hicann_a_r_q_status_1_1_read_count.html", "structhaldls_1_1vx_1_1_hicann_a_r_q_status_1_1_read_count" ],
      [ "RxCount", "structhaldls_1_1vx_1_1_hicann_a_r_q_status_1_1_rx_count.html", "structhaldls_1_1vx_1_1_hicann_a_r_q_status_1_1_rx_count" ],
      [ "TxCount", "structhaldls_1_1vx_1_1_hicann_a_r_q_status_1_1_tx_count.html", "structhaldls_1_1vx_1_1_hicann_a_r_q_status_1_1_tx_count" ],
      [ "WriteCount", "structhaldls_1_1vx_1_1_hicann_a_r_q_status_1_1_write_count.html", "structhaldls_1_1vx_1_1_hicann_a_r_q_status_1_1_write_count" ]
    ] ],
    [ "background.h", "background_8h.html", [
      [ "BackendContainerTrait< BackgroundSpikeSource >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_background_spike_source_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_background_spike_source_01_4" ],
      [ "BackgroundSpikeSource", "classhaldls_1_1vx_1_1_background_spike_source.html", "classhaldls_1_1vx_1_1_background_spike_source" ],
      [ "Mask", "structhaldls_1_1vx_1_1_background_spike_source_1_1_mask.html", "structhaldls_1_1vx_1_1_background_spike_source_1_1_mask" ],
      [ "Period", "structhaldls_1_1vx_1_1_background_spike_source_1_1_period.html", "structhaldls_1_1vx_1_1_background_spike_source_1_1_period" ],
      [ "Rate", "structhaldls_1_1vx_1_1_background_spike_source_1_1_rate.html", "structhaldls_1_1vx_1_1_background_spike_source_1_1_rate" ],
      [ "Seed", "structhaldls_1_1vx_1_1_background_spike_source_1_1_seed.html", "structhaldls_1_1vx_1_1_background_spike_source_1_1_seed" ]
    ] ],
    [ "barrier.h", "barrier_8h.html", [
      [ "Barrier", "classhaldls_1_1vx_1_1_barrier.html", "classhaldls_1_1vx_1_1_barrier" ]
    ] ],
    [ "cadc.h", "cadc_8h.html", [
      [ "BackendContainerTrait< CADCChannelConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_channel_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_channel_config_01_4" ],
      [ "BackendContainerTrait< CADCConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_config_01_4" ],
      [ "BackendContainerTrait< CADCOffsetSRAMTimingConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_offset_s_r_a_m_timing_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_offset_s_r_a_m_timing_config_01_4" ],
      [ "BackendContainerTrait< CADCSampleQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_sample_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_sample_quad_01_4" ],
      [ "CADCChannelConfig", "classhaldls_1_1vx_1_1_c_a_d_c_channel_config.html", "classhaldls_1_1vx_1_1_c_a_d_c_channel_config" ],
      [ "CADCConfig", "classhaldls_1_1vx_1_1_c_a_d_c_config.html", "classhaldls_1_1vx_1_1_c_a_d_c_config" ],
      [ "CADCOffsetSRAMTimingConfig", "classhaldls_1_1vx_1_1_c_a_d_c_offset_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_c_a_d_c_offset_s_r_a_m_timing_config" ],
      [ "CADCSampleQuad", "classhaldls_1_1vx_1_1_c_a_d_c_sample_quad.html", "classhaldls_1_1vx_1_1_c_a_d_c_sample_quad" ],
      [ "DeadTime", "structhaldls_1_1vx_1_1_c_a_d_c_config_1_1_dead_time.html", "structhaldls_1_1vx_1_1_c_a_d_c_config_1_1_dead_time" ],
      [ "Offset", "structhaldls_1_1vx_1_1_c_a_d_c_channel_config_1_1_offset.html", "structhaldls_1_1vx_1_1_c_a_d_c_channel_config_1_1_offset" ],
      [ "ResetWait", "structhaldls_1_1vx_1_1_c_a_d_c_config_1_1_reset_wait.html", "structhaldls_1_1vx_1_1_c_a_d_c_config_1_1_reset_wait" ],
      [ "Value", "structhaldls_1_1vx_1_1_c_a_d_c_sample_quad_1_1_value.html", "structhaldls_1_1vx_1_1_c_a_d_c_sample_quad_1_1_value" ]
    ] ],
    [ "capmem.h", "capmem_8h.html", "capmem_8h" ],
    [ "common.h", "common_8h.html", "common_8h" ],
    [ "constants.h", "constants_8h.html", "constants_8h" ],
    [ "container.h", "container_8h.html", null ],
    [ "coordinate_to_container.h", "coordinate__to__container_8h.html", "coordinate__to__container_8h" ],
    [ "correlation.h", "correlation_8h.html", [
      [ "BackendContainerTrait< CommonCorrelationConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_correlation_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_correlation_config_01_4" ],
      [ "CommonCorrelationConfig", "classhaldls_1_1vx_1_1_common_correlation_config.html", "classhaldls_1_1vx_1_1_common_correlation_config" ],
      [ "ResetDuration", "structhaldls_1_1vx_1_1_common_correlation_config_1_1_reset_duration.html", "structhaldls_1_1vx_1_1_common_correlation_config_1_1_reset_duration" ],
      [ "ResetFallTime", "structhaldls_1_1vx_1_1_common_correlation_config_1_1_reset_fall_time.html", "structhaldls_1_1vx_1_1_common_correlation_config_1_1_reset_fall_time" ],
      [ "SenseDelay", "structhaldls_1_1vx_1_1_common_correlation_config_1_1_sense_delay.html", "structhaldls_1_1vx_1_1_common_correlation_config_1_1_sense_delay" ]
    ] ],
    [ "event.h", "event_8h.html", "event_8h" ],
    [ "fpga.h", "fpga_8h.html", [
      [ "BackendContainerTrait< EventRecordingConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_event_recording_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_event_recording_config_01_4" ],
      [ "BackendContainerTrait< ExternalPPUMemoryByte >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_external_p_p_u_memory_byte_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_external_p_p_u_memory_byte_01_4" ],
      [ "BackendContainerTrait< FPGADeviceDNA >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_f_p_g_a_device_d_n_a_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_f_p_g_a_device_d_n_a_01_4" ],
      [ "EventRecordingConfig", "classhaldls_1_1vx_1_1_event_recording_config.html", "classhaldls_1_1vx_1_1_event_recording_config" ],
      [ "ExternalPPUMemoryByte", "classhaldls_1_1vx_1_1_external_p_p_u_memory_byte.html", "classhaldls_1_1vx_1_1_external_p_p_u_memory_byte" ],
      [ "FPGADeviceDNA", "classhaldls_1_1vx_1_1_f_p_g_a_device_d_n_a.html", "classhaldls_1_1vx_1_1_f_p_g_a_device_d_n_a" ],
      [ "Value", "structhaldls_1_1vx_1_1_external_p_p_u_memory_byte_1_1_value.html", "structhaldls_1_1vx_1_1_external_p_p_u_memory_byte_1_1_value" ],
      [ "Value", "structhaldls_1_1vx_1_1_f_p_g_a_device_d_n_a_1_1_value.html", "structhaldls_1_1vx_1_1_f_p_g_a_device_d_n_a_1_1_value" ]
    ] ],
    [ "genpybind.h", "genpybind_8h.html", "genpybind_8h" ],
    [ "haldls.h", "haldls_8h.html", null ],
    [ "i2c.h", "i2c_8h.html", [
      [ "BackendContainerTrait< INA219Config >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_i_n_a219_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_i_n_a219_config_01_4" ],
      [ "BackendContainerTrait< INA219Status >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_i_n_a219_status_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_i_n_a219_status_01_4" ],
      [ "BusVoltage", "structhaldls_1_1vx_1_1_i_n_a219_status_1_1_bus_voltage.html", "structhaldls_1_1vx_1_1_i_n_a219_status_1_1_bus_voltage" ],
      [ "INA219Config", "classhaldls_1_1vx_1_1_i_n_a219_config.html", "classhaldls_1_1vx_1_1_i_n_a219_config" ],
      [ "INA219Status", "classhaldls_1_1vx_1_1_i_n_a219_status.html", "classhaldls_1_1vx_1_1_i_n_a219_status" ],
      [ "ShuntVoltage", "structhaldls_1_1vx_1_1_i_n_a219_status_1_1_shunt_voltage.html", "structhaldls_1_1vx_1_1_i_n_a219_status_1_1_shunt_voltage" ],
      [ "UncalibratedPower", "structhaldls_1_1vx_1_1_i_n_a219_status_1_1_uncalibrated_power.html", "structhaldls_1_1vx_1_1_i_n_a219_status_1_1_uncalibrated_power" ]
    ] ],
    [ "is_readable.h", "is__readable_8h.html", "is__readable_8h" ],
    [ "is_writeable.h", "is__writeable_8h.html", "is__writeable_8h" ],
    [ "is_writereadable.h", "is__writereadable_8h.html", [
      [ "IsWriteReadable", "structhaldls_1_1vx_1_1detail_1_1_is_write_readable.html", "structhaldls_1_1vx_1_1detail_1_1_is_write_readable" ]
    ] ],
    [ "jtag.h", "jtag_8h.html", [
      [ "BackendContainerTrait< JTAGClockScaler >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_j_t_a_g_clock_scaler_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_j_t_a_g_clock_scaler_01_4" ],
      [ "BackendContainerTrait< JTAGIdCode >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_j_t_a_g_id_code_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_j_t_a_g_id_code_01_4" ],
      [ "BackendContainerTrait< ResetJTAGTap >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_reset_j_t_a_g_tap_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_reset_j_t_a_g_tap_01_4" ],
      [ "JTAGClockScaler", "classhaldls_1_1vx_1_1_j_t_a_g_clock_scaler.html", "classhaldls_1_1vx_1_1_j_t_a_g_clock_scaler" ],
      [ "JTAGIdCode", "classhaldls_1_1vx_1_1_j_t_a_g_id_code.html", "classhaldls_1_1vx_1_1_j_t_a_g_id_code" ],
      [ "ManufacturerId", "structhaldls_1_1vx_1_1_j_t_a_g_id_code_1_1_manufacturer_id.html", "structhaldls_1_1vx_1_1_j_t_a_g_id_code_1_1_manufacturer_id" ],
      [ "PartNumber", "structhaldls_1_1vx_1_1_j_t_a_g_id_code_1_1_part_number.html", "structhaldls_1_1vx_1_1_j_t_a_g_id_code_1_1_part_number" ],
      [ "ResetJTAGTap", "classhaldls_1_1vx_1_1_reset_j_t_a_g_tap.html", "classhaldls_1_1vx_1_1_reset_j_t_a_g_tap" ],
      [ "Value", "structhaldls_1_1vx_1_1_j_t_a_g_clock_scaler_1_1_value.html", "structhaldls_1_1vx_1_1_j_t_a_g_clock_scaler_1_1_value" ],
      [ "Version", "structhaldls_1_1vx_1_1_j_t_a_g_id_code_1_1_version.html", "structhaldls_1_1vx_1_1_j_t_a_g_id_code_1_1_version" ]
    ] ],
    [ "madc.h", "madc_8h.html", [
      [ "ActiveMuxInputSelectLength", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_active_mux_input_select_length.html", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_active_mux_input_select_length" ],
      [ "BackendContainerTrait< MADCConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_m_a_d_c_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_m_a_d_c_config_01_4" ],
      [ "BackendContainerTrait< MADCControl >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_m_a_d_c_control_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_m_a_d_c_control_01_4" ],
      [ "CalibrationWaitValue", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_calibration_wait_value.html", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_calibration_wait_value" ],
      [ "ConversionCyclesOffset", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_conversion_cycles_offset.html", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_conversion_cycles_offset" ],
      [ "MADCClockScaleValue", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_m_a_d_c_clock_scale_value.html", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_m_a_d_c_clock_scale_value" ],
      [ "MADCConfig", "classhaldls_1_1vx_1_1_m_a_d_c_config.html", "classhaldls_1_1vx_1_1_m_a_d_c_config" ],
      [ "MADCControl", "classhaldls_1_1vx_1_1_m_a_d_c_control.html", "classhaldls_1_1vx_1_1_m_a_d_c_control" ],
      [ "NumberOfSamples", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_number_of_samples.html", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_number_of_samples" ],
      [ "PowerupWaitValue", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_powerup_wait_value.html", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_powerup_wait_value" ],
      [ "PreampGainCapacitorSize", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_preamp_gain_capacitor_size.html", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_preamp_gain_capacitor_size" ],
      [ "SampleDurationAdjust", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_sample_duration_adjust.html", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_sample_duration_adjust" ],
      [ "SamplingWindowTiming", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_sampling_window_timing.html", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_sampling_window_timing" ],
      [ "SARResetLength", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_s_a_r_reset_length.html", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_s_a_r_reset_length" ],
      [ "SARResetWait", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_s_a_r_reset_wait.html", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_s_a_r_reset_wait" ]
    ] ],
    [ "neuron.h", "neuron_8h.html", [
      [ "AddressOut", "structhaldls_1_1vx_1_1_neuron_backend_config_1_1_address_out.html", "structhaldls_1_1vx_1_1_neuron_backend_config_1_1_address_out" ],
      [ "BackendContainerTrait< BlockPostPulse >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_block_post_pulse_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_block_post_pulse_01_4" ],
      [ "BackendContainerTrait< CommonNeuronBackendConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_neuron_backend_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_neuron_backend_config_01_4" ],
      [ "BackendContainerTrait< NeuronBackendConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_backend_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_backend_config_01_4" ],
      [ "BackendContainerTrait< NeuronBackendSRAMTimingConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_backend_s_r_a_m_timing_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_backend_s_r_a_m_timing_config_01_4" ],
      [ "BackendContainerTrait< NeuronConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_config_01_4" ],
      [ "BackendContainerTrait< NeuronReset >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_reset_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_reset_01_4" ],
      [ "BackendContainerTrait< NeuronResetQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_reset_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_reset_quad_01_4" ],
      [ "BackendContainerTrait< NeuronSRAMTimingConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_s_r_a_m_timing_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_s_r_a_m_timing_config_01_4" ],
      [ "BackendContainerTrait< SpikeCounterRead >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_counter_read_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_counter_read_01_4" ],
      [ "BackendContainerTrait< SpikeCounterReset >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_counter_reset_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_counter_reset_01_4" ],
      [ "BlockPostPulse", "classhaldls_1_1vx_1_1_block_post_pulse.html", "classhaldls_1_1vx_1_1_block_post_pulse" ],
      [ "ClockScale", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_clock_scale.html", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_clock_scale" ],
      [ "CommonNeuronBackendConfig", "classhaldls_1_1vx_1_1_common_neuron_backend_config.html", "classhaldls_1_1vx_1_1_common_neuron_backend_config" ],
      [ "Count", "structhaldls_1_1vx_1_1_spike_counter_read_1_1_count.html", "structhaldls_1_1vx_1_1_spike_counter_read_1_1_count" ],
      [ "ExponentialTermStrength", "structhaldls_1_1vx_1_1_neuron_config_1_1_exponential_term_strength.html", "structhaldls_1_1vx_1_1_neuron_config_1_1_exponential_term_strength" ],
      [ "InputClock", "structhaldls_1_1vx_1_1_neuron_backend_config_1_1_input_clock.html", "structhaldls_1_1vx_1_1_neuron_backend_config_1_1_input_clock" ],
      [ "MembraneCapacitorSize", "structhaldls_1_1vx_1_1_neuron_config_1_1_membrane_capacitor_size.html", "structhaldls_1_1vx_1_1_neuron_config_1_1_membrane_capacitor_size" ],
      [ "NeuronBackendConfig", "classhaldls_1_1vx_1_1_neuron_backend_config.html", "classhaldls_1_1vx_1_1_neuron_backend_config" ],
      [ "NeuronBackendSRAMTimingConfig", "classhaldls_1_1vx_1_1_neuron_backend_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_neuron_backend_s_r_a_m_timing_config" ],
      [ "NeuronConfig", "classhaldls_1_1vx_1_1_neuron_config.html", "classhaldls_1_1vx_1_1_neuron_config" ],
      [ "NeuronReset", "classhaldls_1_1vx_1_1_neuron_reset.html", "classhaldls_1_1vx_1_1_neuron_reset" ],
      [ "NeuronResetQuad", "classhaldls_1_1vx_1_1_neuron_reset_quad.html", "classhaldls_1_1vx_1_1_neuron_reset_quad" ],
      [ "NeuronSRAMTimingConfig", "classhaldls_1_1vx_1_1_neuron_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_neuron_s_r_a_m_timing_config" ],
      [ "RefractoryTime", "structhaldls_1_1vx_1_1_neuron_backend_config_1_1_refractory_time.html", "structhaldls_1_1vx_1_1_neuron_backend_config_1_1_refractory_time" ],
      [ "ResetHoldoff", "structhaldls_1_1vx_1_1_neuron_backend_config_1_1_reset_holdoff.html", "structhaldls_1_1vx_1_1_neuron_backend_config_1_1_reset_holdoff" ],
      [ "SpikeCounterRead", "classhaldls_1_1vx_1_1_spike_counter_read.html", "classhaldls_1_1vx_1_1_spike_counter_read" ],
      [ "SpikeCounterReset", "classhaldls_1_1vx_1_1_spike_counter_reset.html", "classhaldls_1_1vx_1_1_spike_counter_reset" ],
      [ "WaitFireNeuron", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_wait_fire_neuron.html", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_wait_fire_neuron" ],
      [ "WaitGlobalPostPulse", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_wait_global_post_pulse.html", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_wait_global_post_pulse" ],
      [ "WaitSpikeCounterRead", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_wait_spike_counter_read.html", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_wait_spike_counter_read" ],
      [ "WaitSpikeCounterReset", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_wait_spike_counter_reset.html", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_wait_spike_counter_reset" ]
    ] ],
    [ "null_payload_readable.h", "null__payload__readable_8h.html", [
      [ "BackendContainerTrait< NullPayloadReadable >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_null_payload_readable_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_null_payload_readable_01_4" ],
      [ "NullPayloadReadable", "classhaldls_1_1vx_1_1_null_payload_readable.html", "classhaldls_1_1vx_1_1_null_payload_readable" ]
    ] ],
    [ "omnibus_constants.h", "omnibus__constants_8h.html", "omnibus__constants_8h" ],
    [ "padi.h", "padi_8h.html", [
      [ "BackendContainerTrait< CommonPADIBusConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_p_a_d_i_bus_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_p_a_d_i_bus_config_01_4" ],
      [ "BackendContainerTrait< CommonSTPConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_s_t_p_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_s_t_p_config_01_4" ],
      [ "BackendContainerTrait< PADIEvent >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_a_d_i_event_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_a_d_i_event_01_4" ],
      [ "CommonPADIBusConfig", "classhaldls_1_1vx_1_1_common_p_a_d_i_bus_config.html", "classhaldls_1_1vx_1_1_common_p_a_d_i_bus_config" ],
      [ "CommonSTPConfig", "classhaldls_1_1vx_1_1_common_s_t_p_config.html", "classhaldls_1_1vx_1_1_common_s_t_p_config" ],
      [ "DacenPulseExtension", "structhaldls_1_1vx_1_1_common_p_a_d_i_bus_config_1_1_dacen_pulse_extension.html", "structhaldls_1_1vx_1_1_common_p_a_d_i_bus_config_1_1_dacen_pulse_extension" ],
      [ "HagenActivation", "structhaldls_1_1vx_1_1_p_a_d_i_event_1_1_hagen_activation.html", "structhaldls_1_1vx_1_1_p_a_d_i_event_1_1_hagen_activation" ],
      [ "HagenAddress", "structhaldls_1_1vx_1_1_p_a_d_i_event_1_1_hagen_address.html", "structhaldls_1_1vx_1_1_p_a_d_i_event_1_1_hagen_address" ],
      [ "PADIEvent", "classhaldls_1_1vx_1_1_p_a_d_i_event.html", "classhaldls_1_1vx_1_1_p_a_d_i_event" ],
      [ "RecoveryClockSpeed", "structhaldls_1_1vx_1_1_common_s_t_p_config_1_1_recovery_clock_speed.html", "structhaldls_1_1vx_1_1_common_s_t_p_config_1_1_recovery_clock_speed" ],
      [ "RowSelectAddress", "structhaldls_1_1vx_1_1_p_a_d_i_event_1_1_row_select_address.html", "structhaldls_1_1vx_1_1_p_a_d_i_event_1_1_row_select_address" ]
    ] ],
    [ "perftest.h", "perftest_8h.html", [
      [ "BackendContainerTrait< PerfTest >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_perf_test_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_perf_test_01_4" ],
      [ "BackendContainerTrait< PerfTestStatus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_perf_test_status_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_perf_test_status_01_4" ],
      [ "ErrorWord", "structhaldls_1_1vx_1_1_perf_test_status_1_1_error_word.html", "structhaldls_1_1vx_1_1_perf_test_status_1_1_error_word" ],
      [ "InOrder", "structhaldls_1_1vx_1_1_perf_test_status_1_1_in_order.html", "structhaldls_1_1vx_1_1_perf_test_status_1_1_in_order" ],
      [ "PerfTest", "classhaldls_1_1vx_1_1_perf_test.html", "classhaldls_1_1vx_1_1_perf_test" ],
      [ "PerfTestStatus", "classhaldls_1_1vx_1_1_perf_test_status.html", "classhaldls_1_1vx_1_1_perf_test_status" ],
      [ "Received", "structhaldls_1_1vx_1_1_perf_test_status_1_1_received.html", "structhaldls_1_1vx_1_1_perf_test_status_1_1_received" ],
      [ "Sent", "structhaldls_1_1vx_1_1_perf_test_status_1_1_sent.html", "structhaldls_1_1vx_1_1_perf_test_status_1_1_sent" ]
    ] ],
    [ "phy.h", "phy_8h.html", [
      [ "BackendContainerTrait< CommonPhyConfigChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_phy_config_chip_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_phy_config_chip_01_4" ],
      [ "BackendContainerTrait< CommonPhyConfigFPGA >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_phy_config_f_p_g_a_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_phy_config_f_p_g_a_01_4" ],
      [ "BackendContainerTrait< PhyConfigChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_config_chip_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_config_chip_01_4" ],
      [ "BackendContainerTrait< PhyConfigFPGA >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_config_f_p_g_a_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_config_f_p_g_a_01_4" ],
      [ "BackendContainerTrait< PhyStatus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_status_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_status_01_4" ],
      [ "CommonPhyConfigChip", "classhaldls_1_1vx_1_1_common_phy_config_chip.html", "classhaldls_1_1vx_1_1_common_phy_config_chip" ],
      [ "CommonPhyConfigFPGA", "classhaldls_1_1vx_1_1_common_phy_config_f_p_g_a.html", "classhaldls_1_1vx_1_1_common_phy_config_f_p_g_a" ],
      [ "CRCErrorCount", "structhaldls_1_1vx_1_1_phy_status_1_1_c_r_c_error_count.html", "structhaldls_1_1vx_1_1_phy_status_1_1_c_r_c_error_count" ],
      [ "DebugOutputs", "structhaldls_1_1vx_1_1detail_1_1_phy_config_base_1_1_debug_outputs.html", "structhaldls_1_1vx_1_1detail_1_1_phy_config_base_1_1_debug_outputs" ],
      [ "ManualDelay", "structhaldls_1_1vx_1_1detail_1_1_phy_config_base_1_1_manual_delay.html", "structhaldls_1_1vx_1_1detail_1_1_phy_config_base_1_1_manual_delay" ],
      [ "OnlineTime", "structhaldls_1_1vx_1_1_phy_status_1_1_online_time.html", "structhaldls_1_1vx_1_1_phy_status_1_1_online_time" ],
      [ "PhyConfigBase", "classhaldls_1_1vx_1_1detail_1_1_phy_config_base.html", "classhaldls_1_1vx_1_1detail_1_1_phy_config_base" ],
      [ "PhyConfigChip", "classhaldls_1_1vx_1_1_phy_config_chip.html", "classhaldls_1_1vx_1_1_phy_config_chip" ],
      [ "PhyConfigFPGA", "classhaldls_1_1vx_1_1_phy_config_f_p_g_a.html", "classhaldls_1_1vx_1_1_phy_config_f_p_g_a" ],
      [ "PhyStatus", "classhaldls_1_1vx_1_1_phy_status.html", "classhaldls_1_1vx_1_1_phy_status" ],
      [ "RxCount", "structhaldls_1_1vx_1_1_phy_status_1_1_rx_count.html", "structhaldls_1_1vx_1_1_phy_status_1_1_rx_count" ],
      [ "RxDroppedCount", "structhaldls_1_1vx_1_1_phy_status_1_1_rx_dropped_count.html", "structhaldls_1_1vx_1_1_phy_status_1_1_rx_dropped_count" ],
      [ "TxCount", "structhaldls_1_1vx_1_1_phy_status_1_1_tx_count.html", "structhaldls_1_1vx_1_1_phy_status_1_1_tx_count" ],
      [ "VBias", "structhaldls_1_1vx_1_1detail_1_1_phy_config_base_1_1_v_bias.html", "structhaldls_1_1vx_1_1detail_1_1_phy_config_base_1_1_v_bias" ]
    ] ],
    [ "pickle.h", "pickle_8h.html", [
      [ "AddPickle", "structhaldls_1_1vx_1_1_add_pickle.html", null ],
      [ "AddPickle< hate::type_list< Ts... > >", "structhaldls_1_1vx_1_1_add_pickle_3_01hate_1_1type__list_3_01_ts_8_8_8_01_4_01_4.html", "structhaldls_1_1vx_1_1_add_pickle_3_01hate_1_1type__list_3_01_ts_8_8_8_01_4_01_4" ]
    ] ],
    [ "pll.h", "pll_8h.html", [
      [ "ADPLL", "classhaldls_1_1vx_1_1_a_d_p_l_l.html", "classhaldls_1_1vx_1_1_a_d_p_l_l" ],
      [ "BackendContainerTrait< ADPLL >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d_p_l_l_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d_p_l_l_01_4" ],
      [ "BackendContainerTrait< PLLClockOutputBlock >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_clock_output_block_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_clock_output_block_01_4" ],
      [ "BackendContainerTrait< PLLSelfTest >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_self_test_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_self_test_01_4" ],
      [ "BackendContainerTrait< PLLSelfTestStatus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_self_test_status_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_self_test_status_01_4" ],
      [ "CheckRange", "structhaldls_1_1vx_1_1_p_l_l_self_test_1_1_check_range.html", "structhaldls_1_1vx_1_1_p_l_l_self_test_1_1_check_range" ],
      [ "CheckValue", "structhaldls_1_1vx_1_1_p_l_l_self_test_1_1_check_value.html", "structhaldls_1_1vx_1_1_p_l_l_self_test_1_1_check_value" ],
      [ "ClockOutput", "classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html", "classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output" ],
      [ "CoreDivM0", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_core_div_m0.html", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_core_div_m0" ],
      [ "CoreDivM1", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_core_div_m1.html", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_core_div_m1" ],
      [ "CounterValue", "structhaldls_1_1vx_1_1_p_l_l_self_test_status_1_1_counter_value.html", "structhaldls_1_1vx_1_1_p_l_l_self_test_status_1_1_counter_value" ],
      [ "DcoPowerSwitch", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_dco_power_switch.html", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_dco_power_switch" ],
      [ "FilterShift", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_filter_shift.html", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_filter_shift" ],
      [ "LoopDivN", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_loop_div_n.html", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_loop_div_n" ],
      [ "LoopFilterInt", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_loop_filter_int.html", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_loop_filter_int" ],
      [ "LoopFilterProp", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_loop_filter_prop.html", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_loop_filter_prop" ],
      [ "PLLClockOutputBlock", "classhaldls_1_1vx_1_1_p_l_l_clock_output_block.html", "classhaldls_1_1vx_1_1_p_l_l_clock_output_block" ],
      [ "PLLSelfTest", "classhaldls_1_1vx_1_1_p_l_l_self_test.html", "classhaldls_1_1vx_1_1_p_l_l_self_test" ],
      [ "PLLSelfTestStatus", "classhaldls_1_1vx_1_1_p_l_l_self_test_status.html", "classhaldls_1_1vx_1_1_p_l_l_self_test_status" ],
      [ "PreDivP0", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_pre_div_p0.html", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_pre_div_p0" ],
      [ "PreDivP1", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_pre_div_p1.html", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_pre_div_p1" ],
      [ "PreDivP2", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_pre_div_p2.html", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_pre_div_p2" ],
      [ "PreScalerP", "structhaldls_1_1vx_1_1_p_l_l_self_test_1_1_pre_scaler_p.html", "structhaldls_1_1vx_1_1_p_l_l_self_test_1_1_pre_scaler_p" ],
      [ "Tune", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_tune.html", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_tune" ]
    ] ],
    [ "ppu.h", "ppu_8h.html", "ppu_8h" ],
    [ "print.h", "print_8h.html", "print_8h" ],
    [ "pyhaldls.h", "pyhaldls_8h.html", "pyhaldls_8h" ],
    [ "readout.h", "readout_8h.html", [
      [ "BackendContainerTrait< PadMultiplexerConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_pad_multiplexer_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_pad_multiplexer_config_01_4" ],
      [ "BackendContainerTrait< ReadoutSourceSelection >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_readout_source_selection_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_readout_source_selection_01_4" ],
      [ "PadMultiplexerConfig", "classhaldls_1_1vx_1_1_pad_multiplexer_config.html", "classhaldls_1_1vx_1_1_pad_multiplexer_config" ],
      [ "ReadoutSourceSelection", "classhaldls_1_1vx_1_1_readout_source_selection.html", "classhaldls_1_1vx_1_1_readout_source_selection" ],
      [ "SourceMultiplexer", "structhaldls_1_1vx_1_1_readout_source_selection_1_1_source_multiplexer.html", "structhaldls_1_1vx_1_1_readout_source_selection_1_1_source_multiplexer" ]
    ] ],
    [ "reset.h", "reset_8h.html", [
      [ "BackendContainerTrait< ResetChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_reset_chip_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_reset_chip_01_4" ],
      [ "ResetChip", "classhaldls_1_1vx_1_1_reset_chip.html", "classhaldls_1_1vx_1_1_reset_chip" ]
    ] ],
    [ "routing_crossbar.h", "routing__crossbar_8h.html", [
      [ "BackendContainerTrait< CrossbarInputDropCounter >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_input_drop_counter_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_input_drop_counter_01_4" ],
      [ "BackendContainerTrait< CrossbarNode >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_node_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_node_01_4" ],
      [ "BackendContainerTrait< CrossbarOutputConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_output_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_output_config_01_4" ],
      [ "BackendContainerTrait< CrossbarOutputEventCounter >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_output_event_counter_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_output_event_counter_01_4" ],
      [ "CrossbarInputDropCounter", "classhaldls_1_1vx_1_1_crossbar_input_drop_counter.html", "classhaldls_1_1vx_1_1_crossbar_input_drop_counter" ],
      [ "CrossbarNode", "classhaldls_1_1vx_1_1_crossbar_node.html", "classhaldls_1_1vx_1_1_crossbar_node" ],
      [ "CrossbarOutputConfig", "classhaldls_1_1vx_1_1_crossbar_output_config.html", "classhaldls_1_1vx_1_1_crossbar_output_config" ],
      [ "CrossbarOutputEventCounter", "classhaldls_1_1vx_1_1_crossbar_output_event_counter.html", "classhaldls_1_1vx_1_1_crossbar_output_event_counter" ],
      [ "Value", "structhaldls_1_1vx_1_1_crossbar_output_event_counter_1_1_value.html", "structhaldls_1_1vx_1_1_crossbar_output_event_counter_1_1_value" ],
      [ "Value", "structhaldls_1_1vx_1_1_crossbar_input_drop_counter_1_1_value.html", "structhaldls_1_1vx_1_1_crossbar_input_drop_counter_1_1_value" ]
    ] ],
    [ "spi.h", "spi_8h.html", [
      [ "BackendContainerTrait< DACChannel >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c_channel_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c_channel_01_4" ],
      [ "BackendContainerTrait< DACControl >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c_control_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c_control_01_4" ],
      [ "BackendContainerTrait< ShiftRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_shift_register_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_shift_register_01_4" ],
      [ "DACChannel", "classhaldls_1_1vx_1_1_d_a_c_channel.html", "classhaldls_1_1vx_1_1_d_a_c_channel" ],
      [ "DACControl", "classhaldls_1_1vx_1_1_d_a_c_control.html", "classhaldls_1_1vx_1_1_d_a_c_control" ],
      [ "ShiftRegister", "classhaldls_1_1vx_1_1_shift_register.html", "classhaldls_1_1vx_1_1_shift_register" ],
      [ "Value", "structhaldls_1_1vx_1_1_d_a_c_channel_1_1_value.html", "structhaldls_1_1vx_1_1_d_a_c_channel_1_1_value" ]
    ] ],
    [ "sram_controller.h", "sram__controller_8h.html", [
      [ "AddressSetupTime", "structhaldls_1_1vx_1_1detail_1_1_s_r_a_m_timing_config_1_1_address_setup_time.html", "structhaldls_1_1vx_1_1detail_1_1_s_r_a_m_timing_config_1_1_address_setup_time" ],
      [ "EnableWidth", "structhaldls_1_1vx_1_1detail_1_1_s_r_a_m_timing_config_1_1_enable_width.html", "structhaldls_1_1vx_1_1detail_1_1_s_r_a_m_timing_config_1_1_enable_width" ],
      [ "ReadDelay", "structhaldls_1_1vx_1_1detail_1_1_s_r_a_m_timing_config_1_1_read_delay.html", "structhaldls_1_1vx_1_1detail_1_1_s_r_a_m_timing_config_1_1_read_delay" ],
      [ "SRAMTimingConfig", "classhaldls_1_1vx_1_1detail_1_1_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1detail_1_1_s_r_a_m_timing_config" ]
    ] ],
    [ "synapse.h", "synapse_8h.html", [
      [ "AmpCalib", "structhaldls_1_1vx_1_1_synapse_correlation_calib_quad_1_1_amp_calib.html", "structhaldls_1_1vx_1_1_synapse_correlation_calib_quad_1_1_amp_calib" ],
      [ "BackendContainerTrait< ColumnCorrelationQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_column_correlation_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_column_correlation_quad_01_4" ],
      [ "BackendContainerTrait< ColumnCurrentQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_column_current_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_column_current_quad_01_4" ],
      [ "BackendContainerTrait< CommonSynramConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_synram_config_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_synram_config_01_4" ],
      [ "BackendContainerTrait< CorrelationReset >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_correlation_reset_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_correlation_reset_01_4" ],
      [ "BackendContainerTrait< SynapseBiasSelection >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_bias_selection_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_bias_selection_01_4" ],
      [ "BackendContainerTrait< SynapseCorrelationCalibQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_correlation_calib_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_correlation_calib_quad_01_4" ],
      [ "BackendContainerTrait< SynapseLabelQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_label_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_label_quad_01_4" ],
      [ "BackendContainerTrait< SynapseQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_quad_01_4" ],
      [ "BackendContainerTrait< SynapseWeightQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_weight_quad_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_weight_quad_01_4" ],
      [ "ColumnCorrelationQuad", "classhaldls_1_1vx_1_1_column_correlation_quad.html", "classhaldls_1_1vx_1_1_column_correlation_quad" ],
      [ "ColumnCorrelationSwitch", "structhaldls_1_1vx_1_1_column_correlation_quad_1_1_column_correlation_switch.html", "structhaldls_1_1vx_1_1_column_correlation_quad_1_1_column_correlation_switch" ],
      [ "ColumnCurrentQuad", "classhaldls_1_1vx_1_1_column_current_quad.html", "classhaldls_1_1vx_1_1_column_current_quad" ],
      [ "ColumnCurrentSwitch", "structhaldls_1_1vx_1_1_column_current_quad_1_1_column_current_switch.html", "structhaldls_1_1vx_1_1_column_current_quad_1_1_column_current_switch" ],
      [ "CommonSynramConfig", "classhaldls_1_1vx_1_1_common_synram_config.html", "classhaldls_1_1vx_1_1_common_synram_config" ],
      [ "CorrelationReset", "classhaldls_1_1vx_1_1_correlation_reset.html", "classhaldls_1_1vx_1_1_correlation_reset" ],
      [ "PCConf", "structhaldls_1_1vx_1_1_common_synram_config_1_1_p_c_conf.html", "structhaldls_1_1vx_1_1_common_synram_config_1_1_p_c_conf" ],
      [ "SynapseBiasSelection", "classhaldls_1_1vx_1_1_synapse_bias_selection.html", "classhaldls_1_1vx_1_1_synapse_bias_selection" ],
      [ "SynapseCorrelationCalibQuad", "classhaldls_1_1vx_1_1_synapse_correlation_calib_quad.html", "classhaldls_1_1vx_1_1_synapse_correlation_calib_quad" ],
      [ "SynapseLabelQuad", "classhaldls_1_1vx_1_1_synapse_label_quad.html", "classhaldls_1_1vx_1_1_synapse_label_quad" ],
      [ "SynapseQuad", "classhaldls_1_1vx_1_1_synapse_quad.html", "classhaldls_1_1vx_1_1_synapse_quad" ],
      [ "SynapseWeightQuad", "classhaldls_1_1vx_1_1_synapse_weight_quad.html", "classhaldls_1_1vx_1_1_synapse_weight_quad" ],
      [ "TimeCalib", "structhaldls_1_1vx_1_1_synapse_correlation_calib_quad_1_1_time_calib.html", "structhaldls_1_1vx_1_1_synapse_correlation_calib_quad_1_1_time_calib" ],
      [ "Value", "structhaldls_1_1vx_1_1_synapse_label_quad_1_1_value.html", "structhaldls_1_1vx_1_1_synapse_label_quad_1_1_value" ],
      [ "Value", "structhaldls_1_1vx_1_1_synapse_weight_quad_1_1_value.html", "structhaldls_1_1vx_1_1_synapse_weight_quad_1_1_value" ],
      [ "WaitCtrClear", "structhaldls_1_1vx_1_1_common_synram_config_1_1_wait_ctr_clear.html", "structhaldls_1_1vx_1_1_common_synram_config_1_1_wait_ctr_clear" ],
      [ "WConf", "structhaldls_1_1vx_1_1_common_synram_config_1_1_w_conf.html", "structhaldls_1_1vx_1_1_common_synram_config_1_1_w_conf" ]
    ] ],
    [ "synapse_driver.h", "synapse__driver_8h.html", "synapse__driver_8h" ],
    [ "systime.h", "systime_8h.html", [
      [ "BackendContainerTrait< SystimeSync >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_systime_sync_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_systime_sync_01_4" ],
      [ "BackendContainerTrait< SystimeSyncBase >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_systime_sync_base_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_systime_sync_base_01_4" ],
      [ "SystimeSync", "classhaldls_1_1vx_1_1_systime_sync.html", "classhaldls_1_1vx_1_1_systime_sync" ],
      [ "SystimeSyncBase", "classhaldls_1_1vx_1_1_systime_sync_base.html", "classhaldls_1_1vx_1_1_systime_sync_base" ],
      [ "Value", "structhaldls_1_1vx_1_1_systime_sync_base_1_1_value.html", "structhaldls_1_1vx_1_1_systime_sync_base_1_1_value" ]
    ] ],
    [ "timer.h", "timer_8h.html", [
      [ "BackendContainerTrait< Timer >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_timer_01_4.html", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_timer_01_4" ],
      [ "Timer", "classhaldls_1_1vx_1_1_timer.html", "classhaldls_1_1vx_1_1_timer" ],
      [ "Value", "structhaldls_1_1vx_1_1_timer_1_1_value.html", "structhaldls_1_1vx_1_1_timer_1_1_value" ]
    ] ],
    [ "traits.h", "traits_8h.html", "traits_8h" ]
];