Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: gestore_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "gestore_display.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "gestore_display"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : gestore_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_e.vhd" in Library work.
Architecture dataflow of Entity display_sette_segmenti_e is up to date.
Compiling vhdl file "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_b.vhd" in Library work.
Architecture structural of Entity diplay_sette_segmenti_b is up to date.
Compiling vhdl file "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_f.vhd" in Library work.
Architecture behavioral of Entity display_sette_segmenti_f is up to date.
Compiling vhdl file "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_d.vhd" in Library work.
Architecture structural of Entity diplay_sette_segmenti_d is up to date.
Compiling vhdl file "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_c.vhd" in Library work.
Architecture behavioral of Entity diplay_sette_segmenti_c is up to date.
Compiling vhdl file "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_g.vhd" in Library work.
Architecture dataflow of Entity display_sette_segmenti_g is up to date.
Compiling vhdl file "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_a.vhd" in Library work.
Architecture structural of Entity display_sette_segmenti_a is up to date.
Compiling vhdl file "/home/sav/ASE/gestore_display/clk_fil.vhd" in Library work.
Entity <clk_fil> compiled.
Entity <clk_fil> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/sav/ASE/gestore_display/contatore_modulo_4.vhd" in Library work.
Entity <contatore_modulo_2n> compiled.
Entity <contatore_modulo_2n> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/sav/ASE/gestore_display/selettore_cifra.vhd" in Library work.
Architecture structural of Entity selettore_cifra is up to date.
Compiling vhdl file "/home/sav/ASE/gestore_display/diplay_7_segmenti.vhd" in Library work.
Architecture structural of Entity display_7_segmenti is up to date.
Compiling vhdl file "/home/sav/ASE/gestore_display/demux1_4.vhd" in Library work.
Entity <demux1_4> compiled.
Entity <demux1_4> (Architecture <dataflow>) compiled.
Compiling vhdl file "/home/sav/ASE/gestore_display/gestore_display.vhd" in Library work.
Entity <gestore_display> compiled.
Entity <gestore_display> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <gestore_display> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <clk_fil> in library <work> (architecture <Behavioral>) with generics.
	freq_in = 5000
	freq_out = 50

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <Behavioral>) with generics.
	width = 2

Analyzing hierarchy for entity <selettore_cifra> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <display_7_segmenti> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <demux1_4> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <diplay_sette_segmenti_b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <diplay_sette_segmenti_d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <display_sette_segmenti_f> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_sette_segmenti_g> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <display_sette_segmenti_a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <diplay_sette_segmenti_c> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_sette_segmenti_e> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <diplay_sette_segmenti_b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <display_sette_segmenti_f> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <diplay_sette_segmenti_d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <display_sette_segmenti_e> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <diplay_sette_segmenti_b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <display_sette_segmenti_e> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <display_sette_segmenti_f> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <diplay_sette_segmenti_b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <display_sette_segmenti_e> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <gestore_display> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "/home/sav/ASE/gestore_display/gestore_display.vhd" line 85: Unconnected output port 'output' of component 'clk_fil'.
WARNING:Xst:753 - "/home/sav/ASE/gestore_display/gestore_display.vhd" line 86: Unconnected output port 'hit' of component 'contatore_modulo_2n'.
Entity <gestore_display> analyzed. Unit <gestore_display> generated.

Analyzing generic Entity <clk_fil> in library <work> (Architecture <Behavioral>).
	freq_in = 5000
	freq_out = 50
Entity <clk_fil> analyzed. Unit <clk_fil> generated.

Analyzing generic Entity <contatore_modulo_2n> in library <work> (Architecture <Behavioral>).
	width = 2
Entity <contatore_modulo_2n> analyzed. Unit <contatore_modulo_2n> generated.

Analyzing Entity <selettore_cifra> in library <work> (Architecture <structural>).
Entity <selettore_cifra> analyzed. Unit <selettore_cifra> generated.

Analyzing Entity <display_7_segmenti> in library <work> (Architecture <structural>).
Entity <display_7_segmenti> analyzed. Unit <display_7_segmenti> generated.

Analyzing Entity <diplay_sette_segmenti_b> in library <work> (Architecture <structural>).
Entity <diplay_sette_segmenti_b> analyzed. Unit <diplay_sette_segmenti_b> generated.

Analyzing Entity <diplay_sette_segmenti_d> in library <work> (Architecture <structural>).
Entity <diplay_sette_segmenti_d> analyzed. Unit <diplay_sette_segmenti_d> generated.

Analyzing Entity <display_sette_segmenti_f> in library <work> (Architecture <behavioral>).
Entity <display_sette_segmenti_f> analyzed. Unit <display_sette_segmenti_f> generated.

Analyzing Entity <display_sette_segmenti_g> in library <work> (Architecture <dataflow>).
Entity <display_sette_segmenti_g> analyzed. Unit <display_sette_segmenti_g> generated.

Analyzing Entity <display_sette_segmenti_a> in library <work> (Architecture <structural>).
Entity <display_sette_segmenti_a> analyzed. Unit <display_sette_segmenti_a> generated.

Analyzing Entity <diplay_sette_segmenti_c> in library <work> (Architecture <behavioral>).
Entity <diplay_sette_segmenti_c> analyzed. Unit <diplay_sette_segmenti_c> generated.

Analyzing Entity <display_sette_segmenti_e> in library <work> (Architecture <dataflow>).
Entity <display_sette_segmenti_e> analyzed. Unit <display_sette_segmenti_e> generated.

Analyzing Entity <demux1_4> in library <work> (Architecture <dataflow>).
Entity <demux1_4> analyzed. Unit <demux1_4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_fil>.
    Related source file is "/home/sav/ASE/gestore_display/clk_fil.vhd".
    Found 1-bit register for signal <hit>.
    Found 100-bit up counter for signal <count>.
    Found 100-bit comparator equal for signal <hit$cmp_eq0000> created at line 51.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_fil> synthesized.


Synthesizing Unit <contatore_modulo_2n>.
    Related source file is "/home/sav/ASE/gestore_display/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 2-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n> synthesized.


Synthesizing Unit <selettore_cifra>.
    Related source file is "/home/sav/ASE/gestore_display/selettore_cifra.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <valore_cifra>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <selettore_cifra> synthesized.


Synthesizing Unit <demux1_4>.
    Related source file is "/home/sav/ASE/gestore_display/demux1_4.vhd".
Unit <demux1_4> synthesized.


Synthesizing Unit <display_sette_segmenti_e>.
    Related source file is "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_e.vhd".
Unit <display_sette_segmenti_e> synthesized.


Synthesizing Unit <diplay_sette_segmenti_b>.
    Related source file is "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_b.vhd".
Unit <diplay_sette_segmenti_b> synthesized.


Synthesizing Unit <display_sette_segmenti_f>.
    Related source file is "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_f.vhd".
Unit <display_sette_segmenti_f> synthesized.


Synthesizing Unit <diplay_sette_segmenti_d>.
    Related source file is "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_d.vhd".
Unit <diplay_sette_segmenti_d> synthesized.


Synthesizing Unit <diplay_sette_segmenti_c>.
    Related source file is "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_c.vhd".
Unit <diplay_sette_segmenti_c> synthesized.


Synthesizing Unit <display_sette_segmenti_g>.
    Related source file is "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_g.vhd".
Unit <display_sette_segmenti_g> synthesized.


Synthesizing Unit <display_sette_segmenti_a>.
    Related source file is "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_a.vhd".
Unit <display_sette_segmenti_a> synthesized.


Synthesizing Unit <display_7_segmenti>.
    Related source file is "/home/sav/ASE/gestore_display/diplay_7_segmenti.vhd".
WARNING:Xst:647 - Input <point> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <display_7_segmenti> synthesized.


Synthesizing Unit <gestore_display>.
    Related source file is "/home/sav/ASE/gestore_display/gestore_display.vhd".
Unit <gestore_display> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 100-bit up counter                                    : 1
 2-bit up counter                                      : 1
# Registers                                            : 2
 1-bit register                                        : 2
# Comparators                                          : 1
 100-bit comparator equal                              : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 100-bit up counter                                    : 1
 2-bit up counter                                      : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 1
 100-bit comparator equal                              : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <counter_mod_4/hit> of sequential type is unconnected in block <gestore_display>.

Optimizing unit <gestore_display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block gestore_display, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 103
 Flip-Flops                                            : 103

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : gestore_display.ngr
Top Level Output File Name         : gestore_display
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 379
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 99
#      LUT2                        : 7
#      LUT3                        : 8
#      LUT4                        : 32
#      MUXCY                       : 124
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 100
# FlipFlops/Latches                : 103
#      FDCE                        : 102
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 18
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                       87  out of    960     9%  
 Number of Slice Flip Flops:            103  out of   1920     5%  
 Number of 4 input LUTs:                149  out of   1920     7%  
 Number of IOs:                          34
 Number of bonded IOBs:                  30  out of    108    27%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 103   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+---------------------------+-------+
Control Signal                     | Buffer(FF name)           | Load  |
-----------------------------------+---------------------------+-------+
reset_inv(reset_inv1_INV_0:O)      | NONE(clock_filter/count_0)| 102   |
-----------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.024ns (Maximum Frequency: 124.619MHz)
   Minimum input arrival time before clock: 3.718ns
   Maximum output required time after clock: 7.298ns
   Maximum combinational path delay: 7.314ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.024ns (frequency: 124.619MHz)
  Total number of paths / destination ports: 5155 / 105
-------------------------------------------------------------------------
Delay:               8.024ns (Levels of Logic = 100)
  Source:            clock_filter/count_1 (FF)
  Destination:       clock_filter/count_99 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_filter/count_1 to clock_filter/count_99
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.514   0.532  clock_filter/count_1 (clock_filter/count_1)
     LUT1:I0->O            1   0.612   0.000  clock_filter/Mcount_count_cy<1>_rt (clock_filter/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  clock_filter/Mcount_count_cy<1> (clock_filter/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<2> (clock_filter/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<3> (clock_filter/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<4> (clock_filter/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<5> (clock_filter/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<6> (clock_filter/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<7> (clock_filter/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<8> (clock_filter/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<9> (clock_filter/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<10> (clock_filter/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<11> (clock_filter/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<12> (clock_filter/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<13> (clock_filter/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<14> (clock_filter/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<15> (clock_filter/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<16> (clock_filter/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<17> (clock_filter/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<18> (clock_filter/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<19> (clock_filter/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<20> (clock_filter/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<21> (clock_filter/Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<22> (clock_filter/Mcount_count_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<23> (clock_filter/Mcount_count_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<24> (clock_filter/Mcount_count_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<25> (clock_filter/Mcount_count_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<26> (clock_filter/Mcount_count_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<27> (clock_filter/Mcount_count_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<28> (clock_filter/Mcount_count_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<29> (clock_filter/Mcount_count_cy<29>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<30> (clock_filter/Mcount_count_cy<30>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<31> (clock_filter/Mcount_count_cy<31>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<32> (clock_filter/Mcount_count_cy<32>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<33> (clock_filter/Mcount_count_cy<33>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<34> (clock_filter/Mcount_count_cy<34>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<35> (clock_filter/Mcount_count_cy<35>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<36> (clock_filter/Mcount_count_cy<36>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<37> (clock_filter/Mcount_count_cy<37>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<38> (clock_filter/Mcount_count_cy<38>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<39> (clock_filter/Mcount_count_cy<39>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<40> (clock_filter/Mcount_count_cy<40>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<41> (clock_filter/Mcount_count_cy<41>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<42> (clock_filter/Mcount_count_cy<42>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<43> (clock_filter/Mcount_count_cy<43>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<44> (clock_filter/Mcount_count_cy<44>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<45> (clock_filter/Mcount_count_cy<45>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<46> (clock_filter/Mcount_count_cy<46>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<47> (clock_filter/Mcount_count_cy<47>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<48> (clock_filter/Mcount_count_cy<48>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<49> (clock_filter/Mcount_count_cy<49>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<50> (clock_filter/Mcount_count_cy<50>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<51> (clock_filter/Mcount_count_cy<51>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<52> (clock_filter/Mcount_count_cy<52>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<53> (clock_filter/Mcount_count_cy<53>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<54> (clock_filter/Mcount_count_cy<54>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<55> (clock_filter/Mcount_count_cy<55>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<56> (clock_filter/Mcount_count_cy<56>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<57> (clock_filter/Mcount_count_cy<57>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<58> (clock_filter/Mcount_count_cy<58>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<59> (clock_filter/Mcount_count_cy<59>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<60> (clock_filter/Mcount_count_cy<60>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<61> (clock_filter/Mcount_count_cy<61>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<62> (clock_filter/Mcount_count_cy<62>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<63> (clock_filter/Mcount_count_cy<63>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<64> (clock_filter/Mcount_count_cy<64>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<65> (clock_filter/Mcount_count_cy<65>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<66> (clock_filter/Mcount_count_cy<66>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<67> (clock_filter/Mcount_count_cy<67>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<68> (clock_filter/Mcount_count_cy<68>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<69> (clock_filter/Mcount_count_cy<69>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<70> (clock_filter/Mcount_count_cy<70>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<71> (clock_filter/Mcount_count_cy<71>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<72> (clock_filter/Mcount_count_cy<72>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<73> (clock_filter/Mcount_count_cy<73>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<74> (clock_filter/Mcount_count_cy<74>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<75> (clock_filter/Mcount_count_cy<75>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<76> (clock_filter/Mcount_count_cy<76>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<77> (clock_filter/Mcount_count_cy<77>)
     MUXCY:CI->O           1   0.052   0.000  clock_filter/Mcount_count_cy<78> (clock_filter/Mcount_count_cy<78>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<79> (clock_filter/Mcount_count_cy<79>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<80> (clock_filter/Mcount_count_cy<80>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<81> (clock_filter/Mcount_count_cy<81>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<82> (clock_filter/Mcount_count_cy<82>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<83> (clock_filter/Mcount_count_cy<83>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<84> (clock_filter/Mcount_count_cy<84>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<85> (clock_filter/Mcount_count_cy<85>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<86> (clock_filter/Mcount_count_cy<86>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<87> (clock_filter/Mcount_count_cy<87>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<88> (clock_filter/Mcount_count_cy<88>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<89> (clock_filter/Mcount_count_cy<89>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<90> (clock_filter/Mcount_count_cy<90>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<91> (clock_filter/Mcount_count_cy<91>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<92> (clock_filter/Mcount_count_cy<92>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<93> (clock_filter/Mcount_count_cy<93>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<94> (clock_filter/Mcount_count_cy<94>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<95> (clock_filter/Mcount_count_cy<95>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<96> (clock_filter/Mcount_count_cy<96>)
     MUXCY:CI->O           1   0.051   0.000  clock_filter/Mcount_count_cy<97> (clock_filter/Mcount_count_cy<97>)
     MUXCY:CI->O           0   0.051   0.000  clock_filter/Mcount_count_cy<98> (clock_filter/Mcount_count_cy<98>)
     XORCY:CI->O           1   0.699   0.000  clock_filter/Mcount_count_xor<99> (Result<99>)
     FDCE:D                    0.268          clock_filter/count_99
    ----------------------------------------
    Total                      8.024ns (7.492ns logic, 0.532ns route)
                                       (93.4% logic, 6.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 102 / 101
-------------------------------------------------------------------------
Offset:              3.718ns (Levels of Logic = 2)
  Source:            enable (PAD)
  Destination:       clock_filter/hit (FF)
  Destination Clock: clk rising

  Data Path: enable to clock_filter/hit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           101   1.106   1.160  enable_IBUF (enable_IBUF)
     LUT2:I1->O            1   0.612   0.357  clock_filter/hit_and00001 (clock_filter/hit_and0000)
     FDE:CE                    0.483          clock_filter/hit
    ----------------------------------------
    Total                      3.718ns (2.201ns logic, 1.517ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              7.298ns (Levels of Logic = 4)
  Source:            counter_mod_4/count_0 (FF)
  Destination:       cathode<6> (PAD)
  Source Clock:      clk rising

  Data Path: counter_mod_4/count_0 to cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.514   1.002  counter_mod_4/count_0 (counter_mod_4/count_0)
     LUT3:I0->O            1   0.612   0.000  s_c/Mmux_valore_cifra_3 (s_c/Mmux_valore_cifra_3)
     MUXF5:I1->O           7   0.278   0.754  s_c/Mmux_valore_cifra_2_f5 (valore_cifra<0>)
     LUT4:I0->O            1   0.612   0.357  d_7_s/d/o1 (cathode_3_OBUF)
     OBUF:I->O                 3.169          cathode_3_OBUF (cathode<3>)
    ----------------------------------------
    Total                      7.298ns (5.185ns logic, 2.113ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Delay:               7.314ns (Levels of Logic = 5)
  Source:            number<1> (PAD)
  Destination:       cathode<6> (PAD)

  Data Path: number<1> to cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.426  number_1_IBUF (number_1_IBUF)
     LUT3:I1->O            1   0.612   0.000  s_c/Mmux_valore_cifra_41 (s_c/Mmux_valore_cifra_41)
     MUXF5:I0->O           7   0.278   0.754  s_c/Mmux_valore_cifra_2_f5_0 (valore_cifra<1>)
     LUT4:I0->O            1   0.612   0.357  d_7_s/c/o1 (cathode_2_OBUF)
     OBUF:I->O                 3.169          cathode_2_OBUF (cathode<2>)
    ----------------------------------------
    Total                      7.314ns (5.777ns logic, 1.537ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.38 secs
 
--> 


Total memory usage is 515936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

