// Seed: 1582181160
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    output uwire id_2,
    input  wor   id_3,
    output logic id_4
);
  initial begin : LABEL_0
    if (id_3) id_4 <= #id_3 -1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
  localparam id_6 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_0.id_3 = 0;
  wire id_10;
endmodule
