Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\Fall2021\ECE178\DE2-115_Media_Computer\finalverilog\nios_system.qsys --block-symbol-file --output-directory=F:\Fall2021\ECE178\DE2-115_Media_Computer\finalverilog\nios_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading finalverilog/nios_system.qsys
Progress: Reading input file
Progress: Adding Interval_Timer [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding Nios2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2
Progress: Adding Pushbuttons [altera_avalon_pio 16.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module SDRAM
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 16.1]
Progress: Parameterizing module SD_Card
Progress: Adding SRAM [altera_up_avalon_sram 16.1]
Progress: Parameterizing module SRAM
Progress: Adding SysID [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [subsystemA 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.Pushbuttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.SysID: Time stamp will be automatically updated when this component is generated.
Info: nios_system.System_PLL: Refclk Freq: 50.0
Info: nios_system.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios_system.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: nios_system.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Dual_Clock_FIFO.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\Fall2021\ECE178\DE2-115_Media_Computer\finalverilog\nios_system.qsys --synthesis=VERILOG --output-directory=F:\Fall2021\ECE178\DE2-115_Media_Computer\finalverilog\nios_system\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading finalverilog/nios_system.qsys
Progress: Reading input file
Progress: Adding Interval_Timer [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding Nios2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2
Progress: Adding Pushbuttons [altera_avalon_pio 16.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module SDRAM
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 16.1]
Progress: Parameterizing module SD_Card
Progress: Adding SRAM [altera_up_avalon_sram 16.1]
Progress: Parameterizing module SRAM
Progress: Adding SysID [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [subsystemA 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.Pushbuttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.SysID: Time stamp will be automatically updated when this component is generated.
Info: nios_system.System_PLL: Refclk Freq: 50.0
Info: nios_system.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios_system.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: nios_system.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Dual_Clock_FIFO.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: Interval_Timer: Starting RTL generation for module 'nios_system_Interval_Timer'
Info: Interval_Timer:   Generation command is [exec D:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_Interval_Timer --dir=C:/Users/Micaela/AppData/Local/Temp/alt8969_6430337481061845361.dir/0003_Interval_Timer_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Micaela/AppData/Local/Temp/alt8969_6430337481061845361.dir/0003_Interval_Timer_gen//nios_system_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: Interval_Timer: Done RTL generation for module 'nios_system_Interval_Timer'
Info: Interval_Timer: "nios_system" instantiated altera_avalon_timer "Interval_Timer"
Info: JTAG_UART: Starting RTL generation for module 'nios_system_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_JTAG_UART --dir=C:/Users/Micaela/AppData/Local/Temp/alt8969_6430337481061845361.dir/0004_JTAG_UART_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Micaela/AppData/Local/Temp/alt8969_6430337481061845361.dir/0004_JTAG_UART_gen//nios_system_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'nios_system_JTAG_UART'
Info: JTAG_UART: "nios_system" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: Nios2: "nios_system" instantiated altera_nios2_gen2 "Nios2"
Info: Pushbuttons: Starting RTL generation for module 'nios_system_Pushbuttons'
Info: Pushbuttons:   Generation command is [exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_Pushbuttons --dir=C:/Users/Micaela/AppData/Local/Temp/alt8969_6430337481061845361.dir/0005_Pushbuttons_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Micaela/AppData/Local/Temp/alt8969_6430337481061845361.dir/0005_Pushbuttons_gen//nios_system_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]
Info: Pushbuttons: Done RTL generation for module 'nios_system_Pushbuttons'
Info: Pushbuttons: "nios_system" instantiated altera_avalon_pio "Pushbuttons"
Info: SDRAM: Starting RTL generation for module 'nios_system_SDRAM'
Info: SDRAM:   Generation command is [exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_SDRAM --dir=C:/Users/Micaela/AppData/Local/Temp/alt8969_6430337481061845361.dir/0006_SDRAM_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Micaela/AppData/Local/Temp/alt8969_6430337481061845361.dir/0006_SDRAM_gen//nios_system_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'nios_system_SDRAM'
Info: SDRAM: "nios_system" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: SD_Card: "nios_system" instantiated Altera_UP_SD_Card_Avalon_Interface "SD_Card"
Info: SRAM: Starting Generation of SRAM or SSRAM Controller
Info: SRAM: "nios_system" instantiated altera_up_avalon_sram "SRAM"
Info: SysID: "nios_system" instantiated altera_avalon_sysid_qsys "SysID"
Info: System_PLL: "nios_system" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: VGA_Subsystem: "nios_system" instantiated subsystemA "VGA_Subsystem"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_system_Nios2_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_Nios2_cpu --dir=C:/Users/Micaela/AppData/Local/Temp/alt8969_6430337481061845361.dir/0011_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/Micaela/AppData/Local/Temp/alt8969_6430337481061845361.dir/0011_cpu_gen//nios_system_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.12.07 23:06:47 (*) Starting Nios II generation
Info: cpu: # 2021.12.07 23:06:47 (*)   Checking for plaintext license.
Info: cpu: # 2021.12.07 23:06:48 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2021.12.07 23:06:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.12.07 23:06:48 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.12.07 23:06:48 (*)   Plaintext license not found.
Info: cpu: # 2021.12.07 23:06:48 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.12.07 23:06:48 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2021.12.07 23:06:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.12.07 23:06:48 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.12.07 23:06:48 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2021.12.07 23:06:48 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.12.07 23:06:48 (*)   Creating all objects for CPU
Info: cpu: # 2021.12.07 23:06:48 (*)     Testbench
Info: cpu: # 2021.12.07 23:06:49 (*)     Instruction decoding
Info: cpu: # 2021.12.07 23:06:49 (*)       Instruction fields
Info: cpu: # 2021.12.07 23:06:49 (*)       Instruction decodes
Info: cpu: # 2021.12.07 23:06:49 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.12.07 23:06:49 (*)       Instruction controls
Info: cpu: # 2021.12.07 23:06:49 (*)     Pipeline frontend
Info: cpu: # 2021.12.07 23:06:49 (*)     Pipeline backend
Info: cpu: # 2021.12.07 23:06:51 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.12.07 23:06:52 (*)   Creating encrypted RTL
Info: cpu: # 2021.12.07 23:06:53 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_Nios2_cpu'
Info: cpu: "Nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "System_PLL" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "VGA_Subsystem" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: VGA_PLL: "VGA_Subsystem" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer
Info: VGA_Pixel_DMA: "VGA_Subsystem" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_DMA"
Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Pixel_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Pixel_FIFO"
Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: VGA_Pixel_RGB_Resampler: "VGA_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: VGA_Pixel_Scaler: Starting Generation of Video Scaler
Info: VGA_Pixel_Scaler: "VGA_Subsystem" instantiated altera_up_avalon_video_scaler "VGA_Pixel_Scaler"
Info: avalon_st_adapter: "VGA_Subsystem" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: Nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Nios2_data_master_translator"
Info: JTAG_UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_UART_avalon_jtag_slave_translator"
Info: Nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Nios2_data_master_agent"
Info: JTAG_UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_UART_avalon_jtag_slave_agent"
Info: JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: Nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "Nios2_data_master_limiter"
Info: Reusing file F:/Fall2021/ECE178/DE2-115_Media_Computer/finalverilog/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SRAM_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SRAM_avalon_sram_slave_burst_adapter"
Info: Reusing file F:/Fall2021/ECE178/DE2-115_Media_Computer/finalverilog/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file F:/Fall2021/ECE178/DE2-115_Media_Computer/finalverilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file F:/Fall2021/ECE178/DE2-115_Media_Computer/finalverilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/Fall2021/ECE178/DE2-115_Media_Computer/finalverilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file F:/Fall2021/ECE178/DE2-115_Media_Computer/finalverilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file F:/Fall2021/ECE178/DE2-115_Media_Computer/finalverilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Nios2_data_master_to_SRAM_avalon_sram_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Nios2_data_master_to_SRAM_avalon_sram_slave_cmd_width_adapter"
Info: Reusing file F:/Fall2021/ECE178/DE2-115_Media_Computer/finalverilog/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file F:/Fall2021/ECE178/DE2-115_Media_Computer/finalverilog/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 56 modules, 97 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
