;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV @-4, <-720
	ADD -1, <-20
	DAT #0, <402
	CMP 207, <120
	SPL 0, <402
	ADD 30, 9
	SUB 20, @12
	ADD #270, <1
	SUB 12, @15
	SUB 20, @12
	SUB 20, @12
	SUB 20, @12
	SUB 20, @12
	SPL 0, <402
	DJN -101, <-40
	CMP @-27, 0
	SUB 20, @12
	SUB @-27, 0
	CMP 207, <120
	DJN @12, #200
	DJN -1, @-20
	SUB 20, @12
	ADD #270, <1
	CMP @121, 103
	DJN -1, @-20
	DJN -1, @-20
	SLT 20, @12
	SLT 20, @12
	CMP -207, <-120
	ADD 240, 60
	SUB 30, 3
	JMN -4, @-20
	MOV -4, <-20
	ADD 210, 60
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV @-4, <-720
	DAT #0, <402
	MOV 406, <125
	CMP 207, <120
