<?xml version="1.0" encoding="utf-8"?>
<raweb xmlns:xlink="http://www.w3.org/1999/xlink" xml:lang="en" year="2016">
  <identification id="roma" isproject="true">
    <shortname>ROMA</shortname>
    <projectName>Optimisation des ressources : modèles, algorithmes et ordonnancement</projectName>
    <theme-de-recherche>Distributed and High Performance Computing</theme-de-recherche>
    <domaine-de-recherche>Networks, Systems and Services, Distributed Computing</domaine-de-recherche>
    <urlTeam>http://www.ens-lyon.fr/LIP/ROMA/</urlTeam>
    <structure_exterieure type="Labs">
      <libelle>Laboratoire de l'Informatique du Parallélisme (LIP)</libelle>
    </structure_exterieure>
    <structure_exterieure type="Organism">
      <libelle>CNRS</libelle>
    </structure_exterieure>
    <structure_exterieure type="Organism">
      <libelle>Ecole normale supérieure de Lyon</libelle>
    </structure_exterieure>
    <structure_exterieure type="Organism">
      <libelle>Université Claude Bernard (Lyon 1)</libelle>
    </structure_exterieure>
    <header_dates_team>Creation of the Team: 2012 February 01, updated into Project-Team: 2015 January 01</header_dates_team>
    <LeTypeProjet>Project-Team</LeTypeProjet>
    <keywordsSdN>
      <term>1.1.1. - Multicore</term>
      <term>1.1.2. - Hardware accelerators (GPGPU, FPGA, etc.)</term>
      <term>1.1.3. - Memory models</term>
      <term>1.1.4. - High performance computing</term>
      <term>1.1.5. - Exascale</term>
      <term>1.1.9. - Fault tolerant systems</term>
      <term>1.6. - Green Computing</term>
      <term>6.1. - Mathematical Modeling</term>
      <term>6.2.3. - Probabilistic methods</term>
      <term>6.2.5. - Numerical Linear Algebra</term>
      <term>6.2.6. - Optimization</term>
      <term>6.2.7. - High performance computing</term>
      <term>6.3. - Computation-data interaction</term>
      <term>7.1. - Parallel and distributed algorithms</term>
      <term>7.2. - Discrete mathematics, combinatorics</term>
      <term>7.3. - Optimization</term>
      <term>7.9. - Graph theory</term>
      <term>7.11. - Performance evaluation</term>
    </keywordsSdN>
    <keywordsSecteurs>
      <term>3.2. - Climate and meteorology</term>
      <term>3.3. - Geosciences</term>
      <term>4. - Energy</term>
      <term>4.1. - Fossile energy production (oil, gas)</term>
      <term>4.5.1. - Green computing</term>
      <term>5.2.3. - Aviation</term>
      <term>5.5. - Materials</term>
    </keywordsSecteurs>
    <UR name="Grenoble"/>
  </identification>
  <team id="uid1">
    <person key="roma-2014-idp63368">
      <firstname>Frédéric</firstname>
      <lastname>Vivien</lastname>
      <categoryPro>Chercheur</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Team leader, Inria, Senior Researcher</moreinfo>
      <hdr>oui</hdr>
    </person>
    <person key="compsys-2014-idp63512">
      <firstname>Christophe</firstname>
      <lastname>Alias</lastname>
      <categoryPro>Chercheur</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Inria, Researcher, temporary member (see Section <ref xlink:href="#uid25" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>)</moreinfo>
    </person>
    <person key="roma-2014-idp64864">
      <firstname>Jean-Yves</firstname>
      <lastname>L'Excellent</lastname>
      <categoryPro>Chercheur</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Inria, Researcher</moreinfo>
      <hdr>oui</hdr>
    </person>
    <person key="roma-2014-idp66296">
      <firstname>Loris</firstname>
      <lastname>Marchal</lastname>
      <categoryPro>Chercheur</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>CNRS, Researcher</moreinfo>
    </person>
    <person key="roma-2014-idp67536">
      <firstname>Bora</firstname>
      <lastname>Uçar</lastname>
      <categoryPro>Chercheur</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>CNRS, Researcher</moreinfo>
    </person>
    <person key="roma-2014-idp68776">
      <firstname>Anne</firstname>
      <lastname>Benoit</lastname>
      <categoryPro>Enseignant</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>ENS Lyon, Associate Professor</moreinfo>
      <hdr>oui</hdr>
    </person>
    <person key="roma-2016-idp158016">
      <firstname>Louis-Claude</firstname>
      <lastname>Canon</lastname>
      <categoryPro>Enseignant</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Univ. Franche-Comté, Associate Professor</moreinfo>
    </person>
    <person key="compsys-2014-idp67248">
      <firstname>Laure</firstname>
      <lastname>Gonnord</lastname>
      <categoryPro>Enseignant</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Univ. Lyon I, Associate Professor, temporary member (see Section <ref xlink:href="#uid25" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>)</moreinfo>
    </person>
    <person key="roma-2014-idp70256">
      <firstname>Yves</firstname>
      <lastname>Robert</lastname>
      <categoryPro>Enseignant</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>ENS Lyon, Professor</moreinfo>
      <hdr>oui</hdr>
    </person>
    <person key="roma-2015-idp75928">
      <firstname>Marie</firstname>
      <lastname>Durand</lastname>
      <categoryPro>Technique</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
    <person key="roma-2014-idp74296">
      <firstname>Guillaume</firstname>
      <lastname>Joslin</lastname>
      <categoryPro>Technique</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
    <person key="roma-2014-idp75552">
      <firstname>Chiara</firstname>
      <lastname>Puglisi</lastname>
      <categoryPro>Technique</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
    <person key="roma-2014-idp89752">
      <firstname>Aurélien</firstname>
      <lastname>Cavelan</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
    <person key="roma-2016-idp177552">
      <firstname>Changjiang</firstname>
      <lastname>Gou</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>China Scholarship Council, from Oct 2016</moreinfo>
    </person>
    <person key="roma-2016-idp180032">
      <firstname>Li</firstname>
      <lastname>Han</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>China Scholarship Council, from Sep 2016</moreinfo>
    </person>
    <person key="roma-2014-idp90992">
      <firstname>Julien</firstname>
      <lastname>Herrmann</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>ENS Lyon, until Aug 2016</moreinfo>
    </person>
    <person key="roma-2014-idp92208">
      <firstname>Oguz</firstname>
      <lastname>Kaya</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
    <person key="roma-2016-idp187360">
      <firstname>Aurélie</firstname>
      <lastname>Kong Win Chang</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>ENS Lyon, from Feb 2016</moreinfo>
    </person>
    <person key="sumo-2014-idp137904">
      <firstname>Maroua</firstname>
      <lastname>Maalej</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Univ. Lyon</moreinfo>
    </person>
    <person key="roma-2015-idp86968">
      <firstname>Gilles</firstname>
      <lastname>Moreau</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
    <person key="marelle-2014-idp90592">
      <firstname>Loïc</firstname>
      <lastname>Pottier</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>ENS Lyon</moreinfo>
    </person>
    <person key="roma-2015-idp90664">
      <firstname>Bertrand</firstname>
      <lastname>Simon</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>ENS Lyon</moreinfo>
    </person>
    <person key="roma-2014-idp78016">
      <firstname>Hongyang</firstname>
      <lastname>Sun</lastname>
      <categoryPro>PostDoc</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Inria, until Jul 2016</moreinfo>
    </person>
    <person key="roma-2015-idp94344">
      <firstname>Jiafan</firstname>
      <lastname>Li</lastname>
      <categoryPro>Visiteur</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>ECNU, until Jan 2016</moreinfo>
    </person>
    <person key="roma-2016-idp204432">
      <firstname>Emeline</firstname>
      <lastname>Boyer</lastname>
      <categoryPro>Assistant</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Inria, from Oct 2016</moreinfo>
    </person>
    <person key="roma-2014-idp81752">
      <firstname>Laetitia</firstname>
      <lastname>Gauthe</lastname>
      <categoryPro>Assistant</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Inria, until Oct 2016</moreinfo>
    </person>
    <person key="roma-2016-idp209392">
      <firstname>Julien</firstname>
      <lastname>Braine</lastname>
      <categoryPro>AutreCategorie</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>ENS Lyon, Master student, from Feb 2016 until Jun 2016</moreinfo>
    </person>
    <person key="roma-2016-idp211888">
      <firstname>Sicheng</firstname>
      <lastname>Dai</lastname>
      <categoryPro>Visiteur</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Inria, Visiting PhD student, from Oct 2016</moreinfo>
    </person>
    <person key="roma-2015-idp99344">
      <firstname>Samuel</firstname>
      <lastname>Mccauley</lastname>
      <categoryPro>Visiteur</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Inria, Visting PhD student, until Feb 2016</moreinfo>
    </person>
    <person key="roma-2016-idp216848">
      <firstname>Vitor</firstname>
      <lastname>Mendes Paisante</lastname>
      <categoryPro>Visiteur</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>ENS Lyon, Visiting Master student, from Feb 2016 until May 2016</moreinfo>
    </person>
    <person key="roma-2014-idp83016">
      <firstname>Patrick</firstname>
      <lastname>Amestoy</lastname>
      <categoryPro>AutreCategorie</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>INP Toulouse, external collaborator</moreinfo>
      <hdr>oui</hdr>
    </person>
    <person key="roma-2014-idp86952">
      <firstname>Alfredo</firstname>
      <lastname>Buttari</lastname>
      <categoryPro>AutreCategorie</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>CNRS, external collaborator</moreinfo>
    </person>
    <person key="roma-2014-idp88208">
      <firstname>Franck</firstname>
      <lastname>Cappello</lastname>
      <categoryPro>AutreCategorie</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Argonne National Laboratory – USA, external collaborator</moreinfo>
      <hdr>oui</hdr>
    </person>
    <person key="roma-2015-idp88200">
      <firstname>Issam</firstname>
      <lastname>Rais</lastname>
      <categoryPro>PhD</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Inria</moreinfo>
    </person>
    <person key="aric-2014-idp98480">
      <firstname>Valentin</firstname>
      <lastname>Le Fèvre</lastname>
      <categoryPro>AutreCategorie</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>ENS Lyon, Master student, from Feb 2016 until Jun 2016</moreinfo>
    </person>
    <person key="roma-2016-idp232480">
      <firstname>Raluca</firstname>
      <lastname>Portase</lastname>
      <categoryPro>AutreCategorie</categoryPro>
      <research-centre>Grenoble</research-centre>
      <moreinfo>Intern from Cluj Napoca, Romania, from June 2016 to Sept 2016</moreinfo>
    </person>
  </team>
  <presentation id="uid2">
    <bodyTitle>Overall Objectives</bodyTitle>
    <subsection id="uid3" level="1">
      <bodyTitle>Overall Objectives</bodyTitle>
      <p>The <span class="smallcap" align="left">Roma</span> project aims at designing models, algorithms, and scheduling
strategies to optimize the execution of scientific applications.</p>
      <p>Scientists now have access to tremendous computing power. For
instance, the four most powerful computing platforms in the TOP 500
list <ref xlink:href="#roma-2016-bid0" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> each includes more than 500,000 cores and
deliver a sustained performance of more than 10 Peta FLOPS. The
volunteer computing platform BOINC <ref xlink:href="#roma-2016-bid1" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> is another example
with more than 440,000 enlisted computers and, on average, an
aggregate performance of more than 9 Peta FLOPS. Furthermore, it had
never been so easy for scientists to have access to parallel computing
resources, either through the multitude of local clusters or through
distant cloud computing platforms.</p>
      <p>Because parallel computing resources are ubiquitous, and because the
available computing power is so huge, one could believe that
scientists no longer need to worry about finding computing resources,
even less to optimize their usage. Nothing is farther from the
truth. Institutions and government agencies keep building larger and
more powerful computing platforms with a clear goal. These
platforms must allow to solve problems in reasonable timescales, which
were so far out of reach. They must also allow to solve
problems more precisely where the existing solutions are not deemed to be sufficiently
accurate. For those platforms to fulfill their purposes, their
computing power must therefore be carefully exploited and not be wasted.
This often requires an efficient management of all types of platform
resources: computation, communication, memory, storage, energy,
etc. This is often hard to achieve because of the characteristics of
new and emerging platforms. Moreover, because of technological
evolutions, new problems arise, and fully tried and tested solutions
need to be thoroughly overhauled or simply discarded and replaced.
Here are some of the difficulties that have, or
will have, to be overcome:</p>
      <simplelist>
        <li id="uid4">
          <p noindent="true">computing platforms are hierarchical: a processor includes
several cores, a node includes several processors, and the nodes
themselves are gathered into clusters. Algorithms must take
this hierarchical structure into account, in order to fully harness
the available computing power;</p>
        </li>
        <li id="uid5">
          <p noindent="true">the probability for a platform to suffer from a hardware fault automatically increases
with the number of its components. Fault-tolerance techniques become
unavoidable for large-scale platforms;</p>
        </li>
        <li id="uid6">
          <p noindent="true">the ever increasing gap between the computing power of nodes and
the bandwidths of memories and networks, in conjunction with the organization of
memories in deep hierarchies, requires to take more and more care of
the way algorithms use memory;</p>
        </li>
        <li id="uid7">
          <p noindent="true">energy considerations are unavoidable nowadays. Design specifications
for new computing platforms always include a maximal energy
consumption. The energy bill of a supercomputer may represent a
significant share of its cost over its lifespan. These issues must be
taken into account at the algorithm-design level.</p>
        </li>
      </simplelist>
      <p spacebefore="12.0pt">We are convinced that dramatic breakthroughs in algorithms and scheduling strategies
are required for the scientific computing community to overcome all
the challenges posed by new and emerging computing platforms.
This is required for
applications to be successfully deployed at very large scale, and hence for enabling the scientific computing community to push the frontiers of knowledge
as far as possible.
The <span class="smallcap" align="left">Roma</span> project-team aims at providing
fundamental algorithms, scheduling strategies, protocols, and software
packages to fulfill the needs encountered by a wide class of scientific
computing applications, including domains as diverse as geophysics,
structural mechanics, chemistry, electromagnetism, numerical
optimization, or computational fluid dynamics, to quote a few. To fulfill this goal, the <span class="smallcap" align="left">Roma</span> project-team takes a
special interest in dense and sparse linear algebra.</p>
      <p spacebefore="12.0pt">The work in the <span class="smallcap" align="left">Roma</span> team is organized along three research
themes.</p>
      <orderedlist>
        <li id="uid8">
          <p noindent="true"><b>Algorithms for probabilistic environments.</b> In this
theme, we consider problems where some of the platform
characteristics, or some of the application characteristics, are
described by probability distributions. This is in particular the case when
considering the resilience of applications in failure-prone
environments: the possibility of faults is modeled by probability distributions.</p>
        </li>
        <li id="uid9">
          <p noindent="true"><b>Platform-aware scheduling strategies.</b> In this theme, we
focus on the design of scheduling strategies that finely take into
account some platform characteristics beyond the most classical
ones, namely the computing speed of processors and accelerators,
and the communication bandwidth of network links. In the scope of
this theme, when designing scheduling strategies, we focus
either on the energy consumption or on the memory behavior. All
optimization problems under study are multi-criteria.</p>
        </li>
        <li id="uid10">
          <p noindent="true"><b>High-performance computing and linear algebra.</b> We work
on algorithms and tools for both sparse and dense linear algebra. In
sparse linear algebra, we work on most aspects of direct multifrontal
solvers for linear systems. In dense linear algebra, we focus on the
adaptation of factorization kernels to emerging and future
platforms. In addition, we also work on combinatorial scientific
computing, that is, on the design of combinatorial algorithms and
tools to solve combinatorial problems, such as those
encountered, for instance, in the preprocessing phases of solvers of
sparse linear systems.</p>
        </li>
      </orderedlist>
    </subsection>
  </presentation>
  <fondements id="uid11">
    <bodyTitle>Research Program</bodyTitle>
    <subsection id="uid12" level="1">
      <bodyTitle>Algorithms for probabilistic environments</bodyTitle>
      <p>There are two main research directions under this research theme. In
the first one, we consider the problem of the efficient execution of
applications in a failure-prone environment. Here, probability
distributions are used to describe the potential behavior of computing
platforms, namely when hardware components are subject to faults. In
the second research direction, probability distributions are used to
describe the characteristics and behavior of applications.</p>
      <subsection id="uid13" level="2">
        <bodyTitle>Application resilience</bodyTitle>
        <p>An application is resilient if it can successfully produce a correct
result in spite of potential faults in the underlying
system. Application resilience can involve a broad range of
techniques, including fault prediction, error detection, error
containment, error correction, checkpointing, replication, migration,
recovery, etc. Faults
are quite frequent in the most powerful existing supercomputers. The
Jaguar platform, which ranked third in the TOP 500 list in November
2011 <ref xlink:href="#roma-2016-bid2" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, had an average of 2.33 faults per day during
the period from August 2008 to February 2010 <ref xlink:href="#roma-2016-bid3" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. The
mean-time between faults of a platform is inversely proportional to its
number of components. Progresses will certainly be made in the coming
years with respect to the reliability of individual components.
However, designing and building high-reliability hardware components
is far more expensive than using lower reliability top-of-the-shelf
components. Furthermore, low-power components may not be available
with high-reliability. Therefore, it is feared that the progresses in
reliability will far from compensate the steady projected increase of
the number of components in the largest supercomputers. Already,
application failures have a huge computational cost. In 2008, the DARPA white
paper on “System resilience at extreme
scale” <ref xlink:href="#roma-2016-bid4" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> stated that high-end systems wasted
20% of their computing capacity on application failure and recovery.</p>
        <p>In such a context, any application using a significant fraction of a
supercomputer and running for a significant amount of time will have
to use some fault-tolerance solution. It would indeed be unacceptable
for an application failure to destroy centuries of CPU-time (some of the simulations
run on the Blue Waters platform consumed more than 2,700 years
of core computing time <ref xlink:href="#roma-2016-bid5" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> and lasted over 60
hours; the most time-consuming simulations of the US Department of
Energy (DoE) run for weeks to months on the most powerful existing
platforms <ref xlink:href="#roma-2016-bid6" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>).</p>
        <p>Our research on resilience follows two different directions. On the
one hand we design new resilience solutions, either generic
fault-tolerance solutions or algorithm-based solutions. On the other
hand we model and theoretically analyze the performance of existing
and future solutions, in order to tune their usage and help determine
which solution to use in which context.</p>
      </subsection>
      <subsection id="uid14" level="2">
        <bodyTitle>Scheduling strategies for applications with a
probabilistic behavior</bodyTitle>
        <p>Static scheduling algorithms are algorithms where all decisions are
taken before the start of the application execution. On the contrary,
in non-static algorithms, decisions may depend on events that happen
during the execution. Static scheduling algorithms are known to be
superior to dynamic and system-oriented approaches in stable
frameworks <ref xlink:href="#roma-2016-bid7" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#roma-2016-bid8" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#roma-2016-bid9" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#roma-2016-bid10" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, that is, when all
characteristics of platforms and applications are perfectly known,
known a priori, and do not evolve during the application execution.
In practice, the prediction of application characteristics may be
approximative or completely infeasible. For instance, the amount of
computations and of communications required to solve a given problem
in parallel may strongly depend on some input data that are hard to
analyze (this is for instance the case when solving linear systems
using full pivoting).</p>
        <p>We plan to consider applications whose characteristics change dynamically and are subject to
uncertainties. In order to benefit
nonetheless from the power of static approaches, we plan to model
application uncertainties and variations through probabilistic models,
and to design for these applications scheduling strategies that are
either static, or partially static and partially dynamic.</p>
      </subsection>
    </subsection>
    <subsection id="uid15" level="1">
      <bodyTitle>Platform-aware scheduling strategies</bodyTitle>
      <p>In this theme, we study and design scheduling strategies, focusing
either on energy consumption or on memory behavior.
In other words, when designing and evaluating these
strategies, we do not limit our view to the most classical
platform characteristics, that is, the computing speed of cores and
accelerators, and the bandwidth of communication links.</p>
      <p>In most existing studies, a single optimization objective is
considered, and the target is
some sort of absolute performance. For instance, most optimization
problems aim at the minimization of the overall execution time of the
application considered. Such an approach can lead to a very
significant waste of resources, because it does not take into account any
notion of efficiency nor of yield. For instance, it may not be
meaningful to use twice as many resources just to decrease by 10% the
execution time. In all our work, we plan to look only for algorithmic
solutions that make a “clever” usage of resources. However, looking
for the solution that optimizes a metric such as the efficiency, the
energy consumption, or the memory-peak minimization, is doomed for the
type of applications we consider. Indeed, in most cases, any optimal
solution for such a metric is a sequential solution, and sequential
solutions have prohibitive execution times.
Therefore, it becomes mandatory to consider multi-criteria approaches
where one looks for trade-offs between some user-oriented metrics that
are typically related to notions of Quality of Service—execution
time, response time, stretch, throughput, latency, reliability,
etc.—and some system-oriented metrics that guarantee that resources
are not wasted. In general, we will not look for the Pareto curve, that is, the
set of all dominating solutions for the considered
metrics. Instead, we will rather look for solutions that minimize some
given objective while satisfying some bounds, or “budgets”, on all
the other objectives.</p>
      <subsection id="uid16" level="2">
        <bodyTitle>Energy-aware algorithms</bodyTitle>
        <p>Energy-aware scheduling has proven an important issue in the past
decade, both for economical and environmental reasons. Energy issues
are obvious for battery-powered systems. They are now also important
for traditional computer systems. Indeed, the design specifications
of any new computing platform now always include an upper bound on energy
consumption. Furthermore, the energy bill of a supercomputer may
represent a significant share of its cost over its lifespan.</p>
        <p>Technically, a processor running at speed <formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><mi>s</mi></math></formula> dissipates <formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><msup><mi>s</mi><mi>α</mi></msup></math></formula> watts
per unit of time with <formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><mrow><mn>2</mn><mo>≤</mo><mi>α</mi><mo>≤</mo><mn>3</mn></mrow></math></formula> <ref xlink:href="#roma-2016-bid11" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#roma-2016-bid12" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#roma-2016-bid13" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>; hence, it consumes
<formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><mrow><msup><mi>s</mi><mi>α</mi></msup><mo>×</mo><mi>d</mi></mrow></math></formula> joules when operated during <formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><mi>d</mi></math></formula> units of
time. Therefore, energy consumption can be reduced by using speed
scaling techniques. However it was shown in <ref xlink:href="#roma-2016-bid14" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> that
reducing the speed of a processor increases the rate of transient
faults in the system. The probability of faults increases
exponentially, and this probability cannot be neglected in large-scale
computing <ref xlink:href="#roma-2016-bid15" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. In order to make up for the loss in <i>reliability</i> due to the energy efficiency, different models have
been proposed for fault tolerance: (i) <i>re-execution</i> consists in
re-executing a task that does not meet the reliability constraint <ref xlink:href="#roma-2016-bid14" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>; (ii) <i>replication</i> consists in executing the
same task on several processors simultaneously, in order to meet the
reliability constraints <ref xlink:href="#roma-2016-bid16" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>; and (iii)
<i>checkpointing</i> consists in “saving” the work done at some
certain instants, hence reducing the amount of work lost
when a failure occurs <ref xlink:href="#roma-2016-bid17" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
        <p>Energy issues must be
taken into account at all levels, including the algorithm-design
level. We plan to both evaluate the energy consumption of existing
algorithms and to design new algorithms that minimize energy
consumption using tools such as resource selection, dynamic frequency
and voltage scaling, or powering-down of hardware components.</p>
      </subsection>
      <subsection id="uid17" level="2">
        <bodyTitle>Memory-aware algorithms</bodyTitle>
        <p>For many years, the bandwidth between memories and processors
has increased more slowly than the computing power of processors, and the
latency of memory accesses has been improved at an even slower pace.
Therefore, in the time needed for a processor to perform a floating
point operation, the amount of data transferred between the memory and the
processor has been decreasing
with each passing year. The risk is for
an application to reach a point where the time needed to solve a
problem is no longer dictated by the processor computing power but by
the memory characteristics, comparable to the <i>memory wall</i> that
limits CPU performance. In such a case, processors would be greatly
under-utilized, and a large part of the computing power of the platform
would be wasted. Moreover, with the advent of multicore processors,
the amount of memory per core has started to stagnate, if not to
decrease. This is especially harmful to memory intensive
applications. The problems related to the sizes and the bandwidths of
memories are further exacerbated on modern computing platforms because
of their deep and highly heterogeneous hierarchies. Such a hierarchy
can extend from core private caches to shared memory within a CPU, to disk
storage and even tape-based storage systems, like in the Blue Waters
supercomputer <ref xlink:href="#roma-2016-bid18" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. It may also be the case that
heterogeneous cores are used (such as hybrid CPU and GPU computing),
and that each of them has a limited memory.</p>
        <p>Because of these trends, it is becoming more and more important to
precisely take memory constraints into account when designing
algorithms. One must not only take care of the amount of memory
required to run an algorithm, but also of the way this memory is
accessed. Indeed, in some cases, rather than to minimize the amount of
memory required to solve the given problem, one will have to maximize
data reuse and, especially, to minimize the amount of data transferred
between the different levels of the memory hierarchy (minimization
of the volume of memory inputs-outputs). This is, for instance, the
case when a problem cannot be solved by just using the in-core memory
and that any solution must be out-of-core, that is, must use disks as
storage for temporary data.</p>
        <p>It is worth noting that the cost of moving data has lead to the
development of so called “communication-avoiding
algorithms” <ref xlink:href="#roma-2016-bid19" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. Our approach is orthogonal to
these efforts: in communication-avoiding algorithms, the application
is modified, in particular some redundant work is done, in order to
get rid of some communication operations, whereas in our approach, we do not modify
the application, which is provided as a task graph, but we
minimize the needed memory peak only by carefully scheduling tasks.</p>
      </subsection>
    </subsection>
    <subsection id="uid18" level="1">
      <bodyTitle>High-performance computing and linear algebra</bodyTitle>
      <p>Our work on high-performance computing and linear algebra is organized
along three research directions. The first direction is devoted to direct solvers
of sparse linear systems. The second direction is devoted to combinatorial
scientific computing, that is, the design of combinatorial algorithms
and tools that solve problems encountered in some of the other
research themes, like the problems faced in the preprocessing phases of
sparse direct solvers. The last direction deals with the adaptation of
classical dense linear algebra kernels to the architecture of future
computing platforms.</p>
      <subsection id="uid19" level="2">
        <bodyTitle>Direct solvers for sparse linear systems</bodyTitle>
        <p>The solution of sparse systems of linear equations (symmetric or
unsymmetric, often with an irregular structure, from a few hundred
thousand to a few hundred million equations) is at the heart
of many scientific applications arising in domains such as
geophysics, structural mechanics, chemistry, electromagnetism,
numerical optimization, or computational fluid dynamics, to cite
a few. The importance and diversity of
applications are a main motivation to pursue research
on sparse linear solvers. Because of this wide range of applications,
any significant progress on solvers will have a significant
impact in the world of simulation.
Research on sparse direct solvers in general is very active for the following main reasons:</p>
        <simplelist>
          <li id="uid20">
            <p noindent="true">many applications fields require large-scale simulations
that are still too big or too complicated with respect to today's
solution methods;</p>
          </li>
          <li id="uid21">
            <p noindent="true">the current evolution of architectures with massive,
hierarchical, multicore parallelism imposes to overhaul all existing
solutions, which represents a major challenge for algorithm and
software development;</p>
          </li>
          <li id="uid22">
            <p noindent="true">the evolution of numerical needs and types of simulations increase the
importance, frequency, and size of certain classes of matrices, which may benefit from a specialized processing (rather than resort
to a generic one).</p>
          </li>
        </simplelist>
        <p>Our research in the field is strongly related to the
software package <span class="smallcap" align="left">Mumps</span> (see Section <ref xlink:href="#uid38" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>).
<span class="smallcap" align="left">Mumps</span> is both an experimental
platform for academics in the field of sparse
linear algebra, and a software package that is widely used in both
academia and industry. The
software package <span class="smallcap" align="left">Mumps</span> enables us to (i) confront our research to the real world,
(ii) develop contacts and collaborations, and (iii) receive continuous
feedback from real-life applications, which is extremely critical to
validate our research work. The feedback from a large user community
also enables us to direct our long-term objectives towards meaningful
directions.</p>
        <p>In this context, we aim at designing parallel sparse direct methods that will
scale to large modern platforms, and that are able to answer new challenges
arising from applications, both
efficiently—from a resource consumption point of view—and
accurately—from a numerical point of view. For that, and even with
increasing parallelism, we do not want to sacrifice in any manner numerical
stability, based on threshold partial pivoting, one of the main originalities
of our approach (our “trademark”)
in the context of direct solvers for distributed-memory
computers; although this makes the parallelization more complicated,
applying the same pivoting strategy as in the serial case ensures
numerical robustness of our approach, which we generally measure in
terms of sparse backward error.
In order to solve the hard problems
resulting from the always-increasing demands in simulations,
special attention must also necessarily be paid to memory usage (and not only execution
time). This requires specific algorithmic choices
and scheduling techniques. From a complementary point of view, it is
also necessary to be aware of the functionality requirements from
the applications and from the users, so that robust solutions can
be proposed for a wide range of applications.</p>
        <p>Among direct methods, we rely on the multifrontal
method <ref xlink:href="#roma-2016-bid20" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#roma-2016-bid21" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#roma-2016-bid22" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
This method usually exhibits a good data locality and hence is efficient in cache-based systems.
The task graph associated with the multifrontal method is in the form of a tree whose characteristics
should be exploited in a parallel implementation.</p>
        <p>Our work is organized along two main research directions. In the
first one we aim at efficiently addressing new architectures that
include massive, hierarchical parallelism. In the second one, we aim
at reducing the running time complexity and the memory requirements of
direct solvers, while controlling accuracy.</p>
      </subsection>
      <subsection id="uid23" level="2">
        <bodyTitle>Combinatorial scientific computing</bodyTitle>
        <p>Combinatorial scientific computing (CSC) is a recently coined term (circa 2002)
for interdisciplinary research at the intersection of discrete mathematics,
computer science, and scientific computing. In particular, it refers to the
development, application, and analysis of combinatorial algorithms to enable
scientific computing applications. CSC's deepest roots are in the realm of
direct methods for solving sparse linear systems of equations where graph
theoretical models have been central to the exploitation of sparsity,
since the 1960s.
The general approach is to identify performance
issues in a scientific computing problem, such as memory use, parallel speed up, and/or the rate of convergence
of a method, and to develop combinatorial
algorithms and models to tackle those issues.</p>
        <p>Our target scientific computing applications are (i) the preprocessing
phases of direct methods (in particular MUMPS), iterative methods, and hybrid methods
for solving linear systems of equations, and tensor decomposition algorithms; and (ii) the mapping of tasks
(mostly the sub-tasks of the mentioned solvers) onto modern computing
platforms. We focus on the development and use of graph and
hypergraph models, and related tools such as hypergraph partitioning algorithms,
to solve problems of load balancing and task mapping. We also focus on
bipartite graph matching and vertex ordering methods for reducing the memory
overhead and computational requirements of solvers. Although we direct
our attention on these models and algorithms through the lens of
linear system solvers, our solutions are general enough to be applied to some
other resource optimization problems.</p>
      </subsection>
      <subsection id="uid24" level="2">
        <bodyTitle>Dense linear algebra on post-petascale multicore platforms</bodyTitle>
        <p>The quest for efficient, yet portable, implementations of dense linear
algebra kernels (QR, LU, Cholesky) has never stopped, fueled in part by each new
technological evolution. First, the LAPACK library <ref xlink:href="#roma-2016-bid23" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>
relied on BLAS level 3 kernels (Basic Linear Algebra Subroutines) that
enable to fully harness the computing power of a single CPU. Then the
<span class="smallcap" align="left">ScaLAPACK</span> library <ref xlink:href="#roma-2016-bid24" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> built upon LAPACK to
provide a coarse-grain parallel version, where processors operate on
large block-column panels. Inter-processor communications occur
through highly tuned MPI send and receive primitives. The advent of
multi-core processors has led to a major modification in these
algorithms <ref xlink:href="#roma-2016-bid25" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#roma-2016-bid26" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, <ref xlink:href="#roma-2016-bid27" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>. Each
processor runs several threads in parallel to keep all cores within
that processor busy. Tiled versions of the algorithms have thus been
designed: dividing large block-column panels into several tiles allows
for a decrease in the granularity down to a level where many
smaller-size tasks are spawned. In the current panel, the diagonal
tile is used to eliminate all the lower tiles in the panel. Because the
factorization of the whole panel is now broken into the elimination of
several tiles, the update operations can also be partitioned at the
tile level, which generates many tasks to feed all cores.</p>
        <p>The number of cores per processor will keep increasing in the
following years. It is projected that high-end processors will include
at least a few hundreds of cores. This evolution will require to
design new versions of libraries. Indeed, existing libraries rely on a
static distribution of the work: before the beginning of the execution
of a kernel, the location and time of the execution of all of its
component is decided. In theory, static solutions enable to precisely
optimize executions, by taking parameters like data
locality into account. At run time, these solutions proceed at the pace of the
slowest of the cores, and they thus require a perfect
load-balancing. With a few hundreds, if not a thousand, cores per
processor, some tiny differences between the computing times on the
different cores (“jitter”) are unavoidable and irremediably condemn purely static
solutions. Moreover, the increase in the number of cores per processor
once again mandates to increase the number of tasks that can be
executed in parallel.</p>
        <p>We study solutions that are part-static part-dynamic, because such
solutions have been shown to outperform purely dynamic ones <ref xlink:href="#roma-2016-bid28" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
On the one hand, the distribution of work among the different nodes will
still be statically defined. On the other hand, the mapping and the
scheduling of tasks inside a processor will be dynamically
defined. The main difficulty when building such a solution will be to
design lightweight dynamic schedulers that are able to guarantee both an excellent
load-balancing and a very efficient use of data locality.
</p>
      </subsection>
    </subsection>
    <subsection id="uid25" level="1">
      <bodyTitle>Compilers, code optimization and high-level synthesis for FPGA</bodyTitle>
      <p>
        <i>Christophe Alias and Laure Gonnord asked to join the ROMA team
temporarily, starting from September 2015. This was accepted by
the team and by Inria. The text below describes their research
domain. The results that they have achieved in 2016 are included
in this report.</i>
      </p>
      <p>The advent of parallelism in supercomputers, in embedded systems
(smartphones, plane controllers), and in more classical end-user
computers increases the need for high-level code optimization and
improved compilers. Being able to deal with the complexity of the
upcoming software and hardware while keeping energy consumption at a
reasonnable level is one of the main challenges cited in the Hipeac
Roadmap
which among others cites the two major issues :</p>
      <simplelist>
        <li id="uid26">
          <p noindent="true">Enhance the efficiency of the design of embedded systems, and
especially the design of optimized specialized hardware.</p>
        </li>
        <li id="uid27">
          <p noindent="true">Invent techniques to “expose data movement in applications and
optimize them at runtime and compile time and to investigate
communication-optimized algorithms”.</p>
        </li>
      </simplelist>
      <p>In particular, the rise of embedded systems and high performance
computers in the last decade has generated new problems in code
optimization, with strong consequences on the research area. The main
challenge is to take advantage of the characteristics of the specific
hardware (generic hardware, or hardware accelerators). The long-term
objective is to provide solutions for the end-user developers to use
at their best the huge opportunities of these emerging platforms.</p>
      <subsection id="uid28" level="2">
        <bodyTitle>Compiler algorithms for irregular applications</bodyTitle>
        <p>In the last decades, several frameworks has emerged to design
efficient compiler algorithms. The efficiency of all the optimizations
performed in compilers strongly relies on performant <i>static
analyses</i> and <i>intermediate representations</i>. Among these
representations, the polyhedral model <ref xlink:href="#roma-2016-bid29" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> focus on regular
programs, whose execution trace is predictable statically. The program
and the data accessed are represented with a single mathematical
object endowed with powerful algorithmic techniques for reasoning
about it. Unfortunately, most of the algorithms used in scientific
computing do not fit totally in this category.</p>
        <p>We plan to explore the extensions of these techniques to handle
irregular programs with while loops and complex data structures (such
as trees, and lists). This raises many issues. We cannot represent
finitely all the possible executions traces. Which
approximation/representation to choose? Then, how to adapt existing
techniques on approximated traces while preserving the correctness?
To address these issues, we plan to incorporate new ideas coming from
the abstract interpretation community: control flow, approximations,
and also shape analysis; and from the termination community: rewriting
is one of the major techniques that are able to handle complex data
structures and also recursive programs.</p>
      </subsection>
      <subsection id="uid29" level="2">
        <bodyTitle>High-level synthesis for FPGA</bodyTitle>
        <p>Energy consumption bounds the performance of supercomputers since the
end of Dennard scaling. Hence, reducing the electrical energy spent in
a computation is the major challenge raised by Exaflop
computing. Novel hardware, software, compilers and operating systems
must be designed to increase the energy efficiency (in flops/watt) of
data manipulation and computation itself.
In the last decade, many specialized hardware accelerators (Xeon Phi,
GPGPU) has emerged to overcome the limitations of mainstream
processors, by trading the genericity for energy efficiency. However,
the best supercomputers can only reach 8
Gflops/watt <ref xlink:href="#roma-2016-bid30" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>, which is far less than the 50 Gflops/watt
required by an Exaflop supercomputer.
An extreme solution would be to trade all the genericity by using
specialized circuits. However such circuits (application specific
integrated circuits, ASIC) are usually too expensive for the HPC
market and lacks of flexibility. Once printed, an ASIC cannot be
modified. Any algorithm update (or bug fix) would be impossible, which clearly
not realistic.</p>
        <p>Recently, reconfigurable circuits (Field Programmable Gate Arrays,
FPGA) has appeared as a credible alternative for Exaflop computing.
Major companies (including Intel, Google, Facebook and Microsoft) show a
growing interest to FPGA and promising results has been obtained. For
instance, in 2015, Microsoft reaches 40 Gflop/watts on a data-center
deep learning algorithm mapped on Intel/Altera Arria 10 FPGAs. We
believe that FPGA will become the new building block for HPC and Big
Data systems.
Unfortunately, programming an FPGA is still a big challenge: the
application must be defined at circuit level and use properly the
logic cells. Hence, there is a strong need for a compiler technology
able to <i>map complex applications specified in a high-level
language</i>. This compiler technology is usually refered as high-level
synthesis (HLS).</p>
        <p>We plan to investigate how to extend the models and the algorithms
developed by the HPC community to map automatically a complex
application to an FPGA. This raises many issues. How to
schedule/allocate the computations and the data on the FPGA in order
to reduce the data transfers while keeping a high throughput? How to
use optimally the resources of the FPGA while keeping a low critical
path? To address these issues, we plan to develop novel execution
models based on process networks and to extend/cross-fertilize the
algorithms developed in both HPC and high-level synthesis
communities. The purpose of the XtremLogic start-up company,
co-founded by Christophe Alias and Alexandru Plesco is to transfer the results of
this research to an industrial level compiler.
</p>
      </subsection>
    </subsection>
  </fondements>
  <domaine id="uid30">
    <bodyTitle>Application Domains</bodyTitle>
    <subsection id="uid31" level="1">
      <bodyTitle>Applications of sparse direct solvers</bodyTitle>
      <p>Sparse direct (multifrontal) solvers have a wide range of applications as
they are used at the heart of many numerical methods in computational science:
whether a model uses finite elements or finite differences, or requires the
optimization of a complex linear or nonlinear function, one often
ends up solving a linear system of equations involving sparse
matrices. There are therefore a number of application fields,
among which some of the ones cited by the users of
our sparse direct solver <span class="smallcap" align="left">Mumps</span> (see
Section <ref xlink:href="#uid38" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>) are:
structural mechanics, biomechanics, medical image processing, tomography,
geophysics,
electromagnetism, fluid dynamics, econometric models, oil reservoir
simulation, magneto-hydro-dynamics, chemistry, acoustics,
glaciology, astrophysics, circuit simulation, and work on hybrid
direct-iterative methods.</p>
    </subsection>
  </domaine>
  <highlights id="uid32">
    <bodyTitle>Highlights of the Year</bodyTitle>
    <subsection id="uid33" level="1">
      <bodyTitle>Highlights of the Year</bodyTitle>
      <simplelist>
        <li id="uid34">
          <p noindent="true">Anne Benoit was the program chair of HiPC 2016 and the
Algorithm-track vice-chair for SC'16.</p>
        </li>
      </simplelist>
      <subsection id="uid35" level="2">
        <bodyTitle>Awards</bodyTitle>
        <simplelist>
          <li id="uid36">
            <p noindent="true">Yves Robert was awarded the <i>2016 Outsanding Service Award</i>
of the <i>IEEE Technical Committee on Parallel Processing</i> (TCPP)</p>
          </li>
        </simplelist>
      </subsection>
    </subsection>
  </highlights>
  <logiciels id="uid37">
    <bodyTitle>New Software and Platforms</bodyTitle>
    <subsection id="uid38" level="1">
      <bodyTitle>MUMPS</bodyTitle>
      <p>A MUltifrontal Massively Parallel Solver</p>
      <p noindent="true"><span class="smallcap" align="left">Keywords:</span> High-Performance Computing - Direct solvers - Finite element modelling</p>
      <p noindent="true">
        <span class="smallcap" align="left">Functional Description</span>
      </p>
      <p>MUMPS is a software library to solve large sparse linear systems (AX=B) on sequential and parallel distributed memory computers. It implements a sparse direct method called the multifrontal method. It is used worldwide in academic and industrial codes, in the context numerical modeling of physical phenomena with finite elements. Its main characteristics are its numerical stability, its large number of features, its high performance and its constant evolution through research and feedback from its community of users.
Examples of application fields include structural mechanics, electromagnetism, geophysics, acoustics, computational fluid dynamics.
MUMPS is developed by INPT(ENSEEIHT)-IRIT, Inria, CERFACS, University of Bordeaux, CNRS and ENS Lyon.
In 2014, a consortium of industrial users has been created (<ref xlink:href="http://mumps-consortium.org" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>mumps-consortium.<allowbreak/>org</ref>).</p>
      <simplelist>
        <li id="uid39">
          <p noindent="true">Participants: Patrick Amestoy, Alfredo Buttari, Jean-Yves L'Excellent, Chiara Puglisi, Mohamed Sid-Lakhdar, Bora Uçar, Marie Durand, Abdou Guermouche, Maurice Bremond, Guillaume Joslin, Stéphane Pralet, Aurélia Fevre, Clément Weisbecker, Theo Mary, Emmanuel Agullo, Jacko Koster, Tzvetomila Slavova, François-Henry Rouet, Philippe Combes and Gilles Moreau</p>
        </li>
        <li id="uid40">
          <p noindent="true">Partners: CERFACS - CNRS - ENS Lyon - INPT - IRIT - LIP - Université de Bordeaux - Université de Lyon - Université de Toulouse</p>
        </li>
        <li id="uid41">
          <p noindent="true">Latest public release: MUMPS 5.0.2 (July 2016)</p>
        </li>
        <li id="uid42">
          <p noindent="true">Contact: Jean-Yves L'Excellent</p>
        </li>
        <li id="uid43">
          <p noindent="true">URL: <ref xlink:href="http://mumps-solver.org/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>mumps-solver.<allowbreak/>org/</ref></p>
        </li>
        <li id="uid44">
          <p noindent="true">Next MUMPS User Days: we have started organizing the next MUMPS User days, which will be hosted by Inria on June 1 and 2, 2017 near Grenoble, France (see <ref xlink:href="http://mumps.enseeiht.fr/ud_2017.php" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>mumps.<allowbreak/>enseeiht.<allowbreak/>fr/<allowbreak/>ud_2017.<allowbreak/>php</ref>)</p>
        </li>
      </simplelist>
      <p>In the context of the MUMPS consortium (see Section <ref xlink:href="#uid94" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> and <ref xlink:href="http://mumps-consortium.org" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>mumps-consortium.<allowbreak/>org</ref>), we had scientific exchanges and collaborations with industrial members and released two versions in advance for the consortium (in July 2016 and November 2016), containing major improvements for large-scale problems and many other improvements. Much effort was also put on developing features and algorithms to improve the quality and performance of MUMPS, especially in the context of problems offering potential for low-rank compression. This work is done in close collaboration with the partners who co-develop MUMPS, in particular in Toulouse.</p>
    </subsection>
    <subsection id="uid45" level="1">
      <bodyTitle>DCC</bodyTitle>
      <p>DPN C Compiler</p>
      <p noindent="true"><span class="smallcap" align="left">Keywords:</span> Polyhedral compilation - Automatic parallelization - High-level synthesis</p>
      <p noindent="true">
        <span class="smallcap" align="left">Functional Description</span>
      </p>
      <p>Dcc (Data-aware process network C compiler) analyzes a sequential regular program written in C and generates an equivalent architecture of parallel computer as a communicating process network (Data-aware Process Network, DPN). Internal communications (channels) and external communications (external memory) are automatically handled while fitting optimally the characteristics of the global memory (latency and throughput). The parallelism can be tuned.
Dcc has been registered at the APP ("Agence de protection des programmes") and transferred to the XtremLogic start-up under an Inria license.</p>
      <simplelist>
        <li id="uid46">
          <p noindent="true">Participants: Christophe Alias and Alexandru Plesco (XtremLogic SAS)</p>
        </li>
        <li id="uid47">
          <p noindent="true">Contact: Christophe Alias</p>
        </li>
      </simplelist>
    </subsection>
    <subsection id="uid48" level="1">
      <bodyTitle>PoCo</bodyTitle>
      <p>Polyhedral Compilation Library</p>
      <p noindent="true"><span class="smallcap" align="left">Keywords:</span> Polyhedral compilation - Automatic parallelization</p>
      <p noindent="true">
        <span class="smallcap" align="left">Functional Description</span>
      </p>
      <p>PoCo (Polyhedral Compilation Library) is a compilation framework allowing to develop parallelizing compilers for regular programs. PoCo features many state-of-the-art polyhedral program analysis and a symbolic calculator on execution traces (represented as convex polyhedra).
PoCo has been registered at the APP (“agence de protection des programmes”) and transferred to the XtremLogic start-up under an Inria licence.</p>
      <simplelist>
        <li id="uid49">
          <p noindent="true">Participant: Christophe Alias</p>
        </li>
        <li id="uid50">
          <p noindent="true">Contact: Christophe Alias</p>
        </li>
      </simplelist>
    </subsection>
    <subsection id="uid51" level="1">
      <bodyTitle>Aspic</bodyTitle>
      <p>Accelerated Symbolic Polyhedral Invariant Geneneration</p>
      <p noindent="true"><span class="smallcap" align="left">Keywords:</span> Abstract Interpretation - Invariant Generation</p>
      <p noindent="true">
        <span class="smallcap" align="left">Functional Description</span>
      </p>
      <p>Aspic is an invariant generator for general counter automata. Used with
C2fsm (a tool developed by P. Feautrier in COMPSYS), it can be used
to derivate invariants for numerical C programs, and also to prove safety. It is
also part of the WTC toolsuite (see
<ref xlink:href="http://compsys-tools.ens-lyon.fr/wtc/index.html" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>compsys-tools.<allowbreak/>ens-lyon.<allowbreak/>fr/<allowbreak/>wtc/<allowbreak/>index.<allowbreak/>html</ref>), a tool chain
to compute worse-case time
complexity of a given sequential program.</p>
      <p>Aspic implements the theoretical results of Laure Gonnord's PhD
thesis on acceleration techniques and has been maintained since 2007.</p>
      <simplelist>
        <li id="uid52">
          <p noindent="true">Participant: Laure Gonnord</p>
        </li>
        <li id="uid53">
          <p noindent="true">Contact: Laure Gonnord</p>
        </li>
        <li id="uid54">
          <p noindent="true">URL: <ref xlink:href="http://laure.gonnord.org/pro/aspic/aspic.html" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>laure.<allowbreak/>gonnord.<allowbreak/>org/<allowbreak/>pro/<allowbreak/>aspic/<allowbreak/>aspic.<allowbreak/>html</ref></p>
        </li>
      </simplelist>
    </subsection>
    <subsection id="uid55" level="1">
      <bodyTitle>
        <span class="smallcap" align="left">Termite</span>
      </bodyTitle>
      <p>Termination of C programs</p>
      <p><span class="smallcap" align="left">Keywords:</span> Abstract Interpretation - Termination</p>
      <p noindent="true">
        <span class="smallcap" align="left">Functional Description</span>
      </p>
      <p><span class="smallcap" align="left">Termite</span> is the implementation of the
algorithm “Counter-example based generation of ranking
functions”. Based on LLVM and Pagai (a tool that generates invariants), the tool
automatically generates a ranking function for each <i>head of
loop</i>.</p>
      <p><span class="smallcap" align="left">Termite</span> represents 3000 lines of OCaml and is now available via
the opam installer.</p>
      <simplelist>
        <li id="uid56">
          <p noindent="true">Participants: Laure Gonnord, Gabriel Radanne (PPS, Univ
Paris 7), David
Monniaux (CNRS/Verimag).</p>
        </li>
        <li id="uid57">
          <p noindent="true">Contact: Laure Gonnord</p>
        </li>
        <li id="uid58">
          <p noindent="true">URL: <ref xlink:href="https://termite-analyser.github.io/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>termite-analyser.<allowbreak/>github.<allowbreak/>io/</ref></p>
        </li>
      </simplelist>
    </subsection>
    <subsection id="uid59" level="1">
      <bodyTitle>
        <span class="smallcap" align="left">Vaphor</span>
      </bodyTitle>
      <p>Validation of C programs with arrays with Horn Clauses</p>
      <p><span class="smallcap" align="left">Keywords:</span> Abstract Interpretation - Safety - Array Programs</p>
      <p noindent="true">
        <span class="smallcap" align="left">Functional Description</span>
      </p>
      <p><span class="smallcap" align="left">Vaphor</span> (Validation of Programs with Horn Clauses) is the implementation of the
algorithm “An encoding of array verification
problems into array-free Horn clauses”. The tool implements a traduction from a C-like imperative language
into Horn clauses in the SMT-lib Format.</p>
      <p><span class="smallcap" align="left">Vaphor</span> represents 2000 lines of OCaml and its development is
under consolidation.</p>
      <simplelist>
        <li id="uid60">
          <p noindent="true">Participants: Laure Gonnord, David
Monniaux (CNRS/Verimag).</p>
        </li>
        <li id="uid61">
          <p noindent="true">Contact: Laure Gonnord</p>
        </li>
        <li id="uid62">
          <p noindent="true">Demo page : <ref xlink:href="http://laure.gonnord.org/pro/demopage/vaphor/index.php" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>laure.<allowbreak/>gonnord.<allowbreak/>org/<allowbreak/>pro/<allowbreak/>demopage/<allowbreak/>vaphor/<allowbreak/>index.<allowbreak/>php</ref></p>
        </li>
      </simplelist>
    </subsection>
  </logiciels>
  <resultats id="uid63">
    <bodyTitle>New Results</bodyTitle>
    <subsection id="uid64" level="1">
      <bodyTitle>A backward/forward recovery approach for the preconditioned conjugate gradient method </bodyTitle>
      <participants>
        <person key="PASUSERID">
          <firstname>Massimiliano</firstname>
          <lastname>Fasi</lastname>
          <moreinfo>Univ. Mancherster, UK</moreinfo>
        </person>
        <person key="PASUSERID">
          <firstname>Julien</firstname>
          <lastname>Langou</lastname>
          <moreinfo>UC Denver, USA</moreinfo>
        </person>
        <person key="roma-2014-idp70256">
          <firstname>Yves</firstname>
          <lastname>Robert</lastname>
        </person>
        <person key="roma-2014-idp67536">
          <firstname>Bora</firstname>
          <lastname>Uçar</lastname>
        </person>
      </participants>
      <p>Several recent papers have introduced a periodic verification
mechanism to detect silent errors in iterative solvers. Chen
[PPoPP’13, pp. 167-176] has shown how to combine such a verification
mechanism (a stability test checking the orthogonality of two vectors
and recomputing the residual) with checkpointing: the idea is to
verify every <formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><mi>d</mi></math></formula> iterations, and to checkpoint every <formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><mrow><mi>c</mi><mo>×</mo><mi>d</mi></mrow></math></formula>
iterations. When a silent error is detected by the verification
mechanism, one can rollback to and re-execute from the last
checkpoint. In this work, we also propose to combine checkpointing and
verification, but we use algorithm-based fault tolerance (ABFT) rather
than stability tests. ABFT can be used for error detection, but also
for error detection and correction, allowing a forward recovery (and
no rollback nor re-execution) when a single error is detected. We
introduce an abstract performance model to compute the performance of
all schemes, and we instantiate it using the preconditioned conjugate
gradient algorithm. Finally, we validate our new approach through a
set of simulations.</p>
      <p>This work has been accepted for publication in the <i>Journal of Computational Science</i> <ref xlink:href="#roma-2016-bid31" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid65" level="1">
      <bodyTitle>High performance parallel algorithms for the tucker decomposition of sparse tensors</bodyTitle>
      <participants>
        <person key="roma-2014-idp92208">
          <firstname>Oguz</firstname>
          <lastname>Kaya</lastname>
        </person>
        <person key="roma-2014-idp67536">
          <firstname>Bora</firstname>
          <lastname>Uçar</lastname>
        </person>
      </participants>
      <p>We investigate an efficient parallelization of a class of algorithms
for the well-known Tucker decomposition of general <formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><mi>N</mi></math></formula>-dimensional
sparse tensors. The targeted algorithms are iterative and use the
alternating least squares method. At each iteration, for each
dimension of an <formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><mi>N</mi></math></formula>-dimensional input tensor, the following operations
are performed: (i) the tensor is multiplied with <formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><mrow><mi>N</mi><mo>-</mo><mn>1</mn></mrow></math></formula> matrices (TTMc
step); (ii) the product is then converted to a matrix; and (iii) a few
leading left singular vectors of the resulting matrix are computed
(TRSVD step) to update one of the matrices for the next TTMc step. We
propose an efficient parallelization of these algorithms for the
current parallel platforms with multicore nodes. We discuss a set of
preprocessing steps which takes all computational decisions out of the
main iteration of the algorithm and provides an intuitive
shared-memory parallelism for the TTM and TRSVD steps. We propose a
coarse and a fine-grain parallel algorithm in a distributed memory
environment, investigate data dependencies, and identify efficient
communication schemes. We demonstrate how the computation of singular
vectors in the TRSVD step can be carried out efficiently following the
TTMc step. Finally, we develop a hybrid MPI-OpenMP implementation of
the overall algorithm and report scalability results on up to 4096
cores on 256 nodes of an IBM BlueGene/Q supercomputer.</p>
      <p>This work has been published at <i>ICPP'16</i> <ref xlink:href="#roma-2016-bid32" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid66" level="1">
      <bodyTitle>Preconditioning techniques based on the Birkhoff–von Neumann decomposition</bodyTitle>
      <participants>
        <person key="PASUSERID">
          <firstname>Michele</firstname>
          <lastname>Benzi</lastname>
          <moreinfo>Emory University, Atlanta, USA</moreinfo>
        </person>
        <person key="roma-2014-idp67536">
          <firstname>Bora</firstname>
          <lastname>Uçar</lastname>
        </person>
      </participants>
      <p>We introduce a class of preconditioners for general sparse matrices
based on the Birkhoff–von Neumann decomposition of doubly stochastic
matrices. These preconditioners are aimed primarily at solving
challenging linear systems with highly unstructured and indefinite
coefficient matrices. We present some theoretical results and
numerical experiments on linear systems from a variety of
applications.</p>
      <p>This work has been accepted for publication in the journal <i>Computational Methods in Applied Mathematics</i> <ref xlink:href="#roma-2016-bid33" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid67" level="1">
      <bodyTitle>Parallel CP decomposition of sparse tensors using dimension trees</bodyTitle>
      <participants>
        <person key="roma-2014-idp92208">
          <firstname>Oguz</firstname>
          <lastname>Kaya</lastname>
        </person>
        <person key="roma-2014-idp67536">
          <firstname>Bora</firstname>
          <lastname>Uçar</lastname>
        </person>
      </participants>
      <p>Tensor factorization has been increasingly used to address various
problems in many fields such as signal processing, data compression,
computer vision, and computational data analysis. CANDECOMP/PARAFAC
(CP) decomposition of sparse tensors has successfully been applied
to many well-known problems in web search, graph analytics,
recommender systems, health care data analytics, and many other
domains. In these applications, computing the CP decomposition of
sparse tensors efficiently is essential in order to be able to
process and analyze data of massive scale. For this purpose, we
investigate an efficient computation and parallelization of the CP
decomposition for sparse tensors. We provide a novel computational
scheme for reducing the cost of a core operation in computing the CP
decomposition with the traditional alternating least squares (CP-ALS)
based algorithm. We then effectively parallelize this computational
scheme in the context of CP-ALS in shared and distributed memory
environments, and propose data and task distribution models
for better scalability. We implement parallel CP-ALS algorithms and
compare our implementations with an efficient tensor factorization
library, using tensors formed from real-world and
synthetic datasets. With our algorithmic contributions and
implementations, we report up to 3.95x, 3.47x, and 3.9x speedups in
sequential, shared memory parallel, and distributed memory parallel
executions over the state of the art, and up to 1466x overall speedup
over the sequential execution using 4096 cores on an IBM BlueGene/Q
supercomputer.</p>
      <p>This work is described in a technical report <ref xlink:href="#roma-2016-bid34" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
    </subsection>
    <subsection id="uid68" level="1">
      <bodyTitle>Scheduling series-parallel task graphs to minimize peak memory</bodyTitle>
      <participants>
        <person key="PASUSERID">
          <firstname>Enver</firstname>
          <lastname>Kayaaslan</lastname>
        </person>
        <person key="PASUSERID">
          <firstname>Thomas</firstname>
          <lastname>Lambert</lastname>
        </person>
        <person key="roma-2014-idp66296">
          <firstname>Loris</firstname>
          <lastname>Marchal</lastname>
        </person>
        <person key="roma-2014-idp67536">
          <firstname>Bora</firstname>
          <lastname>Uçar</lastname>
        </person>
      </participants>
      <p>We consider a variant of the well-known, NP-complete problem of
minimum cut linear arrangement for directed acyclic graphs. In this
variant, we are given a directed acyclic graph and asked to find a
topological ordering such that the maximum number of cut edges at any
point in this ordering is minimum. In our main variant the vertices
and edges have weights, and the aim is to minimize the maximum weight
of cut edges in addition to the weight of the last vertex before the
cut. There is a known, polynomial time algorithm [Liu, SIAM
J. Algebra. Discr., 1987] for the cases where the input graph is a
rooted tree. We focus on the variant where the input graph is a
directed series-parallel graph, and propose a polynomial time
algorithm. Directed acyclic graphs are used to model scientific
applications where the vertices correspond to the tasks of a given
application and the edges represent the dependencies between the
tasks. In such models, the problem we address reads as minimizing the
peak memory requirement in an execution of the application. Our work,
combined with Liu’s work on rooted trees addresses this practical
problem in two important classes of applications.</p>
      <p>This work is described in a technical report <ref xlink:href="#roma-2016-bid35" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid69" level="1">
      <bodyTitle>Matrix symmetrization and sparse direct solvers</bodyTitle>
      <participants>
        <person key="roma-2016-idp232480">
          <firstname>Raluca</firstname>
          <lastname>Portase</lastname>
          <moreinfo>Cluj Napoca, Romania</moreinfo>
        </person>
        <person key="roma-2014-idp67536">
          <firstname>Bora</firstname>
          <lastname>Uçar</lastname>
        </person>
      </participants>
      <p>We investigate algorithms for finding column permutations of sparse
matrices in order to have large diagonal entries and to have many
entries symmetrically positioned around the diagonal. The aim is to
improve the memory and running time requirements of a certain class of
sparse direct solvers. We propose efficient algorithms for this
purpose by combining two existing approaches and demonstrate the
effect of our findings in practice using a direct solver. In
particular, we show improvements in a number of components of the
running time of a sparse direct solver with respect to the state of
the art on a diverse set of matrices.</p>
      <p>This work is described in a technical report <ref xlink:href="#roma-2016-bid36" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid70" level="1">
      <bodyTitle>Robust Memory-Aware Mapping for Parallel Multifrontal Factorizations</bodyTitle>
      <participants>
        <person key="PASUSERID">
          <firstname>Emmanuel</firstname>
          <lastname>Agullo</lastname>
          <moreinfo>HIEPACS project-team</moreinfo>
        </person>
        <person key="roma-2014-idp83016">
          <firstname>Patrick</firstname>
          <lastname>Amestoy</lastname>
          <moreinfo>INPT-IRIT</moreinfo>
        </person>
        <person key="roma-2014-idp86952">
          <firstname>Alfredo</firstname>
          <lastname>Buttari</lastname>
          <moreinfo>CNRS-IRIT</moreinfo>
        </person>
        <person key="PASUSERID">
          <firstname>Abdou</firstname>
          <lastname>Guermouche</lastname>
          <moreinfo>HIEPACS project-team</moreinfo>
        </person>
        <person key="roma-2014-idp64864">
          <firstname>Jean-Yves</firstname>
          <lastname>L'Excellent</lastname>
        </person>
        <person key="PASUSERID">
          <firstname>François-Henry</firstname>
          <lastname>Rouet</lastname>
          <moreinfo>Lawrence Berkeley Laboratory, CA, USA</moreinfo>
        </person>
      </participants>
      <p>In this work, we study the memory scalability of the parallel multifrontal factorization of sparse matrices. In particular, we are interested in controlling the active memory specific to the multifrontal factorization. We illustrate why commonly used mapping strategies (e.g., the proportional mapping) cannot provide a high memory efficiency, which means that they tend to let the memory usage of the factorization grow when the number of processes increases. We propose “memory-aware” algorithms that aim at maximizing the granularity of parallelism while respecting memory constraints. These algorithms provide accurate memory estimates prior to the factorization and can significantly enhance the robustness of a multifrontal code. We illustrate our approach with experiments performed on large matrices.</p>
      <p>This work has been published in the <i>SIAM Journal on Scientific Computing</i> <ref xlink:href="#roma-2016-bid37" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid71" level="1">
      <bodyTitle>Fast 3D frequency-domain full waveform inversion with a parallel Block Low-Rank multifrontal direct solver: application to OBC data from the North Sea</bodyTitle>
      <participants>
        <person key="roma-2014-idp83016">
          <firstname>Patrick</firstname>
          <lastname>Amestoy</lastname>
          <moreinfo>INPT-IRIT</moreinfo>
        </person>
        <person key="PASUSERID">
          <firstname>Romain</firstname>
          <lastname>Brossier</lastname>
          <moreinfo>ISTerre</moreinfo>
        </person>
        <person key="roma-2014-idp86952">
          <firstname>Alfredo</firstname>
          <lastname>Buttari</lastname>
          <moreinfo>CNRS-IRIT</moreinfo>
        </person>
        <person key="roma-2014-idp64864">
          <firstname>Jean-Yves</firstname>
          <lastname>L'Excellent</lastname>
        </person>
        <person key="PASUSERID">
          <firstname>Théo</firstname>
          <lastname>Mary</lastname>
          <moreinfo>UPS-IRIT</moreinfo>
        </person>
        <person key="PASUSERID">
          <firstname>Ludovic</firstname>
          <lastname>Métivier</lastname>
          <moreinfo>CNRS-ISTerre-LJK</moreinfo>
        </person>
        <person key="PASUSERID">
          <firstname>Alain</firstname>
          <lastname>Miniussi</lastname>
          <moreinfo>Geoazur</moreinfo>
        </person>
        <person key="PASUSERID">
          <firstname>Stéphane</firstname>
          <lastname>Operto</lastname>
          <moreinfo>Geoazur</moreinfo>
        </person>
      </participants>
      <p>Wide-azimuth long-offset OBC/OBN surveys provide a suitable framework to perform computationally-efficient frequency-domain full waveform inversion (FWI) with a few discrete frequencies. Frequency-domain seismic modeling is performed efficiently with moderate computational resources for a large number of sources with a sparse multifrontal direct solver (Gauss-elimination techniques for sparse matrices). Approximate solutions of the time-harmonic wave equation are computed using a Block Low-Rank (BLR) approximation, leading to a significant reduction in the operation count and in the volume of communication during the LU factorization as well as offering a great potential for reduction in the memory demand. Moreover, the sparsity of the seismic source vectors is exploited to speed up the forward elimination step during the computation of the monochromatic wavefields. The relevance and the computational efficiency of the frequency-domain FWI performed in the visco-acoustic VTI approximation is shown with a real 3D OBC case study from the North Sea. The FWI subsurface models show a dramatic resolution improvement relative to the initial model built by reflection traveltime tomography. The amplitude errors introduced in the modeled wavefields by the BLR approximation for different low-rank thresholds have a negligible footprint in the FWI results. With respect to a standard multifrontal sparse direct factorization, and without compromise on the accuracy of the imaging, the BLR approximation can bring a reduction of the LU factor size by a factor up to three. This reduction is not yet exploited to reduce the effective memory usage (ongoing work). The flop reduction can be larger than a factor of 10 and can bring a factor of time reduction of around three. Moreover, this reduction factor tends to increase with frequency, namely with the matrix size. Frequency-domain visco-acoustic VTI FWI can be viewed as an efficient tool to build an initial model for elastic FWI of 4-C OBC data.</p>
      <p>This work has been published in the journal <i>Geophysics</i> <ref xlink:href="#roma-2016-bid38" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid72" level="1">
      <bodyTitle>Matching-Based Allocation Strategies for Improving Data Locality of Map Tasks in MapReduce</bodyTitle>
      <participants>
        <person key="roma-2014-idp66296">
          <firstname>Loris</firstname>
          <lastname>Marchal</lastname>
        </person>
      </participants>
      <p>MapReduce is a well-know framework for distributing data-processing
computations on parallel clusters. In MapReduce, a large computation
is broken into small tasks that run in parallel on multiple
machines, and scales easily to very large clusters of inexpensive
commodity computers. Before the Map phase, the original dataset is
first split into chunks, that are replicated (a constant number of
times, usually 3) and distributed onto the computing nodes. During
the Map phase, nodes request tasks and are allocated first tasks
associated to local chunks (if any). Communications take place when
requesting nodes do not hold any local chunk anymore. In this work,
we provide the first complete theoretical data locality analysis of
the Map phase of MapReduce, and more generally, for bag-of-tasks
applications that behaves like MapReduce. We show that if tasks are
homogeneous (in term of processing time), once the chunks have been
replicated randomly on resources with a replication factor larger
than 2, it is possible to find a priority mechanism for tasks that
achieves a quasi-perfect number of communications using a
sophisticated matching algorithm. In the more realistic case of
heterogeneous processing times, we prove using an actual trace of a
MapReduce server that this priority mechanism enables to complete
the Map phase with significantly fewer communications, even on
realistic distributions of task durations.</p>
      <p>This work is described in a technical report <ref xlink:href="#roma-2016-bid39" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid73" level="1">
      <bodyTitle>Minimizing Rental Cost for Multiple Recipe Applications in the Cloud</bodyTitle>
      <participants>
        <person key="roma-2014-idp66296">
          <firstname>Loris</firstname>
          <lastname>Marchal</lastname>
        </person>
      </participants>
      <p>Clouds are more and more becoming a credible alternative to parallel
dedicated resources. The pay-per-use pricing policy however
highlights the real cost of computing applications. This new
criterion, the cost, must then be assessed when scheduling an
application in addition to more traditional ones as the completion
time or the execution flow. In this work, we tackle the problem of
optimizing the cost of renting computing instances to execute an
application on the cloud while maintaining a desired performance
(throughput). The target application is a stream application based
on a DAG pattern, i.e., composed of several tasks with dependencies,
and instances of the same execution task graph are continuously
executed on the instances. We provide some theoretical results on
the problem of optimizing the renting cost for a given throughput
then propose some heuristics to solve the more complex parts of the
problem, and we compare them to optimal solutions found by linear
programming.</p>
      <p>This work has been published in <i>IPDPS Workshops</i> <ref xlink:href="#roma-2016-bid40" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid74" level="1">
      <bodyTitle>Malleable task-graph scheduling with a practical speed-up model</bodyTitle>
      <participants>
        <person key="roma-2014-idp66296">
          <firstname>Loris</firstname>
          <lastname>Marchal</lastname>
        </person>
        <person key="roma-2015-idp90664">
          <firstname>Bertrand</firstname>
          <lastname>Simon</lastname>
        </person>
        <person key="PASUSERID">
          <firstname>Oliver</firstname>
          <lastname>Sinnen</lastname>
          <moreinfo>Univ. Auckland, New Zealand</moreinfo>
        </person>
        <person key="roma-2014-idp63368">
          <firstname>Frédéric</firstname>
          <lastname>Vivien</lastname>
        </person>
      </participants>
      <p>Scientific workloads are often described by Directed Acyclic task
Graphs. Indeed, DAGs represent both a model frequently studied in
theoretical literature and the structure employed by dynamic runtime
schedulers to handle HPC applications. A natural problem is then to
compute a makespan-minimizing schedule of a given graph. In this
work, we are motivated by task graphs arising from multifrontal
factorizations of sparsematrices and therefore work under the
following practical model. We focus on malleable tasks (i.e., a
single task can be allotted a time-varying number of processors) and
specifically on a simple yet realistic speedup model: each task can
be perfectly parallelized, but only up to a limited number of
processors. We first prove that the associated decision problem of
minimizing the makespan is NP-Complete. Then, we study a widely used
algorithm, PropScheduling, under this practical model and propose a
new strategy GreedyFilling. Even though both strategies are
2-approximations, experiments on real and synthetic data sets show
that GreedyFilling achieves significantly lower makespans.</p>
      <p>This work is described in a technical report <ref xlink:href="#roma-2016-bid41" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid75" level="1">
      <bodyTitle>Dynamic memory-aware task-tree scheduling</bodyTitle>
      <participants>
        <person key="roma-2014-idp66296">
          <firstname>Loris</firstname>
          <lastname>Marchal</lastname>
        </person>
      </participants>
      <p>Factorizing sparse matrices using direct multifrontal methods
generates directed tree-shaped task graphs, where edges represent
data dependency between tasks. This work revisits the execution of
tree-shaped task graphs using multiple processors that share a
bounded memory. A task can only be executed if all its input and
output data can fit into the memory. The key difficulty is to manage
the order of the task executions so that we can achieve high
parallelism while staying below the memory bound. In particular,
because input data of unprocessed tasks must be kept in memory, a
bad scheduling strategy might compromise the termination of the
algorithm. In the single processor case, solutions that are
guaranteed to be below a memory bound are known. The multi-processor
case (when one tries to minimize the total completion time) has been
shown to be NP-complete. We designed in this work a novel heuristic
solution that has a low complexity and is guaranteed to complete the
tree within a given memory bound. We compared our algorithm to state
of the art strategies, and observed that on both actual execution
trees and synthetic trees, we always performed better than these
solutions, with average speedups between 1.25 and 1.45 on actual
assembly trees. Moreover, we showed that the overhead of our algorithm
is negligible even on deep trees (<formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><msup><mn>10</mn><mn>5</mn></msup></math></formula>), and would allow its runtime
execution.</p>
      <p>This work is described in a technical report <ref xlink:href="#roma-2016-bid42" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid76" level="1">
      <bodyTitle>Optimal resilience patterns to cope with fail-stop and silent errors</bodyTitle>
      <participants>
        <person key="roma-2014-idp68776">
          <firstname>Anne</firstname>
          <lastname>Benoit</lastname>
        </person>
        <person key="roma-2014-idp89752">
          <firstname>Aurélien</firstname>
          <lastname>Cavelan</lastname>
        </person>
        <person key="roma-2014-idp70256">
          <firstname>Yves</firstname>
          <lastname>Robert</lastname>
        </person>
        <person key="roma-2014-idp78016">
          <firstname>Hongyang</firstname>
          <lastname>Sun</lastname>
        </person>
      </participants>
      <p>This work focuses on resilience techniques at extreme scale. Many papers deal with fail-stop errors. Many others deal with silent errors (or silent data corruptions). But very few papers deal with fail-stop and silent errors simultaneously. However, HPC applications will obviously have to cope with both error sources. This work presents a unified framework and optimal algorithmic solutions to this double challenge. Silent errors are handled via verification mechanisms (either partially or fully accurate) and in-memory checkpoints. Fail-stop errors are processed via disk checkpoints. All verification and checkpoint types are combined into computational patterns. We provide a unified model, and a full characterization of the optimal pattern. Our results nicely extend several published solutions and demonstrate how to make use of different techniques to solve the double threat of fail-stop and silent errors. Extensive simulations based on real data confirm the accuracy of the model, and show that patterns that combine all resilience mechanisms are required to provide acceptable overheads.</p>
      <p>This work was presented at the <i>IPDPS’2016</i> conference <ref xlink:href="#roma-2016-bid43" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid77" level="1">
      <bodyTitle>Two-level checkpointing and partial verifications for linear task graphs</bodyTitle>
      <participants>
        <person key="roma-2014-idp68776">
          <firstname>Anne</firstname>
          <lastname>Benoit</lastname>
        </person>
        <person key="roma-2014-idp89752">
          <firstname>Aurélien</firstname>
          <lastname>Cavelan</lastname>
        </person>
        <person key="roma-2014-idp70256">
          <firstname>Yves</firstname>
          <lastname>Robert</lastname>
        </person>
        <person key="roma-2014-idp78016">
          <firstname>Hongyang</firstname>
          <lastname>Sun</lastname>
        </person>
      </participants>
      <p>Fail-stop and silent errors are unavoidable on large-scale platforms. Efficient resilience techniques must accommodate both error sources. A traditional checkpointing and rollback recovery approach can be used, with added verifications to detect silent errors. A fail-stop error leads to the loss of the whole memory content, hence the obligation to checkpoint on a stable storage (e.g., an external disk). On the contrary, it is possible to use in-memory checkpoints for silent errors, which provide a much smaller checkpoint and recovery overhead. Furthermore, recent detectors offer partial verification mechanisms, which are less costly than guaranteed verifications but do not detect all silent errors. In this work, we show how to combine all these techniques for HPC applications whose dependence graph is a chain of tasks, and provide a sophisticated dynamic programming algorithm returning the optimal solution in polynomial time. Simulations demonstrate that the combined use of multi-level checkpointing and partial verifications further improves performance.</p>
      <p>This work was presented at the <i>17th IEEE International
Workshop on Parallel and Distributed Scientific and Engineering
Computing (PDSEC 2016)</i> <ref xlink:href="#roma-2016-bid44" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid78" level="1">
      <bodyTitle>Resilient application co-scheduling with processor redistribution</bodyTitle>
      <participants>
        <person key="roma-2014-idp68776">
          <firstname>Anne</firstname>
          <lastname>Benoit</lastname>
        </person>
        <person key="marelle-2014-idp90592">
          <firstname>Loïc</firstname>
          <lastname>Pottier</lastname>
        </person>
        <person key="roma-2014-idp70256">
          <firstname>Yves</firstname>
          <lastname>Robert</lastname>
        </person>
      </participants>
      <p>Recently, the benefits of co-scheduling several applications have been demonstrated in a fault-free context, both in terms of performance and energy savings. However, large-scale computer systems are confronted to frequent failures, and resilience techniques must be employed to ensure the completion of large applications. Indeed, failures may create severe imbalance between applications, and significantly degrade performance. In this work, we propose to redistribute the resources assigned to each application upon the striking of failures, in order to minimize the expected completion time of a set of co-scheduled applications. First we introduce a formal model and establish complexity results. When no redistribution is allowed, we can minimize the expected completion time in polynomial time, while the problem becomes NP-complete with redistributions, even in a fault-free context. Therefore, we design polynomial-time heuristics that perform redistributions and account for processor failures. A fault simulator is used to perform extensive simulations that demonstrate the usefulness of redistribution and the performance of the proposed heuristics.</p>
      <p>This work was presented at the <i>ICCP'16</i>
conference <ref xlink:href="#roma-2016-bid45" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid79" level="1">
      <bodyTitle>A different re-execution speed can help</bodyTitle>
      <participants>
        <person key="roma-2014-idp68776">
          <firstname>Anne</firstname>
          <lastname>Benoit</lastname>
        </person>
        <person key="roma-2014-idp89752">
          <firstname>Aurélien</firstname>
          <lastname>Cavelan</lastname>
        </person>
        <person key="aric-2014-idp98480">
          <firstname>Valentin</firstname>
          <lastname>Le Fèvre</lastname>
        </person>
        <person key="roma-2014-idp70256">
          <firstname>Yves</firstname>
          <lastname>Robert</lastname>
        </person>
        <person key="roma-2014-idp78016">
          <firstname>Hongyang</firstname>
          <lastname>Sun</lastname>
        </person>
      </participants>
      <p>We consider divisible load scientific applications executing on large-scale platforms subject to silent errors. While the goal is usually to complete the execution as fast as possible in expectation, another major concern is energy consumption. The use of dynamic voltage and frequency scaling (DVFS) can help save energy, but at the price of performance degradation. Consider the execution model where a set of K different speeds is given, and whenever a failure occurs, a different re-execution speed may be used. Can this help? We address the following bi-criteria problem: how to compute the optimal checkpointing period to minimize energy consumption while bounding the degradation in performance. We solve this bi-criteria problem by providing a closed-form solution for the checkpointing period, and demonstrate via a comprehensive set of simulations that a different re-execution speed can indeed help.</p>
      <p>This work was presented at the <i>5th International Workshop on Power-aware Algorithms, Systems, and Architectures</i> <ref xlink:href="#roma-2016-bid46" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid80" level="1">
      <bodyTitle>Coping with recall and precision of soft error detectors</bodyTitle>
      <participants>
        <person key="roma-2014-idp68776">
          <firstname>Anne</firstname>
          <lastname>Benoit</lastname>
        </person>
        <person key="roma-2014-idp89752">
          <firstname>Aurélien</firstname>
          <lastname>Cavelan</lastname>
        </person>
        <person key="roma-2014-idp70256">
          <firstname>Yves</firstname>
          <lastname>Robert</lastname>
        </person>
        <person key="roma-2014-idp78016">
          <firstname>Hongyang</firstname>
          <lastname>Sun</lastname>
        </person>
      </participants>
      <p>Many methods are available to detect silent errors in high-performance computing (HPC) applications. Each method comes with a cost, a recall (fraction of all errors that are actually detected, i.e., false negatives), and a precision (fraction of true errors amongst all detected errors, i.e., false positives). The main contribution of this work is to characterize the optimal computing pattern for an application: which detector(s) to use, how many detectors of each type to use, together with the length of the work segment that precedes each of them. We first prove that detectors with imperfect precisions offer limited usefulness. Then we focus on detectors with perfect precision, and we conduct a comprehensive complexity analysis of this optimization problem, showing NP-completeness and designing an FPTAS (Fully Polynomial-Time Approximation Scheme). On the practical side, we provide a greedy algorithm, whose performance is shown to be close to the optimal for a realistic set of evaluation scenarios. Extensive simulations illustrate the usefulness of detectors with false negatives, which are available at a lower cost than the guaranteed detectors.</p>
      <p>This work was accepted for publication in the <i>Journal of Parallel and Distributed Computing</i> <ref xlink:href="#roma-2016-bid47" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid81" level="1">
      <bodyTitle>Checkpointing strategies for scheduling computational workflows</bodyTitle>
      <participants>
        <person key="roma-2014-idp68776">
          <firstname>Anne</firstname>
          <lastname>Benoit</lastname>
        </person>
        <person key="roma-2014-idp70256">
          <firstname>Yves</firstname>
          <lastname>Robert</lastname>
        </person>
      </participants>
      <p>We study the scheduling of computational workflows on compute resources that experience exponentially distributed failures. When a failure occurs, rollback and recovery is used to resume the execution from the last checkpointed state. The scheduling problem is to minimize the expected execution time by deciding in which order to execute the tasks in the workflow and deciding for each task whether to checkpoint it or not after it completes. We give a polynomial-time optimal algorithm for fork DAGs (Directed Acyclic Graphs) and show that the problem is NP-complete with join DAGs. We also investigate the complexity of the simple case in which no task is checkpointed. Our main result is a polynomial-time algorithm to compute the expected execution time of a workflow, with a given task execution order and specified to-be-checkpointed tasks. Using this algorithm as a basis, we propose several heuristics for solving the scheduling problem. We evaluate these heuristics for representative workflow configurations.</p>
      <p>This work was published in the <i>International Journal of
Networking and Computing</i> <ref xlink:href="#roma-2016-bid48" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid82" level="1">
      <bodyTitle>Assessing General-Purpose Algorithms to Cope with Fail-Stop and Silent Errors</bodyTitle>
      <participants>
        <person key="roma-2014-idp68776">
          <firstname>Anne</firstname>
          <lastname>Benoit</lastname>
        </person>
        <person key="roma-2014-idp89752">
          <firstname>Aurélien</firstname>
          <lastname>Cavelan</lastname>
        </person>
        <person key="roma-2014-idp70256">
          <firstname>Yves</firstname>
          <lastname>Robert</lastname>
        </person>
        <person key="roma-2014-idp78016">
          <firstname>Hongyang</firstname>
          <lastname>Sun</lastname>
        </person>
      </participants>
      <p>We combine the traditional checkpointing and rollback recovery strategies with verification mechanisms to cope with both fail-stop and silent errors. The objective is to minimize makespan and/or energy consumption. For divisible load applications, we use first-order approximations to find the optimal checkpointing period to minimize execution time, with an additional verification mechanism to detect silent errors before each checkpoint, hence extending the classical formula by Young and Daly for fail-stop errors only. We further extend the approach to include intermediate verifications, and to consider a bi-criteria problem involving both time and energy (linear combination of execution time and energy consumption). Then, we focus on application workflows whose dependence graph is a linear chain of tasks. Here, we determine the optimal checkpointing and verification locations, with or without intermediate verifications, for the bi-criteria problem. Rather than using a single speed during the whole execution, we further introduce a new execution scenario, which allows for changing the execution speed via dynamic voltage and frequency scaling (DVFS). In this latter scenario, we determine the optimal checkpointing and verification locations, as well as the optimal speed pairs for each task segment between any two consecutive checkpoints. Finally, we conduct an extensive set of simulations to support the theoretical study, and to assess the performance of each algorithm, showing that the best overall performance is achieved under the most flexible scenario using intermediate verifications and different speeds.</p>
      <p>This work was accepted for publication in the journal <i>ACM Transactions on Parallel Computing</i> <ref xlink:href="#roma-2016-bid49" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid83" level="1">
      <bodyTitle>A failure detector for HPC platforms</bodyTitle>
      <participants>
        <person key="roma-2014-idp70256">
          <firstname>Yves</firstname>
          <lastname>Robert</lastname>
        </person>
      </participants>
      <p>Building an infrastructure for Exascale applications requires, in
addition to many other key components, a stable and efficient failure
detector. This work describes the design and evaluation of a robust
failure detector, able to maintain and distribute the
correct list of alive resources within proven and scalable bounds. The
detection and distribution of the fault information follow different
overlay topologies that together guarantee minimal disturbance to
the applications. A virtual observation ring minimizes the overhead
by allowing each node to
be observed by another single node, providing an unobtrusive behavior.
The propagation stage is
using a non-uniform variant of a reliable broadcast over a circulant
graph overlay network, and guarantees a logarithmic fault propagation.
Extensive simulations, together with experiments on the Titan ORNL supercomputer, show that the
algorithm performs extremely well, and exhibits all the desired
properties of an Exascale-ready algorithm.</p>
      <p>This work was presented at the <i>SC'16</i>
conference <ref xlink:href="#roma-2016-bid50" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid84" level="1">
      <bodyTitle>Optimal multistage algorithm for adjoint computatio</bodyTitle>
      <participants>
        <person key="roma-2014-idp70256">
          <firstname>Yves</firstname>
          <lastname>Robert</lastname>
        </person>
      </participants>
      <p>We reexamine the work of Stumm and Walther on multistage algorithms for adjoint computation. We provide an optimal algorithm for this problem when there are two levels of checkpoints, in memory and on disk. Previously, optimal algorithms for adjoint computations were known only for a single level of checkpoints with no writing and reading costs; a well-known example is the binomial checkpointing algorithm of Griewank and Walther. Stumm and Walther extended that binomial checkpointing algorithm to the case of two levels of checkpoints, but they did not provide any optimality results. We bridge the gap by designing the first optimal algorithm in this context. We experimentally compare our optimal algorithm with that of Stumm and Walther to assess the difference in performance.</p>
      <p>This work was accepted for publication in the <i>SIAM Journal on Scientific Computing</i> <ref xlink:href="#roma-2016-bid51" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid85" level="1">
      <bodyTitle>Assessing the cost of redistribution followed by a computational kernel: Complexity and performance results</bodyTitle>
      <participants>
        <person key="roma-2014-idp70256">
          <firstname>Yves</firstname>
          <lastname>Robert</lastname>
        </person>
      </participants>
      <p>The classical redistribution problem aims at optimally scheduling
communications when reshuffling from an initial data distribution to a target data
distribution. This target data
distribution is usually chosen to optimize some objective for the algorithmic kernel under study
(good computational balance or low communication volume or cost), and
therefore to provide high efficiency for that kernel. However,
the choice of a distribution minimizing the target objective is not unique. This
leads to generalizing the redistribution problem as follows: find a
re-mapping of data items onto processors such that
the data redistribution cost is minimal, and the operation remains as
efficient. This work studies the complexity of this generalized problem. We
compute optimal solutions and evaluate, through simulations, their gain over
classical redistribution. We also show the NP-hardness of the problem to find
the optimal data partition and processor permutation (defined by new subsets)
that minimize the cost of redistribution followed by a simple computational
kernel. Finally, experimental validation of the new redistribution algorithms
are conducted on a multicore cluster, for both a 1D-stencil kernel and a more
compute-intensive dense linear algebra routine.</p>
      <p>This work has been published in the Parallel Computing journal <ref xlink:href="#roma-2016-bid52" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid86" level="1">
      <bodyTitle>When Amdahl Meets Young/Daly</bodyTitle>
      <participants>
        <person key="roma-2014-idp89752">
          <firstname>Aurélien</firstname>
          <lastname>Cavelan</lastname>
        </person>
        <person key="roma-2014-idp70256">
          <firstname>Yves</firstname>
          <lastname>Robert</lastname>
        </person>
      </participants>
      <p>This work investigates the optimal number of processors to execute a parallel job, whose speedup profile obeys Amdahl's law, on a large-scale platform subject to fail-stop and silent errors. We combine the traditional checkpointing and rollback recovery strategies with verification mechanisms to cope with both error sources. We provide an exact formula to express the execution overhead incurred by a periodic checkpointing pattern of length T and with P processors, and we give first-order approximations for the optimal values T* and P* as a function of the individual processor MTBF.
A striking result is that P* is of the order of the fourth root of the individual MTBF
if the checkpointing cost grows linearly with the number of processors, and of the order of its third root if the checkpointing cost stays bounded for any P. We conduct an extensive set of simulations to support the theoretical study. The results confirm the accuracy of first-order approximation under a wide range of parameter settings.</p>
      <p>This work was presented at the <i>Cluster'16</i>
conference <ref xlink:href="#roma-2016-bid53" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid87" level="1">
      <bodyTitle>Computing the expected makespan of task graphs in the presence of silent errors</bodyTitle>
      <participants>
        <person key="roma-2014-idp90992">
          <firstname>Julien</firstname>
          <lastname>Herrmann</lastname>
        </person>
        <person key="roma-2014-idp70256">
          <firstname>Yves</firstname>
          <lastname>Robert</lastname>
        </person>
      </participants>
      <p>Applications structured as Directed Acyclic Graphs (DAGs) of tasks correspond to a general model of parallel computation that occurs in many domains, including popular scientific workflows. DAG scheduling has received an enormous amount of attention, and several list-scheduling heuristics have been proposed and shown to be effective in practice. Many of these heuristics make scheduling decisions based on path lengths in the DAG. At large scale, however, compute platforms and thus tasks are subject to various types of failures with no longer negligible probabilities of occurrence. Failures that have recently received increasing attention are silent errors, which cause a task to produce incorrect results even though it ran to completion. Tolerating silent errors is done by checking the validity of the results and re-executing the task from scratch in case of an invalid result. The execution time of a task then becomes a random variable, and so are path lengths. Unfortunately, computing the expected makespan of a DAG (and equivalently computing expected path lengths in a DAG) is a computationally difficult problem. Consequently, designing effective scheduling heuristics is preconditioned on computing accurate approximations of the expected makespan. In this work we propose an algorithm that computes a first order approximation of the expected makespan of a DAG when tasks are subject to silent errors. We compare our proposed approximation to previously proposed such approximations for three classes of application graphs from the field of numerical linear algebra. Our evaluations quantify approximation error with respect to a ground truth computed via a brute-force Monte Carlo method. We find that our proposed approximation outperforms previously proposed approaches, leading to large reductions in approximation error for low (and realistic) failure rates, while executing much faster.</p>
      <p>This work was presented at the <i>Ninth Int. Workshop on Parallel Programming Models and Systems Software
for High-End Computing (P2S2)</i> <ref xlink:href="#roma-2016-bid54" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid88" level="1">
      <bodyTitle>Toward an Optimal Online
Checkpoint Solution under a Two-Level HPC Checkpoint Model</bodyTitle>
      <participants>
        <person key="roma-2014-idp70256">
          <firstname>Yves</firstname>
          <lastname>Robert</lastname>
        </person>
        <person key="roma-2014-idp63368">
          <firstname>Frédéric</firstname>
          <lastname>Vivien</lastname>
        </person>
      </participants>
      <p>The traditional single-level checkpointing method suffers from significant overhead on large-scale platforms. Hence, multilevel checkpointing protocols have been studied extensively in recent years. The multilevel checkpoint approach allows different levels of checkpoints to be set (each with different checkpoint overheads and recovery abilities), in order to further improve the fault tolerance performance of extreme-scale HPC applications. How to optimize the checkpoint intervals for each level, however, is an extremely difficult problem. In this work, we construct an easy-to-use two-level checkpoint model. Checkpoint level 1 deals with errors with low checkpoint/recovery overheads such as transient memory errors, while checkpoint level 2 deals with hardware crashes such as node failures. Compared with previous optimization work, our new optimal checkpoint solution offers two improvements: (1) it is an online solution without requiring knowledge of the job length in advance, and (2) it shows that periodic patterns are optimal and determines the best pattern. We evaluate the proposed solution and compare it with the most up-to-date related approaches on an extreme-scale simulation testbed constructed based on a real HPC application execution. Simulation results show that our proposed solution outperforms other optimized solutions and can improve the performance significantly in some cases. Specifically, with the new solution the wall-clock time can be reduced by up to 25.3% over that of other state-of-the-art approaches. Finally, a brute-force comparison with all possible patterns shows that our solution is always within 1% of the best pattern in the experiments.</p>
      <p>This work has been published in IEEE Transactions on Parallel and
Distributed Systems <ref xlink:href="#roma-2016-bid55" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
    </subsection>
    <subsection id="uid89" level="1">
      <bodyTitle>Cell morphing: from array programs to array-free Horn clauses</bodyTitle>
      <participants>
        <person key="compsys-2014-idp67248">
          <firstname>Laure</firstname>
          <lastname>Gonnord</lastname>
        </person>
        <person key="PASUSERID">
          <firstname>David</firstname>
          <lastname>Monniaux</lastname>
          <moreinfo>(CNRS/Verimag)</moreinfo>
        </person>
        <person key="roma-2016-idp209392">
          <firstname>Julien</firstname>
          <lastname>Braine</lastname>
          <moreinfo>(M2 Student)</moreinfo>
        </person>
      </participants>
      <p>Automatically verifying safety properties of programs is hard. Many approaches exist for verifying programs operating on Boolean and integer values (e.g. abstract interpretation, counterexample-guided abstraction refinement using interpolants), but transposing them to array properties has been fraught with difficulties. Our work addresses that issue with a powerful and flexible abstraction that morphes concrete array cells into a finite set of abstract ones. This abstraction is parametric both in precision and in the back-end analysis used. From our programs with arrays, we generate nonlinear Horn clauses over scalar variables only, in a common format with clear and unambiguous logical semantics, for which there exist several solvers. We thus avoid the use of solvers operating over arrays, which are still very immature. Experiments with our prototype VAPHOR show that this approach can prove automatically and without user annotations the functional correctness of several classical examples, including <i>selection sort</i>, <i>bubble sort</i>, <i>insertion sort</i>, as well as examples from literature on array analysis.</p>
      <p>This work has been published in Static Analysis Symposium
<ref xlink:href="#roma-2016-bid56" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> for the array part. We are currently
deseigning an extension to programs with inductive data structures.</p>
    </subsection>
    <subsection id="uid90" level="1">
      <bodyTitle>Symbolic Analyses of pointers</bodyTitle>
      <participants>
        <person key="compsys-2014-idp67248">
          <firstname>Laure</firstname>
          <lastname>Gonnord</lastname>
        </person>
        <person key="sumo-2014-idp137904">
          <firstname>Maroua</firstname>
          <lastname>Maalej</lastname>
        </person>
        <person key="PASUSERID">
          <firstname>Fernando</firstname>
          <lastname>Pereira</lastname>
          <moreinfo>(UFMG, Brasil)</moreinfo>
        </person>
        <person key="PASUSERID">
          <firstname>Leonardo</firstname>
          <lastname>Barbosa</lastname>
          <moreinfo>(UFMG, Brasil)</moreinfo>
        </person>
        <person key="PASUSERID">
          <firstname>Vitor</firstname>
          <lastname>Paisante</lastname>
          <moreinfo>(UFMG, Brasil)</moreinfo>
        </person>
        <person key="PASUSERID">
          <firstname>Pedro</firstname>
          <lastname>Ramos</lastname>
          <moreinfo>(UFMG, Brasil)</moreinfo>
        </person>
      </participants>
      <p>Alias analysis is one of the most fundamental techniques that
compilers use to optimize languages with pointers. However, in spite
of all the attention that this topic has received, the current
state-of-the-art approaches inside compilers still face challenges
regarding precision and speed. In particular, pointer arithmetic, a
key feature in C and C++, is yet to be handled satisfactorily.</p>
      <p>A first work presents a new range-based alias analysis algorithm to
solve this problem. The key insight of our approach is to combine
alias analysis with symbolic range analysis. This combination lets us
disambiguate fields within arrays and structs, effectively achieving
more precision than traditional algorithms. To validate our technique,
we have implemented it on top of the LLVM compiler. Tests on a vast
suite of benchmarks show that we can disambiguate several kinds of C
idioms that current state-of-the-art analyses cannot deal with. In
particular, we can disambiguate 1.35x more queries than the alias
analysis currently available in LLVM. Furthermore, our analysis is
very fast: we can go over one million assembly instructions in 10
seconds.</p>
      <p>A second work starts from an obvious, yet unexplored, observation: if
a pointer is strictly less than another, they cannot alias. Motivated
by this remark, we use the abstract interpretation framework to build
strict less-than relations between pointers. To this end, we construct
a program representation that bestows the Static Single Information
(SSI) property onto our dataflow analysis. SSI gives us an efficient
sparse algorithm, which, once seen as a form of abstract
interpretation, is correct by construction. We have implemented our
static analysis in LLVM. It runs in time linear on the number of
program variables, and, depending on the benchmark, it can be as much
as six times more precise than the pointer disambiguation techniques
already in place in that compiler.</p>
      <p>This work has been published in the <i>International Symposium of
Code Generation and Optmization</i> <ref xlink:href="#roma-2016-bid57" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/> and at
CGO'17 <ref xlink:href="#roma-2016-bid58" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
    </subsection>
    <subsection id="uid91" level="1">
      <bodyTitle>High-Level Synthesis of Pipelined FSM from Loop Nests</bodyTitle>
      <participants>
        <person key="compsys-2014-idp63512">
          <firstname>Christophe</firstname>
          <lastname>Alias</lastname>
        </person>
        <person key="PASUSERID">
          <firstname>Fabrice</firstname>
          <lastname>Rastello</lastname>
          <moreinfo>(Inria/CORSE)</moreinfo>
        </person>
        <person key="PASUSERID">
          <firstname>Alexandru</firstname>
          <lastname>Plesco</lastname>
          <moreinfo>(XtremLogic SAS, France)</moreinfo>
        </person>
      </participants>
      <p>Embedded systems raise many challenges in power, space and speed
efficiency. The current trend is to build heterogeneous systems on a
chip with specialized processors and hardware accelerators. Generating
an hardware accelerator from a computational kernel requires a deep
reorganization of the code and the data. Typically, parallelism and
memory bandwidth are met thanks to fine-grain loop
transformations. Unfortunately, the resulting control automaton is
often very complex and eventually bound the circuit frequency, which
limits the benefits of the optimization. This is a major lock, which
strongly limits the power of the code optimizations appliable by
high-level synthesis tools.</p>
      <p>In this work, we propose an architecture of control automaton and an
algorithm of high-level synthesis which translates efficiently the
control required by fine-grain loop optimizations. Unlike the previous
approaches, our control automaton can be pipelined <i>at will,
without any restriction</i>. Hence, the frequency of the automaton can
be as high as possible. Experimental results on FPGA confirms that our
control circuit can reach a high frequency with a reasonable resource
consumption.</p>
      <p>This work is described in a technical report <ref xlink:href="#roma-2016-bid59" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.
</p>
    </subsection>
    <subsection id="uid92" level="1">
      <bodyTitle>Estimation of Parallel Complexity with Rewriting Techniques</bodyTitle>
      <participants>
        <person key="compsys-2014-idp63512">
          <firstname>Christophe</firstname>
          <lastname>Alias</lastname>
        </person>
        <person key="compsys-2014-idp67248">
          <firstname>Laure</firstname>
          <lastname>Gonnord</lastname>
        </person>
        <person key="PASUSERID">
          <firstname>Carsten</firstname>
          <lastname>Fuhs</lastname>
          <moreinfo>(Birbeck, UK)</moreinfo>
        </person>
      </participants>
      <p>We show how monotone interpretations - a termination analysis
technique for term rewriting systems - can be used to assess the
inherent parallelism of recursive programs manipulating inductive data
structures. As a side effect, we show how monotone interpretations
specify a parallel execution order, and how our approach extends
naturally affine scheduling - a powerful analysis used in
parallelising compilers - to recursive programs. This preliminary work
opens new perspectives in automatic parallelisation.</p>
      <p>This work has been published in the <i>Workshop on Termination,</i> <ref xlink:href="#roma-2016-bid60" location="biblio" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>.</p>
    </subsection>
  </resultats>
  <contrats id="uid93">
    <bodyTitle>Bilateral Contracts and Grants with Industry</bodyTitle>
    <subsection id="uid94" level="1">
      <bodyTitle>Bilateral Contracts with Industry</bodyTitle>
      <subsection id="uid95" level="2">
        <bodyTitle><span class="smallcap" align="left">Mumps</span> Consortium (2014-2019)</bodyTitle>
        <p>In 2016, in the context of the <span class="smallcap" align="left">Mumps</span> consortium (<ref xlink:href="http://mumps-consortium.org" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>mumps-consortium.<allowbreak/>org</ref>):</p>
        <simplelist>
          <li id="uid96">
            <p noindent="true">We have signed two new membership agreements, with Free Field
Technologies and Safran in 2016, on top of the on-going agreements
signed in 2014 and 2015 with Altair, EDF, ESI-Group, LSTC, Michelin,
Siemens SISW (Belgium) and TOTAL.</p>
          </li>
          <li id="uid97">
            <p noindent="true">We have organized point-to-point meetings with several members.</p>
          </li>
          <li id="uid98">
            <p noindent="true">We have provided technical support and scientific advice to members.</p>
          </li>
          <li id="uid99">
            <p noindent="true">We have provided non-public releases in advance to members, with a specific licence.</p>
          </li>
          <li id="uid100">
            <p noindent="true">We have organized the second consortium committee meeting, at Michelin (Clermont-Ferrand).</p>
          </li>
          <li id="uid101">
            <p noindent="true">Two engineers have been funded by the membership fees, for software engineering
and software development, performance study and comparisons, business development and
management of the consortium.</p>
          </li>
          <li id="uid102">
            <p noindent="true">0.5 year of a PhD student were funded by the membership fees (see
Section <ref xlink:href="#uid105" location="intern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest"/>).</p>
          </li>
        </simplelist>
      </subsection>
    </subsection>
    <subsection id="uid103" level="1">
      <bodyTitle>Technological Transfer: <span class="smallcap" align="left">XtremLogic</span> Start-Up</bodyTitle>
      <p>The <span class="smallcap" align="left">XtremLogic</span> start-up (former Zettice project) was initiated
5 years ago by Alexandru Plesco and Christophe Alias.</p>
      <p>The goal of <span class="smallcap" align="left">XtremLogic</span> is to provide energy-efficient circuit
blocks for FPGA reconfigurable circuits. These circuits are produced
automatically through an high-level synthesis (HLS) tool based on
state-of-the-art automatic parallelization technologies,
notably from the polyhedral community. The compiler technology
transfered to <span class="smallcap" align="left">XtremLogic</span> is the result of a tight collaboration
between Christophe Alias and Alexandru Plesco. In a way, <span class="smallcap" align="left">XtremLogic</span> can be
viewed as “applied research” targetting a direct industrial
application.</p>
      <p><span class="smallcap" align="left">XtremLogic</span> won several awards and grants: Rhône Développement
Initiative 2015 (loan), “concours émergence OSEO 2013” at Banque
Publique d'Investissement (grant), “most promising start-up award”
at SAME 2013 (award), “lean Startup award” at Startup Weekend Lyon
2012 (award), “excel&amp;rate award 2012” from Crealys incubation
center (award).
</p>
    </subsection>
  </contrats>
  <partenariat id="uid104">
    <bodyTitle>Partnerships and Cooperations</bodyTitle>
    <subsection id="uid105" level="1">
      <bodyTitle>Regional Initiatives</bodyTitle>
      <subsection id="uid106" level="2">
        <bodyTitle>PhD grant laboratoire d'excellence MILYON-<span class="smallcap" align="left">Mumps</span> consortium</bodyTitle>
        <p>Thanks to the doctoral program from the MILYON labex dedicated to
applied research in collaboration with industrial partners, we obtained
50% of a PhD grant, the other 50% being funded by the <span class="smallcap" align="left">Mumps</span> consortium.
The PhD student will focus on improvements of the solution phase of
the <span class="smallcap" align="left">Mumps</span> solver, in accordance to requirements from industrial members
of the consortium.</p>
      </subsection>
    </subsection>
    <subsection id="uid107" level="1">
      <bodyTitle>National Initiatives</bodyTitle>
      <subsection id="uid108" level="2">
        <bodyTitle>ANR</bodyTitle>
        <descriptionlist>
          <label>ANR Project <span class="smallcap" align="left">Solhar</span> (2013-2017), 4 years.</label>
          <li id="uid109">
            <p noindent="true">The ANR Project <span class="smallcap" align="left">Solhar</span> was launched in November 2013, for a
duration of 48 months. It gathers five academic partners (the
HiePACS, Cepage, <span class="smallcap" align="left">Roma</span> and Runtime Inria project-teams, and
CNRS-IRIT) and two industrial partners (CEA/CESTA and EADS-IW). This
project aims at studying and designing algorithms and parallel
programming models for implementing direct methods for the solution
of sparse linear systems on emerging computers equipped with
accelerators.</p>
            <p>The proposed research is organized along three distinct research
thrusts. The first objective deals with linear algebra kernels
suitable for heterogeneous computing platforms. The second one
focuses on runtime systems to provide efficient and robust
implementation of dense linear algebra algorithms. The third one is
concerned with scheduling this particular application on a
heterogeneous and dynamic environment.</p>
          </li>
        </descriptionlist>
      </subsection>
    </subsection>
    <subsection id="uid110" level="1">
      <bodyTitle>European Initiatives</bodyTitle>
      <subsection id="uid111" level="2">
        <bodyTitle>FP7 &amp; H2020 Projects</bodyTitle>
        <subsection id="uid112" level="3">
          <bodyTitle>SCORPIO</bodyTitle>
          <sanspuceslist>
            <li id="uid113">
              <p noindent="true">Title: Significance-Based Computing for Reliability and Power Optimization</p>
            </li>
            <li id="uid114">
              <p noindent="true">Programm: FP7</p>
            </li>
            <li id="uid115">
              <p noindent="true">Duration: June 2013 - May 2016</p>
            </li>
            <li id="uid116">
              <p noindent="true">Coordinator: Kentro Erevnas Technologias Kai Anaptyxix Thessalias</p>
            </li>
            <li id="uid117">
              <p noindent="true">Partners:</p>
              <sanspuceslist>
                <li id="uid118">
                  <p noindent="true">Ethniko Kentro Erevnas Kai Technologikis Anaptyxis (Greece)</p>
                </li>
                <li id="uid119">
                  <p noindent="true">Ecole Polytechnique Federale de Lausanne (Switzerland)</p>
                </li>
                <li id="uid120">
                  <p noindent="true">The Queen's University of Belfast (United Kingdom)</p>
                </li>
                <li id="uid121">
                  <p noindent="true">Rheinisch-Westfaelische Technische Hochschule Aachen (Germany)</p>
                </li>
                <li id="uid122">
                  <p noindent="true">Interuniversitair Micro-Electronica Centrum Vzw (Belgium)</p>
                </li>
              </sanspuceslist>
            </li>
            <li id="uid123">
              <p noindent="true">Inria contact: Frédéric Vivien</p>
            </li>
            <li id="uid124">
              <p noindent="true">Manufacturing process variability at low geometries and power dissipation are the most challenging problems in the design of future computing systems. Currently manufacturers go to great lengths to guarantee fault-free operation of their products by introducing redundancy in voltage margins, conservative layout rules, and extra protection circuitry. However, such design redundancy may result into energy overheads. Energy overheads cannot be alleviated by lowering supply voltage below a nominal value without hardware components experiencing faulty operation due to timing errors. On the other hand, many modern workloads, such as multimedia, machine learning, visualization, etc. are designed to tolerate a degree of imprecision in computations and data.
SCoRPiO seeks to exploit this observation and to relax reliability requirements for the hardware layer by allowing a controlled degree of imprecision to be introduced to computations and data. It proposes to introduce methodologies that allow the system- and application-software layers to synergistically characterize the significance of various parts of the program for the quality of the end result, and their tolerance to faults. Based on this information, extracted automatically or semi-automatically, the system software will steer computations and data to either low-power, yet unreliable or higher-power and reliable functional and storage units. In addition, the system will be able to aggressively reduce its power footprint by opportunistically powering hardware modules below nominal values.
Significance-based computing lays the foundations for not only approaching the theoretical limits of energy reduction of CMOS technology, but moving beyond those limits by accepting hardware faults in a controlled manner. Significance-based computing promises to be a preferred alternative to dark silicon, which requires that large portions of a chip be powered-off in every cycle to avoid excessive power dissipation.</p>
            </li>
          </sanspuceslist>
        </subsection>
      </subsection>
    </subsection>
    <subsection id="uid125" level="1">
      <bodyTitle>International Initiatives</bodyTitle>
      <subsection id="uid126" level="2">
        <bodyTitle>Inria International Labs</bodyTitle>
        <subsection id="uid127" level="3">
          <bodyTitle>JLESC — Joint Laboratory on Extreme Scale Computing</bodyTitle>
          <p>The University of Illinois at Urbana-Champaign, Inria, the French
national computer science institute, Argonne National Laboratory,
Barcelona Supercomputing Center, Jülich Supercomputing Centre and
the Riken Advanced Institute for Computational Science formed the
Joint Laboratory on Extreme Scale Computing, a follow-up of the
Inria-Illinois Joint Laboratory for Petascale Computing. The Joint
Laboratory is based at Illinois and includes researchers from Inria,
and the National Center for Supercomputing Applications, ANL, BSC
and JSC. It focuses on software challenges found in extreme scale
high-performance computers.</p>
          <p>Research areas include:</p>
          <simplelist>
            <li id="uid128">
              <p noindent="true">Scientific applications (big compute and big data) that are the
drivers of the research in the other topics of the joint-laboratory.</p>
            </li>
            <li id="uid129">
              <p noindent="true">Modeling and optimizing numerical libraries, which are at the heart
of many scientific applications.</p>
            </li>
            <li id="uid130">
              <p noindent="true">Novel programming models and
runtime systems, which allow scientific applications to be updated
or reimagined to take full advantage of extreme-scale
supercomputers.</p>
            </li>
            <li id="uid131">
              <p noindent="true">Resilience and Fault-tolerance research, which
reduces the negative impact when processors, disk drives, or memory
fail in supercomputers that have tens or hundreds of thousands of
those components.</p>
            </li>
            <li id="uid132">
              <p noindent="true">I/O and visualization, which are important part
of parallel execution for numerical silulations and data analytics</p>
            </li>
            <li id="uid133">
              <p noindent="true">HPC Clouds, that may execute a portion of the HPC workload in
the near future.</p>
            </li>
          </simplelist>
          <p>Several members of the ROMA team are involved in the JLESC joint lab
through their research on resilience. Yves Robert is the Inria executive director of
JLESC.</p>
        </subsection>
      </subsection>
      <subsection id="uid134" level="2">
        <bodyTitle>Inria Associate Teams Not Involved in an Inria International Labs</bodyTitle>
        <subsection id="uid135" level="3">
          <bodyTitle>
            <ref xlink:href="http://graal.ens-lyon.fr/~abenoit/Keystone" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">Keystone </ref>
          </bodyTitle>
          <sanspuceslist>
            <li id="uid136">
              <p noindent="true">Title: Scheduling algorithms for sparse linear algebra at extreme scale</p>
            </li>
            <li id="uid137">
              <p noindent="true">International Partner (Institution - Laboratory - Researcher):</p>
              <sanspuceslist>
                <li id="uid138">
                  <p noindent="true">Vanderbilt University (United States) - Padma Raghavan</p>
                </li>
              </sanspuceslist>
            </li>
            <li id="uid139">
              <p noindent="true">Start year: 2016</p>
            </li>
            <li id="uid140">
              <p noindent="true">See also: <ref xlink:href="http://graal.ens-lyon.fr/~abenoit/Keystone" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>graal.<allowbreak/>ens-lyon.<allowbreak/>fr/<allowbreak/>~abenoit/<allowbreak/>Keystone</ref></p>
            </li>
            <li id="uid141">
              <p noindent="true">The Keystone project aims at investigating sparse matrix and graph problems on NUMA multicores and/or CPU-GPU hybrid models. The goal is to improve the performance of the algorithms, while accounting for failures and trying to minimize the energy consumption.
The long-term objective is to design robust sparse-linear kernels for computing at extreme scale. In order to optimize the performance of these kernels, we plan to take particular care of locality and data reuse. Finally, there are several real-life applications relying on these kernels, and the Keystone project will assess the performance and robustness of the scheduling algorithms in applicative contexts.
We believe that the complementary expertise of the two teams in the area of scheduling HPC applications at scale (ROMA — models and complexity; and SSCL — architecture and applications) is the key to the success of this associate team. We have already successfully collaborated in the past and expect the collaboration to reach another level thanks to Keystone.</p>
            </li>
          </sanspuceslist>
        </subsection>
      </subsection>
      <subsection id="uid142" level="2">
        <bodyTitle>Inria International Partners</bodyTitle>
        <subsection id="uid143" level="3">
          <bodyTitle>Declared Inria International Partners</bodyTitle>
          <simplelist>
            <li id="uid144">
              <p noindent="true">Christophe Alias has a regular collaboration with Sanjay Rajopadhye
from Colorado State University (USA) through the advising of the PhD
thesis of Guillaume Iooss.</p>
            </li>
            <li id="uid145">
              <p noindent="true">Anne Benoit, Frédéric Vivien and Yves Robert have a regular collaboration with Henri
Casanova from Hawaii University (USA). This is a follow-on of the Inria Associate team
that ended in 2014.</p>
            </li>
          </simplelist>
        </subsection>
      </subsection>
      <subsection id="uid146" level="2">
        <bodyTitle>Cooperation with ECNU</bodyTitle>
        <p>ENS Lyon has launched a partnership with ECNU, the East China Normal University in Shanghai, China. This partnership includes both teaching and research cooperation.</p>
        <p>As for teaching, the PROSFER program includes a joint Master of Computer Science between ENS Rennes, ENS Lyon and ECNU. In addition, PhD students from ECNU are selected to conduct a PhD in one of these ENS. Yves Robert is responsible for this cooperation. He has already given two classes at ECNU, on Algorithm Design and Complexity, and on Parallel Algorithms, together with Patrice Quinton (from ENS Rennes).</p>
        <p>As for research, the JORISS program funds collaborative research projects
between ENS Lyon and ECNU. Yves Robert and Changbo Wang (ECNU) are leading
a JORISS project on resilience in cloud and HPC computing.</p>
        <p>In the context of this collaboration two students from ECNU, Li Han
and Changjiang Gou, have joined Roma for their PhD.</p>
      </subsection>
    </subsection>
    <subsection id="uid147" level="1">
      <bodyTitle>International Research Visitors</bodyTitle>
      <subsection id="uid148" level="2">
        <bodyTitle>Visits of International Scientists</bodyTitle>
        <simplelist>
          <li id="uid149">
            <p noindent="true">Samuel McCauley visited the team for four months
(Oct. 2015 - Feb. 2016) to work with Loris Marchal, Bertrand Simon
and Frédéric Vivien on the minimization of I/Os during the
out-of-core execution of task trees.</p>
          </li>
        </simplelist>
        <subsection id="uid150" level="3">
          <bodyTitle>Internships</bodyTitle>
          <simplelist>
            <li id="uid151">
              <p noindent="true">Laure Gonnord supervised two Master Students in Spring 2016,
Vitor Paisante (static analyses for pointers) and Julien Braine (static analyses for data
structures).</p>
            </li>
            <li id="uid152">
              <p noindent="true">Bora Uçar supervised an Raluca Portase, an Erasmus student, for three months (June–September 2016).</p>
            </li>
          </simplelist>
        </subsection>
      </subsection>
      <subsection id="uid153" level="2">
        <bodyTitle>Visits to International Teams</bodyTitle>
        <subsection id="uid154" level="3">
          <bodyTitle>Research Stays Abroad</bodyTitle>
          <simplelist>
            <li id="uid155">
              <p noindent="true">Yves Robert has been appointed as a visiting scientist by the
ICL laboratory (headed by Jack Dongarra) at the University of
Tennessee Knoxville. He collaborates with several ICL researchers
on high-performance linear algebra and resilience methods at
scale.</p>
            </li>
          </simplelist>
        </subsection>
      </subsection>
    </subsection>
  </partenariat>
  <diffusion id="uid156">
    <bodyTitle>Dissemination</bodyTitle>
    <subsection id="uid157" level="1">
      <bodyTitle>Promoting Scientific Activities</bodyTitle>
      <subsection id="uid158" level="2">
        <bodyTitle>Scientific Events Organisation</bodyTitle>
        <subsection id="uid159" level="3">
          <bodyTitle>General Chair, Scientific Chair</bodyTitle>
          <p>Laure Gonnord is co-chair of the “Compilation French community”, with
Florian Brandner (ENSTA) and Fabrice Rastello (Inria Corse).</p>
          <p>Bora Uçar was the workshops chair at IPDPS 2016, local chair of the a topic of Euro-Par 2016, co-chair of PCO 2016
(a workshop of IPDPS 2016), and has organized mini-symposia at SIAM PP16 and PMAA16.</p>
        </subsection>
      </subsection>
      <subsection id="uid160" level="2">
        <bodyTitle>Scientific Events Selection</bodyTitle>
        <subsection id="uid161" level="3">
          <bodyTitle>Steering committees</bodyTitle>
          <p>Yves Robert is a member of the steering committee of HCW, Heteropar and IPDPS. He is the
chair of the steering committee of Euro-EduPar.</p>
          <p>Bora Uçar serves in the steering committee of CSC.</p>
        </subsection>
        <subsection id="uid162" level="3">
          <bodyTitle>Chair of Conference Program Committees</bodyTitle>
          <p>Anne Benoit was the program chair of HiPC 2016, and the program area chair for Algorithms of SC 2016.</p>
          <p>Loris Marchal was the program chair of HeteroPar 2016.</p>
        </subsection>
        <subsection id="uid163" level="3">
          <bodyTitle>Member of the Conference Program Committees</bodyTitle>
          <p>Christophe Alias was a member of the program committee of IMPACT'16.</p>
          <p>Anne Benoit was a member of the program committee of IPDPS, SC, HCW, and Ena-HPC.</p>
          <p>Laure Gonnord was a member of the program committee of VMCAI'17.</p>
          <p>Jean-Yves L'Excellent was a member of the program committee of VECPAR'16.</p>
          <p>Loris Marchal was a member of the program committee of IPDPS 2016.</p>
          <p>Yves Robert was a member of the program committee of FTS, FTXS, ICCS, ISCIS, and SC</p>
          <p>Bora Uçar was a member of the program committee of the following conferences and workshops: HiPC 2016, IPDPS 2016, ICCS 2016, HPC4BD 2016, P<formula type="inline"><math xmlns="http://www.w3.org/1998/Math/MathML" overflow="scroll"><msup><mrow/><mn>3</mn></msup></math></formula>MA, CSE 2016, MPP2016.</p>
          <p>Frédéric Vivien was a member of the program committee of IPDPS, SC,
HiPC, PDP, EduPar, EuroEduPar and WAPCO.</p>
        </subsection>
        <subsection id="uid164" level="3">
          <bodyTitle>Reviewer</bodyTitle>
          <p>Jean-Yves L'Excellent reviewed papers for VECPAR'16, ADVCOMP'16.</p>
          <p>Christophe Alias reviewed papers for IMPACT'16.</p>
        </subsection>
      </subsection>
      <subsection id="uid165" level="2">
        <bodyTitle>Journal</bodyTitle>
        <subsection id="uid166" level="3">
          <bodyTitle>Member of the Editorial Boards</bodyTitle>
          <p>Anne Benoit is Associate Editor of TPDS (IEEE Transactions on
Parallel and Distributed Systems), of JPDC (Elsevier Journal of
Parallel and Distributed Computing) and SUSCOM (Elsevier Journal
of Sustainable Computing).</p>
          <p>Loris Marchal is an invited associated Editor of Parallel
Computing (Elsevier) for a special issue following HeteroPar 2016.</p>
          <p>Yves Robert is Associate Editor f TPDS (IEEE Transactions on
Parallel and Distributed Systems), JPDC (Elsevier Journal of
Parallel and Distributed Computing), IJHPCA (Sage International
Journal of High Performance Computing Applications), and JOCS
(Elsevier Journal of Computational Science).</p>
          <p>Bora Uçar is Associate Editor of Parallel Computing
(Elsevier).</p>
          <p>Frédéric Vivien is Associate Editor of Parallel Computing
(Elsevier) and of JPDC (Elsevier Journal of Parallel and
Distributed Computing).</p>
        </subsection>
        <subsection id="uid167" level="3">
          <bodyTitle>Reviewer - Reviewing Activities</bodyTitle>
          <p>Christophe Alias reviewed papers for TVLSI (IEEE Transactions on Very
Large Scale Integration Systems), PARCO (Parallel Computing), MICPRO
(Microprocessors and Microsystems).</p>
        </subsection>
      </subsection>
      <subsection id="uid168" level="2">
        <bodyTitle>Invited Talks</bodyTitle>
        <p>Christophe Alias gave a talk at “Journée Calcul” in ENS-Lyon on May 2016
and a talk at “Journée Langage, Compilation et Sémantique” in ENS-Lyon on
November 2016.</p>
      </subsection>
      <subsection id="uid169" level="2">
        <bodyTitle>Tutorials</bodyTitle>
        <p>Yves Robert gave a tutorial on <i>Fault-tolerance techniques
for HPC platforms</i> at PPoPP'16 (with Thomas Hérault),
SC'16 (with Aurélien Bouteiller, George Bosilca,
and Thomas Hérault) and Euro-Par'16.</p>
      </subsection>
      <subsection id="uid170" level="2">
        <bodyTitle>Leadership within the Scientific Community</bodyTitle>
        <p>Christophe Alias, together with Cédric Bastoul (CAMUS), co-founded the
Impact workshop (International Workshop on Polyhedral Compilation
Techniques) on 2011, which is now the reference international event of
the polyhedral compilation community
<ref xlink:href="http://impact.gforge.inria.fr/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>impact.<allowbreak/>gforge.<allowbreak/>inria.<allowbreak/>fr/</ref>. Since then, Christophe Alias
is involved in IMPACT committees.</p>
        <p>Laure Gonnord, together with Fabrice Rastello (CORSE) and Florian Brandner
(Telecom Paris Tech) animate since 2010 the French Compilation
Community (<ref xlink:href="http://compilfr.ens-lyon.fr" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>compilfr.<allowbreak/>ens-lyon.<allowbreak/>fr</ref>).</p>
      </subsection>
      <subsection id="uid171" level="2">
        <bodyTitle>Research Administration</bodyTitle>
        <p>Anne Benoit is a member of the executive committee of the Labex MI-LYON. She is the head of the Master of
fundamental computer science at ENS Lyon.</p>
        <p>Loris Marchal is a member of the scientific council of the “Ecole Nationale Supérieure de Mécanique et des Microtechniques” (ENSMM, Besançon).</p>
        <p>Jean-Yves L'Excellent is a member of the direction board of the LIP laboratory.</p>
        <p>Yves Robert was a member of the Senior Member election of Institut Universitaire de France. He was a committee member of the IEEE Fellows selection.
he is a member of the scientific council of the Maison de la Simulation.</p>
        <p>Frédéric Vivien is a member of the scientific council of the École
normale supérieure de Lyon and of the academic council of the
University of Lyon.</p>
      </subsection>
    </subsection>
    <subsection id="uid172" level="1">
      <bodyTitle>Teaching - Supervision - Juries</bodyTitle>
      <subsection id="uid173" level="2">
        <bodyTitle>Teaching</bodyTitle>
        <sanspuceslist>
          <li id="uid174">
            <p noindent="true">Licence:</p>
            <simplelist>
              <li id="uid175">
                <p noindent="true">Anne Benoit : Algorithmique avancée (CM 32h), L3, Ecole Normale Supérieure de Lyon.</p>
              </li>
              <li id="uid176">
                <p noindent="true">Maroua Maalej : Algorithmique et Programmation Avancée
(TD=18, TP=24h), L2, Université Lyon 1 Claude Bernard : Autumn 2016.</p>
              </li>
              <li id="uid177">
                <p noindent="true">Maroua Maalej : Architecture et système
(TP=24h), L2, Université Lyon 1 Claude Bernard : Autumn 2016.</p>
              </li>
              <li id="uid178">
                <p noindent="true">Maroua Maalej : Gestion de Projet et Génie Logiciel
(TD/TP=10h), M1, Université Lyon 1 Claude Bernard : Autumn 2016.</p>
              </li>
              <li id="uid179">
                <p noindent="true">Christophe Alias : Compilation et outils de développement (CM+TD=18h), L3, INSA
Centre-Val-de-Loire : Spring 2016.</p>
              </li>
              <li id="uid180">
                <p noindent="true">Christophe Alias : Concours E3A – épreuve informatique MPSI
(correcteur) : Spring 2016.</p>
              </li>
              <li id="uid181">
                <p noindent="true">Yves Robert : Algorithmique (CM 32h), L3, Ecole Normale Supérieure de Lyon</p>
              </li>
            </simplelist>
          </li>
          <li id="uid182">
            <p noindent="true">Master:</p>
            <simplelist>
              <li id="uid183">
                <p noindent="true">Anne Benoit, Resilient and energy-aware scheduling algorithms (CM 24h), M2, Ecole Normale Supérieure de Lyon.</p>
              </li>
              <li id="uid184">
                <p noindent="true">Laure Gonnord : Compilation (CM+TD 76h), M1, Université Claude
Bernard Lyon 1, et M1 Ecole Normale Supérieure de Lyon.</p>
              </li>
              <li id="uid185">
                <p noindent="true">Laure Gonnord : Préparation à l'écrit et à l'oral
d'informatique du capès d'informatique, 10h, M1 MEEF Université
Claude Bernard Lyon1.</p>
              </li>
              <li id="uid186">
                <p noindent="true">Laure Gonnord : Program Analysis : (CM+TP 10h, avec D.Monniaux), M2 Ecole Normale Supérieure de Lyon.</p>
              </li>
              <li id="uid187">
                <p noindent="true">Christophe Alias : Optimisation d'applications embarquées (CM+TD=24h), M1, INSA
Centre-Val-de-Loire.</p>
              </li>
              <li id="uid188">
                <p noindent="true">Christophe Alias: Advanced Compilers: Automatic Parallelization and High-level Synthesis (CM 24h, avec F. Rastello), M2, Ecole Normale Supérieure de Lyon, France.</p>
              </li>
              <li id="uid189">
                <p noindent="true">Frédéric Vivien, Algorithmique et Programmation
Parallèles et Distribuées (CM 36 h), M1, École normale supérieure de Lyon, France.</p>
              </li>
            </simplelist>
          </li>
        </sanspuceslist>
      </subsection>
      <subsection id="uid190" level="2">
        <bodyTitle>Supervision</bodyTitle>
        <sanspuceslist>
          <li id="uid191">
            <p noindent="true">PhD in progress: Aurélien Cavelan, “Resilient and energy-aware scheduling algorithms for large-scale distributed systems”, started in September 2014, advisors: Anne Benoit and Yves Robert.</p>
          </li>
          <li id="uid192">
            <p noindent="true">PhD in progress: Changjiang Gou, “Resilient and energy-aware scheduling algorithms for large-scale distributed systems”, started in September
2016, funding: China Scholarship Council, advisors: Anne Benoit
and Loris Marchal.</p>
          </li>
          <li id="uid193">
            <p noindent="true">PhD in progress: Li Han, “Algorithms for detecting and correcting silent and non-functional errors in scientific workflows”, started in September
2016, funding: China Scholarship Council, advisors: Yves Robert
and Frédéric Vivien</p>
          </li>
          <li id="uid194">
            <p noindent="true">PhD in progress: Oguz Kaya, “High performance parallel tensor computations”, started in September 2014, funding: Inria, advisors: Bora Uçar and Yves Robert.</p>
          </li>
          <li id="uid195">
            <p noindent="true">PhD in progress: Aurélie Kong Win Chang, “Techniques de
résilience pour l’ordonnancement de workflows sur plates-formes
décentralisées (cloud computing) avec contraintes de sécurité”,
started in October 2016, funding: ENS Lyon, advisors: Yves
Robert, Yves Caniou and Eddy Caron.</p>
          </li>
          <li id="uid196">
            <p noindent="true">PhD in progress: Maroua Maalej, “Low cost static analyses for compilers”,
started in October 2014, advisors : Laure Gonnord and Frédéric Vivien.</p>
          </li>
          <li id="uid197">
            <p noindent="true">PhD in progress: Gilles Moreau, “High-performance multifrontal solution of sparse linear systems with multiple right-hand sides, application to the MUMPS solver”, started in December 2015, funding: <span class="smallcap" align="left">Mumps</span> consortium and Labex MILYON, advisor: Jean-Yves L'Excellent.</p>
          </li>
          <li id="uid198">
            <p noindent="true">PhD in progress: Loic Pottier, “Scheduling concurrent applications in the presence of failures”, started in September 2015, advisors: Anne Benoit and Yves Robert.</p>
          </li>
          <li id="uid199">
            <p noindent="true">PhD in progress: Issam Rais, “Multi-criteria scheduling for high-performance computing”, started in November 2015, advisors: Anne Benoit, Laurent Lefèvre (LIP, ENS Lyon, Avalon team), and Anne-Cécile Orgerie (IRISA, Myriads team).</p>
          </li>
          <li id="uid200">
            <p noindent="true">PhD in progress: Bertrand Simon, “Task-graph scheduling and memory optimization”, started in September 2015, funding: ENS Lyon, advisors: Loris Marchal and Frédéric Vivien.</p>
          </li>
          <li id="uid201">
            <p noindent="true">PhD defended on July 1st: Guillaume Iooss, “Semantic tiling”, started in
September 2011, joint PhD ENS-Lyon/Colorado State University,
advisors: Christophe Alias and Alain Darte (ENS-Lyon) / Sanjay
Rajopadhye (Colorado State University).</p>
          </li>
        </sanspuceslist>
      </subsection>
      <subsection id="uid202" level="2">
        <bodyTitle>Juries</bodyTitle>
        <simplelist>
          <li id="uid203">
            <p noindent="true">Christophe Alias participated to the PhD jury of Guillaume Iooss
(Colorado State University), in July 2016.</p>
          </li>
          <li id="uid204">
            <p noindent="true">Laure Gonnord participated to the Inria recruting jury for junior
research positions (CR2), in Rennes, in Spring 2016.</p>
          </li>
          <li id="uid205">
            <p noindent="true">Laure Gonnord participated to the PhD jury of Nasrine Damouche
(Univ. Perpignan) and Sajith Kalathingal (Univ. Rennes), in December
2016.</p>
          </li>
          <li id="uid206">
            <p noindent="true">Laure Gonnord is member of the “Comité de Suivi de thèse” de
Maurica Fonenantsoa (Univ. Réunion) since 2015.</p>
          </li>
          <li id="uid207">
            <p noindent="true">Loris Marchal participated to the selection committee recruting
an assistant professor (MCF) at University of Bordeaux 1, in Spring 2016.</p>
          </li>
        </simplelist>
      </subsection>
    </subsection>
    <subsection id="uid208" level="1">
      <bodyTitle>Popularization</bodyTitle>
      <p>Frédéric Vivien gave two lectures about “Approximation algorithms” at the
CIRM “Algorithmique et programmation” workshop for Maths teachers in
<i>Classes préparatoires aux grandes écoles</i>. The two lectures were
recorded and are available online (<ref xlink:href="http://library.cirm-math.fr/Record.htm?Record=19278406157910966889" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>library.<allowbreak/>cirm-math.<allowbreak/>fr/<allowbreak/>Record.<allowbreak/>htm?Record=19278406157910966889</ref>).</p>
    </subsection>
  </diffusion>
  <biblio id="bibliography" html="bibliography" numero="10" titre="Bibliography">
    
    <biblStruct id="roma-2016-bid75" type="proceedings" rend="year" n="cite:gebremedhin:hal-01415503">
      <identifiant type="doi" value="10.1137/1.9781611974690"/>
      <identifiant type="hal" value="hal-01415503"/>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes">
        <title level="m">2016 Proceedings of the Seventh SIAM Workshop on Combinatorial Scientific Computing</title>
        <editor role="editor">
          <persName>
            <foreName>Assefaw H.</foreName>
            <surname>Gebremedhin</surname>
            <initial>A. H.</initial>
          </persName>
          <persName>
            <foreName>Erik G.</foreName>
            <surname>Boman</surname>
            <initial>E. G.</initial>
          </persName>
          <persName key="roma-2014-idp67536">
            <foreName>Bora</foreName>
            <surname>Uçar</surname>
            <initial>B.</initial>
          </persName>
        </editor>
        <imprint>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01415503" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01415503</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid37" type="article" rend="year" n="cite:agullo:hal-01334113">
      <identifiant type="hal" value="hal-01334113"/>
      <analytic>
        <title level="a">Robust memory-aware mappings for parallel multifrontal factorizations</title>
        <author>
          <persName key="hiepacs-2014-idp77424">
            <foreName>Emmanuel</foreName>
            <surname>Agullo</surname>
            <initial>E.</initial>
          </persName>
          <persName key="roma-2014-idp83016">
            <foreName>Patrick R.</foreName>
            <surname>Amestoy</surname>
            <initial>P. R.</initial>
          </persName>
          <persName key="roma-2014-idp86952">
            <foreName>Alfredo</foreName>
            <surname>Buttari</surname>
            <initial>A.</initial>
          </persName>
          <persName key="hiepacs-2014-idp85560">
            <foreName>Abdou</foreName>
            <surname>Guermouche</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp64864">
            <foreName>Jean-Yves</foreName>
            <surname>L'Excellent</surname>
            <initial>J.-Y.</initial>
          </persName>
          <persName>
            <foreName>François-Henry</foreName>
            <surname>Rouet</surname>
            <initial>F.-H.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid01739">
        <idno type="issn">1064-8275</idno>
        <title level="j">SIAM Journal on Scientific Computing</title>
        <imprint>
          <biblScope type="volume">38</biblScope>
          <biblScope type="number">3</biblScope>
          <dateStruct>
            <month>July</month>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">23</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01334113" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01334113</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid38" type="article" rend="year" n="cite:amestoy:hal-01349119">
      <identifiant type="hal" value="hal-01349119"/>
      <analytic>
        <title level="a">Fast 3D frequency-domain full waveform inversion with a parallel Block Low-Rank multifrontal direct solver: application to OBC data from the North Sea</title>
        <author>
          <persName key="roma-2014-idp83016">
            <foreName>Patrick R.</foreName>
            <surname>Amestoy</surname>
            <initial>P. R.</initial>
          </persName>
          <persName>
            <foreName>Romain</foreName>
            <surname>Brossier</surname>
            <initial>R.</initial>
          </persName>
          <persName key="roma-2014-idp86952">
            <foreName>Alfredo</foreName>
            <surname>Buttari</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp64864">
            <foreName>Jean-Yves</foreName>
            <surname>L'Excellent</surname>
            <initial>J.-Y.</initial>
          </persName>
          <persName>
            <foreName>Théo</foreName>
            <surname>Mary</surname>
            <initial>T.</initial>
          </persName>
          <persName>
            <foreName>Ludovic</foreName>
            <surname>Métivier</surname>
            <initial>L.</initial>
          </persName>
          <persName>
            <foreName>Alain</foreName>
            <surname>Miniussi</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Stéphane</foreName>
            <surname>Operto</surname>
            <initial>S.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid00641">
        <idno type="issn">0016-8033</idno>
        <title level="j">Geophysics</title>
        <imprint>
          <biblScope type="volume">81</biblScope>
          <biblScope type="number">6</biblScope>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">R363-R383</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01349119" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01349119</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid66" type="article" rend="year" n="cite:aupy:hal-01252333">
      <identifiant type="hal" value="hal-01252333"/>
      <analytic>
        <title level="a">Approximation Algorithms for Energy, Reliability, and Makespan Optimization Problems</title>
        <author>
          <persName key="roma-2014-idp84472">
            <foreName>Guillaume</foreName>
            <surname>Aupy</surname>
            <initial>G.</initial>
          </persName>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid01559">
        <idno type="issn">0129-6264</idno>
        <title level="j">Parallel Processing Letters</title>
        <imprint>
          <biblScope type="volume">26</biblScope>
          <biblScope type="number">01</biblScope>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">23</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01252333" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01252333</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid48" type="article" rend="year" n="cite:aupy:hal-01354874">
      <identifiant type="doi" value="10.15803/ijnc.6.1_2"/>
      <identifiant type="hal" value="hal-01354874"/>
      <analytic>
        <title level="a">Checkpointing Strategies for Scheduling Computational Workflows</title>
        <author>
          <persName key="roma-2014-idp84472">
            <foreName>Guillaume</foreName>
            <surname>Aupy</surname>
            <initial>G.</initial>
          </persName>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Henri</foreName>
            <surname>Casanova</surname>
            <initial>H.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid02219">
        <idno type="issn">2185-2839</idno>
        <title level="j">International Journal of Networking and Computing</title>
        <imprint>
          <biblScope type="volume">6</biblScope>
          <biblScope type="number">1</biblScope>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">2-26</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01354874" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354874</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid80" type="incollection" rend="year" n="cite:aupy:hal-01354892">
      <identifiant type="hal" value="hal-01354892"/>
      <analytic>
        <title level="a">Coping with silent errors in HPC applications</title>
        <author>
          <persName key="roma-2014-idp84472">
            <foreName>Guillaume</foreName>
            <surname>Aupy</surname>
            <initial>G.</initial>
          </persName>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp89752">
            <foreName>Aurélien</foreName>
            <surname>Cavelan</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Massimiliano</foreName>
            <surname>Fasi</surname>
            <initial>M.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp78016">
            <foreName>Hongyang</foreName>
            <surname>Sun</surname>
            <initial>H.</initial>
          </persName>
          <persName key="roma-2014-idp67536">
            <foreName>Bora</foreName>
            <surname>Uçar</surname>
            <initial>B.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no">
        <editor role="editor">
          <persName>
            <foreName>Andy</foreName>
            <surname>Adamatzky</surname>
            <initial>A.</initial>
          </persName>
        </editor>
        <title level="m">Emergent Computation</title>
        <imprint>
          <publisher>
            <orgName>Springer Verlag</orgName>
          </publisher>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01354892" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354892</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid51" type="article" rend="year" n="cite:aupy:hal-01354902">
      <identifiant type="doi" value="10.1137/15M1019222"/>
      <identifiant type="hal" value="hal-01354902"/>
      <analytic>
        <title level="a">Optimal Multistage Algorithm for Adjoint Computation</title>
        <author>
          <persName key="roma-2014-idp84472">
            <foreName>Guillaume</foreName>
            <surname>Aupy</surname>
            <initial>G.</initial>
          </persName>
          <persName key="roma-2014-idp90992">
            <foreName>Julien</foreName>
            <surname>Herrmann</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>Paul</foreName>
            <surname>Hovland</surname>
            <initial>P.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid01739">
        <idno type="issn">1064-8275</idno>
        <title level="j">SIAM Journal on Scientific Computing</title>
        <imprint>
          <biblScope type="volume">38</biblScope>
          <biblScope type="number">3</biblScope>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">C232–C255</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01354902" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354902</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid61" type="article" rend="year" n="cite:aupy:hal-01252366">
      <identifiant type="doi" value="10.1007/s10951-015-0445-x"/>
      <identifiant type="hal" value="hal-01252366"/>
      <analytic>
        <title level="a">Co-scheduling algorithms for high-throughput workload execution</title>
        <author>
          <persName key="roma-2014-idp84472">
            <foreName>Guillaume</foreName>
            <surname>Aupy</surname>
            <initial>G.</initial>
          </persName>
          <persName>
            <foreName>Manu</foreName>
            <surname>Shantharam</surname>
            <initial>M.</initial>
          </persName>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName>
            <foreName>Padma</foreName>
            <surname>Raghavan</surname>
            <initial>P.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid01258">
        <idno type="issn">1094-6136</idno>
        <title level="j">Journal of Scheduling</title>
        <imprint>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">14</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01252366" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01252366</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid47" type="article" rend="year" n="cite:bautistagomez:hal-01354888">
      <identifiant type="doi" value="10.1016/j.jpdc.2016.07.007"/>
      <identifiant type="hal" value="hal-01354888"/>
      <analytic>
        <title level="a">Coping with recall and precision of soft error detectors</title>
        <author>
          <persName>
            <foreName>Leonardo</foreName>
            <surname>Bautista-Gomez</surname>
            <initial>L.</initial>
          </persName>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp89752">
            <foreName>Aurélien</foreName>
            <surname>Cavelan</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp78016">
            <foreName>Hongyang</foreName>
            <surname>Sun</surname>
            <initial>H.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid01237">
        <idno type="issn">0743-7315</idno>
        <title level="j">Journal of Parallel and Distributed Computing</title>
        <imprint>
          <biblScope type="volume">98</biblScope>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">8–24</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01354888" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354888</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid49" type="article" rend="year" n="cite:benoit:hal-01358146">
      <identifiant type="hal" value="hal-01358146"/>
      <analytic>
        <title level="a">Assessing general-purpose algorithms to cope with fail-stop and silent errors</title>
        <author>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp89752">
            <foreName>Aurélien</foreName>
            <surname>Cavelan</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp78016">
            <foreName>Hongyang</foreName>
            <surname>Sun</surname>
            <initial>H.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid02846">
        <idno type="issn">2329-4949</idno>
        <title level="j">ACM Transactions on Parallel Computing</title>
        <imprint>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01358146" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01358146</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid68" type="article" rend="year" n="cite:benoit:ensl-01252342">
      <identifiant type="doi" value="10.1177/1094342015594531"/>
      <identifiant type="hal" value="ensl-01252342"/>
      <analytic>
        <title level="a">Efficient checkpoint/verification patterns</title>
        <author>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Saurabh K.</foreName>
            <surname>Raina</surname>
            <initial>S. K.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid00913">
        <idno type="issn">1094-3420</idno>
        <title level="j">International Journal of High Performance Computing Applications</title>
        <imprint>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal-ens-lyon.archives-ouvertes.fr/ensl-01252342" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal-ens-lyon.<allowbreak/>archives-ouvertes.<allowbreak/>fr/<allowbreak/>ensl-01252342</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid33" type="article" rend="year" n="cite:benzi:hal-01318486">
      <identifiant type="doi" value="10.1515/cmam-2016-0040"/>
      <identifiant type="hal" value="hal-01318486"/>
      <analytic>
        <title level="a">Preconditioning Techniques Based on the Birkhoff–von Neumann Decomposition</title>
        <author>
          <persName>
            <foreName>Michele</foreName>
            <surname>Benzi</surname>
            <initial>M.</initial>
          </persName>
          <persName key="roma-2014-idp67536">
            <foreName>Bora</foreName>
            <surname>Uçar</surname>
            <initial>B.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid02447">
        <idno type="issn">1609-9389</idno>
        <title level="j">Computational Methods in Applied Mathematics</title>
        <imprint>
          <dateStruct>
            <month>January</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01318486" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01318486</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid55" type="article" rend="year" n="cite:di:hal-01353871">
      <identifiant type="doi" value="10.1109/TPDS.2016.2546248"/>
      <identifiant type="hal" value="hal-01353871"/>
      <analytic>
        <title level="a">Toward an Optimal Online Checkpoint Solution under a Two-Level HPC Checkpoint Model</title>
        <author>
          <persName key="roma-2014-idp72984">
            <foreName>Sheng</foreName>
            <surname>Di</surname>
            <initial>S.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp63368">
            <foreName>Frédéric</foreName>
            <surname>Vivien</surname>
            <initial>F.</initial>
          </persName>
          <persName key="roma-2014-idp88208">
            <foreName>Franck</foreName>
            <surname>Cappello</surname>
            <initial>F.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid00746">
        <idno type="issn">1045-9219</idno>
        <title level="j">IEEE Transactions on Parallel and Distributed Systems</title>
        <imprint>
          <biblScope type="volume">28</biblScope>
          <biblScope type="number">1</biblScope>
          <dateStruct>
            <month>January</month>
            <year>2017</year>
          </dateStruct>
          <biblScope type="pages">16</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01353871" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01353871</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid78" type="article" rend="year" n="cite:dufosse:hal-01270331">
      <identifiant type="doi" value="10.1016/j.laa.2016.02.023"/>
      <identifiant type="hal" value="hal-01270331"/>
      <analytic>
        <title level="a">Notes on Birkhoff-von Neumann decomposition of doubly stochastic matrices</title>
        <author>
          <persName key="dolphin-2014-idp66488">
            <foreName>Fanny</foreName>
            <surname>Dufossé</surname>
            <initial>F.</initial>
          </persName>
          <persName key="roma-2014-idp67536">
            <foreName>Bora</foreName>
            <surname>Uçar</surname>
            <initial>B.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid01353">
        <idno type="issn">0024-3795</idno>
        <title level="j">Linear Algebra and its Applications</title>
        <imprint>
          <biblScope type="volume">497</biblScope>
          <dateStruct>
            <month>February</month>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">108–115</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01270331" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01270331</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid31" type="article" rend="year" n="cite:fasi:hal-01354682">
      <identifiant type="doi" value="10.1016/j.jocs.2016.04.008"/>
      <identifiant type="hal" value="hal-01354682"/>
      <analytic>
        <title level="a">A backward/forward recovery approach for the preconditioned conjugate gradient method</title>
        <author>
          <persName>
            <foreName>Massimiliano</foreName>
            <surname>Fasi</surname>
            <initial>M.</initial>
          </persName>
          <persName key="corse-2016-idp181984">
            <foreName>Julien</foreName>
            <surname>Langou</surname>
            <initial>J.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp67536">
            <foreName>Bora</foreName>
            <surname>Uçar</surname>
            <initial>B.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid02537">
        <idno type="issn">1877-7503</idno>
        <title level="j">Journal of Computational Science</title>
        <imprint>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01354682" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354682</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid52" type="article" rend="year" n="cite:herrmann:hal-01254167">
      <identifiant type="doi" value="10.1016/j.parco.2015.09.005"/>
      <identifiant type="hal" value="hal-01254167"/>
      <analytic>
        <title level="a">Assessing the cost of redistribution followed by a computational kernel: Complexity and performance results</title>
        <author>
          <persName key="roma-2014-idp90992">
            <foreName>Julien</foreName>
            <surname>Herrmann</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>George</foreName>
            <surname>Bosilca</surname>
            <initial>G.</initial>
          </persName>
          <persName>
            <foreName>Thomas</foreName>
            <surname>Hérault</surname>
            <initial>T.</initial>
          </persName>
          <persName key="roma-2014-idp66296">
            <foreName>Loris</foreName>
            <surname>Marchal</surname>
            <initial>L.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName>
            <foreName>Jack</foreName>
            <surname>Dongarra</surname>
            <initial>J.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-editorial-board="yes" x-international-audience="yes" id="rid01558">
        <idno type="issn">0167-8191</idno>
        <title level="j">Parallel Computing</title>
        <imprint>
          <biblScope type="volume">52</biblScope>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">20</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01254167" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01254167</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid60" type="inproceedings" rend="year" n="cite:alias:hal-01345914">
      <identifiant type="hal" value="hal-01345914"/>
      <analytic>
        <title level="a">Estimation of Parallel Complexity with Rewriting Techniques</title>
        <author>
          <persName key="compsys-2014-idp63512">
            <foreName>Christophe</foreName>
            <surname>Alias</surname>
            <initial>C.</initial>
          </persName>
          <persName>
            <foreName>Carsten</foreName>
            <surname>Fuhs</surname>
            <initial>C.</initial>
          </persName>
          <persName key="compsys-2014-idp67248">
            <foreName>Laure</foreName>
            <surname>Gonnord</surname>
            <initial>L.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">Workshop on Termination</title>
        <loc>Obergurgl, Austria</loc>
        <title level="s">Workshop on Termination</title>
        <imprint>
          <dateStruct>
            <month>September</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.archives-ouvertes.fr/hal-01345914" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>archives-ouvertes.<allowbreak/>fr/<allowbreak/>hal-01345914</ref>
        </imprint>
        <meeting id="cid336458">
          <title>International Workshop on Termination</title>
          <num>2016</num>
          <abbr type="sigle">WST</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid62" type="inproceedings" rend="year" n="cite:bender:hal-01326312">
      <identifiant type="doi" value="10.1145/2902251.2902276"/>
      <identifiant type="hal" value="hal-01326312"/>
      <analytic>
        <title level="a">Anti-Persistence on Persistent Storage: History-Independent Sparse Tables and Dictionaries</title>
        <author>
          <persName>
            <foreName>Michael</foreName>
            <surname>Bender</surname>
            <initial>M.</initial>
          </persName>
          <persName>
            <foreName>Jonathan</foreName>
            <surname>Berry</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>Rob</foreName>
            <surname>Johnson</surname>
            <initial>R.</initial>
          </persName>
          <persName>
            <foreName>Thomas</foreName>
            <surname>Kroeger</surname>
            <initial>T.</initial>
          </persName>
          <persName key="roma-2015-idp99344">
            <foreName>Samuel</foreName>
            <surname>Mccauley</surname>
            <initial>S.</initial>
          </persName>
          <persName>
            <foreName>Cynthia</foreName>
            <surname>Phillips</surname>
            <initial>C.</initial>
          </persName>
          <persName key="roma-2015-idp90664">
            <foreName>Bertrand</foreName>
            <surname>Simon</surname>
            <initial>B.</initial>
          </persName>
          <persName>
            <foreName>Shikha</foreName>
            <surname>Singh</surname>
            <initial>S.</initial>
          </persName>
          <persName>
            <foreName>David</foreName>
            <surname>Zage</surname>
            <initial>D.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">Principle of Database Systems (PODS 2016)</title>
        <loc>San Francisco, United States</loc>
        <imprint>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01326312" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01326312</ref>
        </imprint>
        <meeting id="cid18524">
          <title>ACM Conference on Principle of Database Systems</title>
          <num>2016</num>
          <abbr type="sigle">PODS</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid63" type="inproceedings" rend="year" n="cite:bender:hal-01326317">
      <identifiant type="doi" value="10.1007/978-3-662-49529-2_15"/>
      <identifiant type="hal" value="hal-01326317"/>
      <analytic>
        <title level="a">The I/O Complexity of Computing Prime Tables</title>
        <author>
          <persName>
            <foreName>Michael</foreName>
            <surname>Bender</surname>
            <initial>M.</initial>
          </persName>
          <persName>
            <foreName>Rezaul</foreName>
            <surname>Chowdhury</surname>
            <initial>R.</initial>
          </persName>
          <persName>
            <foreName>Alex</foreName>
            <surname>Conway</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Martín</foreName>
            <surname>Farach-Colton</surname>
            <initial>M.</initial>
          </persName>
          <persName>
            <foreName>Pramod</foreName>
            <surname>Ganapathi</surname>
            <initial>P.</initial>
          </persName>
          <persName>
            <foreName>Rob</foreName>
            <surname>Johnson</surname>
            <initial>R.</initial>
          </persName>
          <persName key="roma-2015-idp99344">
            <foreName>Samuel</foreName>
            <surname>Mccauley</surname>
            <initial>S.</initial>
          </persName>
          <persName key="roma-2015-idp90664">
            <foreName>Bertrand</foreName>
            <surname>Simon</surname>
            <initial>B.</initial>
          </persName>
          <persName>
            <foreName>Shikha</foreName>
            <surname>Singh</surname>
            <initial>S.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">Latin American Theoretical Informatics Symposium</title>
        <loc>Ensenada, Mexico</loc>
        <title level="s">LNCS</title>
        <imprint>
          <biblScope type="volume">9644</biblScope>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">192-206</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01326317" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01326317</ref>
        </imprint>
        <meeting id="cid351085">
          <title>Latin American Theoretical Informatics Symposium</title>
          <num>12</num>
          <abbr type="sigle">LATIN</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid64" type="inproceedings" rend="year" n="cite:bender:hal-01326277">
      <identifiant type="doi" value="10.4230/LIPIcs.FUN.2016.7"/>
      <identifiant type="hal" value="hal-01326277"/>
      <analytic>
        <title level="a">Resource Optimization for Program Committee Members: A Subreview Article</title>
        <author>
          <persName>
            <foreName>Michael A</foreName>
            <surname>Bender</surname>
            <initial>M. A.</initial>
          </persName>
          <persName key="roma-2015-idp99344">
            <foreName>Samuel</foreName>
            <surname>Mccauley</surname>
            <initial>S.</initial>
          </persName>
          <persName key="roma-2015-idp90664">
            <foreName>Bertrand</foreName>
            <surname>Simon</surname>
            <initial>B.</initial>
          </persName>
          <persName>
            <foreName>Shikha</foreName>
            <surname>Singh</surname>
            <initial>S.</initial>
          </persName>
          <persName key="roma-2014-idp63368">
            <foreName>Frédéric</foreName>
            <surname>Vivien</surname>
            <initial>F.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">8th International Conference on Fun with Algorithms</title>
        <loc>La Maddalena, Italy</loc>
        <title level="s">Leibniz International Proceedings in Informatics (LIPIcs)</title>
        <imprint>
          <biblScope type="volume">49</biblScope>
          <biblScope type="number">8th International Conference on Fun with Algorithms (FUN 2016)</biblScope>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">20</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01326277" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01326277</ref>
        </imprint>
        <meeting id="cid402237">
          <title>International conference on Fun with Algorithms</title>
          <num>8</num>
          <abbr type="sigle">FUN</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid46" type="inproceedings" rend="year" n="cite:benoit:hal-01354887">
      <identifiant type="hal" value="hal-01354887"/>
      <analytic>
        <title level="a">A different re-execution speed can help</title>
        <author>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp89752">
            <foreName>Aurélien</foreName>
            <surname>Cavelan</surname>
            <initial>A.</initial>
          </persName>
          <persName key="aric-2014-idp98480">
            <foreName>Valentin</foreName>
            <surname>Le Fèvre</surname>
            <initial>V.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp78016">
            <foreName>Hongyang</foreName>
            <surname>Sun</surname>
            <initial>H.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">5th International Workshop on Power-aware Algorithms, Systems, and Architectures (PASA'16), held in conjunction with ICPP 2016, the 45th International Conference on Parallel Processing</title>
        <loc>Philadelphia, United States</loc>
        <title level="s">Proceedings of ICPP'2016 workshops (ICPPW'16)</title>
        <imprint>
          <dateStruct>
            <month>August</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01354887" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354887</ref>
        </imprint>
        <meeting id="cid625367">
          <title>International Workshop on Power-aware Algorithms, Systems, and Architectures</title>
          <num>5</num>
          <abbr type="sigle">PASA</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid43" type="inproceedings" rend="year" n="cite:benoit:hal-01354886">
      <identifiant type="doi" value="10.1109/IPDPS.2016.39"/>
      <identifiant type="hal" value="hal-01354886"/>
      <analytic>
        <title level="a">Optimal Resilience Patterns to Cope with Fail-Stop and Silent Errors</title>
        <author>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp89752">
            <foreName>Aurélien</foreName>
            <surname>Cavelan</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp78016">
            <foreName>Hongyang</foreName>
            <surname>Sun</surname>
            <initial>H.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">IPDPS’2016, the 30th IEEE International Parallel and Distributed Processing Symposium</title>
        <loc>Chicago, United States</loc>
        <title level="s">Proceedings of IPDPS’2016, the 30th IEEE International Parallel and Distributed Processing Symposium</title>
        <imprint>
          <publisher>
            <orgName>IEEE Computer Society Press</orgName>
          </publisher>
          <dateStruct>
            <month>May</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01354886" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354886</ref>
        </imprint>
        <meeting id="cid87817">
          <title>IEEE International Parallel and Distributed Processing Symposium</title>
          <num>30</num>
          <abbr type="sigle">IPDPS</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid44" type="inproceedings" rend="year" n="cite:benoit:hal-01354625">
      <identifiant type="doi" value="10.1109/IPDPSW.2016.106"/>
      <identifiant type="hal" value="hal-01354625"/>
      <analytic>
        <title level="a">Two-Level Checkpointing and Verifications for Linear Task Graphs</title>
        <author>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp89752">
            <foreName>Aurélien</foreName>
            <surname>Cavelan</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp78016">
            <foreName>Hongyang</foreName>
            <surname>Sun</surname>
            <initial>H.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">The 17th IEEE International Workshop on Parallel and Distributed Scientific and Engineering Computing (PDSEC 2016)</title>
        <loc>Chicago, United States</loc>
        <title level="s">2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)</title>
        <imprint>
          <publisher>
            <orgName>IEEE</orgName>
          </publisher>
          <dateStruct>
            <month>May</month>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">10</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01354625" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354625</ref>
        </imprint>
        <meeting id="cid381868">
          <title>Workshop on Parallel and Distributed Scientific and Engineering Computing</title>
          <num>17</num>
          <abbr type="sigle">PDSEC</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid45" type="inproceedings" rend="year" n="cite:benoit:hal-01354863">
      <identifiant type="hal" value="hal-01354863"/>
      <analytic>
        <title level="a">Resilient application co-scheduling with processor redistribution</title>
        <author>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="marelle-2014-idp90592">
            <foreName>Loïc</foreName>
            <surname>Pottier</surname>
            <initial>L.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">International Conference on Parallel Processing (ICPP)</title>
        <loc>Philadelphia, United States</loc>
        <title level="s">The 45th International Conference on Parallel Processing</title>
        <imprint>
          <dateStruct>
            <month>August</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01354863" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354863</ref>
        </imprint>
        <meeting id="cid295154">
          <title>International Conference on Parallel Processing</title>
          <num>45</num>
          <abbr type="sigle">ICPP</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid69" type="inproceedings" rend="year" n="cite:bosilca:hal-01419279">
      <identifiant type="hal" value="hal-01419279"/>
      <analytic>
        <title level="a">Failure Detection and Propagation in HPC systems</title>
        <author>
          <persName>
            <foreName>George</foreName>
            <surname>Bosilca</surname>
            <initial>G.</initial>
          </persName>
          <persName>
            <foreName>Aurelien</foreName>
            <surname>Bouteiller</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Amina</foreName>
            <surname>Guermouche</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Thomas</foreName>
            <surname>Herault</surname>
            <initial>T.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="regal-2014-idm29256">
            <foreName>Pierre</foreName>
            <surname>Sens</surname>
            <initial>P.</initial>
          </persName>
          <persName>
            <foreName>Jack</foreName>
            <surname>Dongarra</surname>
            <initial>J.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">SC'2016 (SuperComputing)</title>
        <loc>Salt Lake City, United States</loc>
        <imprint>
          <publisher>
            <orgName>ACM</orgName>
          </publisher>
          <dateStruct>
            <month>November</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01419279" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01419279</ref>
        </imprint>
        <meeting id="cid19985">
          <title>ACM International Conference on Supercomputing</title>
          <num>2016</num>
          <abbr type="sigle">ICS</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid50" type="inproceedings" rend="year" n="cite:bosilca:hal-01352109">
      <identifiant type="hal" value="hal-01352109"/>
      <analytic>
        <title level="a">Failure Detection and Propagation in HPC systems</title>
        <author>
          <persName>
            <foreName>George</foreName>
            <surname>Bosilca</surname>
            <initial>G.</initial>
          </persName>
          <persName>
            <foreName>Aurélien</foreName>
            <surname>Bouteiller</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Amina</foreName>
            <surname>Guermouche</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Thomas</foreName>
            <surname>Hérault</surname>
            <initial>T.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="regal-2014-idm29256">
            <foreName>Pierre</foreName>
            <surname>Sens</surname>
            <initial>P.</initial>
          </persName>
          <persName>
            <foreName>Jack</foreName>
            <surname>Dongarra</surname>
            <initial>J.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">SC 2016 - The International Conference for High Performance Computing, Networking, Storage and Analysis</title>
        <loc>Salt Lake City, United States</loc>
        <imprint>
          <dateStruct>
            <month>November</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01352109" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01352109</ref>
        </imprint>
        <meeting id="cid107949">
          <title>International Conference for High Performance Computing, Networking, Storage and Analysis</title>
          <num>2016</num>
          <abbr type="sigle">SC</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid54" type="inproceedings" rend="year" n="cite:casanova:hal-01354711">
      <identifiant type="hal" value="hal-01354711"/>
      <analytic>
        <title level="a">Computing the expected makespan of task graphs in the presence of silent errors</title>
        <author>
          <persName>
            <foreName>Henri</foreName>
            <surname>Casanova</surname>
            <initial>H.</initial>
          </persName>
          <persName key="roma-2014-idp90992">
            <foreName>Julien</foreName>
            <surname>Herrmann</surname>
            <initial>J.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">Ninth International Workshop on Parallel Programming Models and Systems Software for High-End Computing (P2S2), 2016</title>
        <loc>Philadelphia, United States</loc>
        <title level="s">Ninth International Workshop on Parallel Programming Models and Systems Software for High-End Computing (P2S2), 2016</title>
        <imprint>
          <dateStruct>
            <month>August</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01354711" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354711</ref>
        </imprint>
        <meeting id="cid625368">
          <title>9International Workshop on Parallel Programming Models and Systems Software for High-End Computing</title>
          <num>2016</num>
          <abbr type="sigle">P2S2</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid53" type="inproceedings" rend="year" n="cite:cavelan:hal-01355963">
      <identifiant type="hal" value="hal-01355963"/>
      <analytic>
        <title level="a">When Amdahl Meets Young/Daly</title>
        <author>
          <persName key="roma-2014-idp89752">
            <foreName>Aurélien</foreName>
            <surname>Cavelan</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2015-idp94344">
            <foreName>Jiafan</foreName>
            <surname>Li</surname>
            <initial>J.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp78016">
            <foreName>Hongyang</foreName>
            <surname>Sun</surname>
            <initial>H.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">Cluster'2016</title>
        <loc>Taipei, Taiwan, France</loc>
        <title level="s">Cluster'2016</title>
        <imprint>
          <publisher>
            <orgName>IEEE Computer Society</orgName>
          </publisher>
          <dateStruct>
            <month>September</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01355963" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01355963</ref>
        </imprint>
        <meeting id="cid81665">
          <title>IEEE International Conference on Cluster Computing</title>
          <num>2016</num>
          <abbr type="sigle">Cluster</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid40" type="inproceedings" rend="year" n="cite:hanna:hal-01356152">
      <identifiant type="doi" value="10.1109/IPDPSW.2016.71"/>
      <identifiant type="hal" value="hal-01356152"/>
      <analytic>
        <title level="a">Minimizing Rental Cost for Multiple Recipe Applications in the Cloud</title>
        <author>
          <persName>
            <foreName>Fouad</foreName>
            <surname>Hanna</surname>
            <initial>F.</initial>
          </persName>
          <persName key="roma-2014-idp66296">
            <foreName>Loris</foreName>
            <surname>Marchal</surname>
            <initial>L.</initial>
          </persName>
          <persName>
            <foreName>Jean-Marc</foreName>
            <surname>Nicod</surname>
            <initial>J.-M.</initial>
          </persName>
          <persName>
            <foreName>Laurent</foreName>
            <surname>Philippe</surname>
            <initial>L.</initial>
          </persName>
          <persName>
            <foreName>Veronika</foreName>
            <surname>Rehn-Sonigo</surname>
            <initial>V.</initial>
          </persName>
          <persName>
            <foreName>Hala</foreName>
            <surname>Sabbah</surname>
            <initial>H.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">IPDPS Workshops</title>
        <loc>Chicago, United States</loc>
        <title level="s">2016 IEEE International Parallel and Distributed Processing Symposium Workshops</title>
        <imprint>
          <dateStruct>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">28–37</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01356152" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01356152</ref>
        </imprint>
        <meeting id="cid87817">
          <title>IEEE International Parallel and Distributed Processing Symposium</title>
          <num>30</num>
          <abbr type="sigle">IPDPS</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid32" type="inproceedings" rend="year" n="cite:kaya:hal-01354894">
      <identifiant type="hal" value="hal-01354894"/>
      <analytic>
        <title level="a">High Performance Parallel Algorithms for the Tucker Decomposition of Sparse Tensors</title>
        <author>
          <persName key="roma-2014-idp92208">
            <foreName>Oguz</foreName>
            <surname>Kaya</surname>
            <initial>O.</initial>
          </persName>
          <persName key="roma-2014-idp67536">
            <foreName>Bora</foreName>
            <surname>Uçar</surname>
            <initial>B.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">International Conference on Parallel Processing (ICPP)</title>
        <loc>2016-08-19, United States</loc>
        <imprint>
          <dateStruct>
            <month>August</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01354894" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01354894</ref>
        </imprint>
        <meeting id="cid295154">
          <title>International Conference on Parallel Processing</title>
          <num>45</num>
          <abbr type="sigle">ICPP</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid58" type="inproceedings" rend="year" n="cite:maalej:hal-01387031">
      <identifiant type="hal" value="hal-01387031"/>
      <analytic>
        <title level="a">Pointer Disambiguation via Strict Inequalities</title>
        <author>
          <persName key="sumo-2014-idp137904">
            <foreName>Maroua</foreName>
            <surname>Maalej</surname>
            <initial>M.</initial>
          </persName>
          <persName>
            <foreName>Vitor</foreName>
            <surname>Paisante</surname>
            <initial>V.</initial>
          </persName>
          <persName>
            <foreName>Ramos</foreName>
            <surname>Pedro</surname>
            <initial>R.</initial>
          </persName>
          <persName key="compsys-2014-idp67248">
            <foreName>Laure</foreName>
            <surname>Gonnord</surname>
            <initial>L.</initial>
          </persName>
          <persName key="gcg-2014-idp66552">
            <foreName>Fernando Magno</foreName>
            <surname>Quintão Pereira</surname>
            <initial>F. M.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">Code Generation and Optimisation</title>
        <loc>Austin, United States</loc>
        <imprint>
          <dateStruct>
            <month>February</month>
            <year>2017</year>
          </dateStruct>
          <ref xlink:href="https://hal.archives-ouvertes.fr/hal-01387031" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>archives-ouvertes.<allowbreak/>fr/<allowbreak/>hal-01387031</ref>
        </imprint>
        <meeting id="cid312438">
          <title>International Symposium on Code Generation and Optimization</title>
          <num>2017</num>
          <abbr type="sigle">CGO</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid56" type="inproceedings" rend="year" n="cite:monniaux:hal-01206882">
      <identifiant type="hal" value="hal-01206882"/>
      <analytic>
        <title level="a">Cell morphing: from array programs to array-free Horn clauses</title>
        <author>
          <persName>
            <foreName>David</foreName>
            <surname>Monniaux</surname>
            <initial>D.</initial>
          </persName>
          <persName key="compsys-2014-idp67248">
            <foreName>Laure</foreName>
            <surname>Gonnord</surname>
            <initial>L.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <editor role="editor">
          <persName key="antique-2014-idm29376">
            <foreName>Xavier</foreName>
            <surname>Rival</surname>
            <initial>X.</initial>
          </persName>
        </editor>
        <title level="m">23rd Static Analysis Symposium (SAS 2016)</title>
        <loc>Edimbourg, United Kingdom</loc>
        <title level="s">Static Analysis Symposium</title>
        <imprint>
          <dateStruct>
            <month>September</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.archives-ouvertes.fr/hal-01206882" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>archives-ouvertes.<allowbreak/>fr/<allowbreak/>hal-01206882</ref>
        </imprint>
        <meeting id="cid311103">
          <title>International Static Analysis Symposium</title>
          <num>23</num>
          <abbr type="sigle">SAS</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid57" type="inproceedings" rend="year" n="cite:paisante:hal-01228928">
      <identifiant type="hal" value="hal-01228928"/>
      <analytic>
        <title level="a">Symbolic Range Analysis of Pointers</title>
        <author>
          <persName>
            <foreName>Vitor</foreName>
            <surname>Paisante</surname>
            <initial>V.</initial>
          </persName>
          <persName key="sumo-2014-idp137904">
            <foreName>Maroua</foreName>
            <surname>Maalej</surname>
            <initial>M.</initial>
          </persName>
          <persName>
            <foreName>Leonardo</foreName>
            <surname>Barbosa</surname>
            <initial>L.</initial>
          </persName>
          <persName key="compsys-2014-idp67248">
            <foreName>Laure</foreName>
            <surname>Gonnord</surname>
            <initial>L.</initial>
          </persName>
          <persName key="gcg-2014-idp66552">
            <foreName>Fernando Magno</foreName>
            <surname>Quintão Pereira</surname>
            <initial>F. M.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">International Symposium of Code Generation and Optmization</title>
        <loc>Barcelon, Spain</loc>
        <imprint>
          <dateStruct>
            <month>March</month>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">791-809</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01228928" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01228928</ref>
        </imprint>
        <meeting id="cid312438">
          <title>International Symposium on Code Generation and Optimization</title>
          <num>2016</num>
          <abbr type="sigle">CGO</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid72" type="inproceedings" rend="year" n="cite:rais:hal-01348555">
      <identifiant type="hal" value="hal-01348555"/>
      <analytic>
        <title level="a">An Analysis of the Feasibility of Energy Harvesting with Thermoelectric Generators on Petascale and Exascale Systems</title>
        <author>
          <persName key="roma-2015-idp88200">
            <foreName>Issam</foreName>
            <surname>Rais</surname>
            <initial>I.</initial>
          </persName>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="avalon-2014-idp66288">
            <foreName>Laurent</foreName>
            <surname>Lefèvre</surname>
            <initial>L.</initial>
          </persName>
          <persName key="myriads-2014-idp65360">
            <foreName>Anne-Cécile</foreName>
            <surname>Orgerie</surname>
            <initial>A.-C.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="no" x-proceedings="no" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">Conférence d’informatique en Parallélisme, Architecture et Système (COMPAS 2016)</title>
        <loc>Lorient, France</loc>
        <title level="s">Actes de COMPAS, la Conférence d’informatique en Parallélisme, Architecture et Système</title>
        <imprint>
          <dateStruct>
            <month>July</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01348555" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01348555</ref>
        </imprint>
        <meeting id="cid623688">
          <title>Conférence d'informatique en Parallélisme, Architecture et Système</title>
          <num>2016</num>
          <abbr type="sigle">ComPAS</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid71" type="inproceedings" rend="year" n="cite:rais:hal-01348554">
      <identifiant type="hal" value="hal-01348554"/>
      <analytic>
        <title level="a">An Analysis of the Feasibility of Energy Harvesting with Thermoelectric Generators on Petascale and Exascale Systems</title>
        <author>
          <persName key="roma-2015-idp88200">
            <foreName>Issam</foreName>
            <surname>Rais</surname>
            <initial>I.</initial>
          </persName>
          <persName key="avalon-2014-idp66288">
            <foreName>Laurent</foreName>
            <surname>Lefèvre</surname>
            <initial>L.</initial>
          </persName>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="myriads-2014-idp65360">
            <foreName>Anne-Cécile</foreName>
            <surname>Orgerie</surname>
            <initial>A.-C.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-scientific-popularization="no" x-international-audience="yes" x-proceedings="yes" x-invited-conference="no" x-editorial-board="yes">
        <title level="m">Workshop Optimization of Energy Efficient HPC &amp; Distributed Systems (OPTIM 2016) - The 2016 International Conference on High Performance Computing &amp; Simulation (HPCS 2016)</title>
        <loc>Innsbruck, Austria</loc>
        <title level="s">Proceedings of the 2016 International Conference on High Performance Computing &amp; Simulation (HPCS 2016)</title>
        <imprint>
          <dateStruct>
            <month>July</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01348554" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01348554</ref>
        </imprint>
        <meeting id="cid625336">
          <title>HPCS Workshop on Optimization of Energy Efficient HPC &amp; Distributed Systems</title>
          <num>2016</num>
          <abbr type="sigle">OPTIM</abbr>
        </meeting>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid59" type="techreport" rend="year" n="cite:alias:hal-01301334">
      <identifiant type="hal" value="hal-01301334"/>
      <monogr>
        <title level="m">High-Level Synthesis of Pipelined FSM from Loop Nests</title>
        <author>
          <persName key="compsys-2014-idp63512">
            <foreName>Christophe</foreName>
            <surname>Alias</surname>
            <initial>C.</initial>
          </persName>
          <persName key="gcg-2014-idm29256">
            <foreName>Fabrice</foreName>
            <surname>Rastello</surname>
            <initial>F.</initial>
          </persName>
          <persName>
            <foreName>Alexandru</foreName>
            <surname>Plesco</surname>
            <initial>A.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">8900</biblScope>
          <publisher>
            <orgName type="institution">Inria</orgName>
          </publisher>
          <dateStruct>
            <month>April</month>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">18</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01301334" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01301334</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid67" type="techreport" rend="year" n="cite:amestoy:hal-01322230">
      <identifiant type="hal" value="hal-01322230"/>
      <monogr>
        <title level="m">On the Complexity of the Block Low-Rank Multifrontal Factorization</title>
        <author>
          <persName key="roma-2014-idp83016">
            <foreName>Patrick</foreName>
            <surname>Amestoy</surname>
            <initial>P.</initial>
          </persName>
          <persName key="roma-2014-idp86952">
            <foreName>Alfredo</foreName>
            <surname>Buttari</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp64864">
            <foreName>Jean-Yves</foreName>
            <surname>L'Excellent</surname>
            <initial>J.-Y.</initial>
          </persName>
          <persName>
            <foreName>Théo</foreName>
            <surname>Mary</surname>
            <initial>T.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">IRIT/RT–2016–03–FR</biblScope>
          <publisher>
            <orgName type="institution">INPT-IRIT ; CNRS-IRIT ; Inria-LIP ; UPS-IRIT</orgName>
          </publisher>
          <dateStruct>
            <month>May</month>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">34</biblScope>
          <ref xlink:href="https://hal.archives-ouvertes.fr/hal-01322230" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>archives-ouvertes.<allowbreak/>fr/<allowbreak/>hal-01322230</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid81" type="techreport" rend="year" n="cite:aupy:hal-01393989">
      <identifiant type="hal" value="hal-01393989"/>
      <monogr>
        <title level="m">Co-scheduling algorithms for cache-partitioned systems</title>
        <author>
          <persName key="roma-2014-idp84472">
            <foreName>Guillaume</foreName>
            <surname>Aupy</surname>
            <initial>G.</initial>
          </persName>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="marelle-2014-idp90592">
            <foreName>Loïc</foreName>
            <surname>Pottier</surname>
            <initial>L.</initial>
          </persName>
          <persName>
            <foreName>Padma</foreName>
            <surname>Raghavan</surname>
            <initial>P.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName>
            <foreName>Manu</foreName>
            <surname>Shantharam</surname>
            <initial>M.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8965</biblScope>
          <publisher>
            <orgName type="institution">Inria Grenoble - Rhone-Alpes ; ENS de Lyon</orgName>
          </publisher>
          <dateStruct>
            <month>November</month>
            <year>2016</year>
          </dateStruct>
          <biblScope type="pages">28</biblScope>
          <ref xlink:href="https://hal.inria.fr/hal-01393989" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01393989</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid42" type="techreport" rend="year" n="cite:aupy:hal-01390107">
      <identifiant type="hal" value="hal-01390107"/>
      <monogr>
        <title level="m">Dynamic memory-aware task-tree scheduling</title>
        <author>
          <persName key="roma-2014-idp84472">
            <foreName>Guillaume</foreName>
            <surname>Aupy</surname>
            <initial>G.</initial>
          </persName>
          <persName>
            <foreName>Clément</foreName>
            <surname>Brasseur</surname>
            <initial>C.</initial>
          </persName>
          <persName key="roma-2014-idp66296">
            <foreName>Loris</foreName>
            <surname>Marchal</surname>
            <initial>L.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8966</biblScope>
          <publisher>
            <orgName type="institution">Inria Grenoble - Rhone-Alpes</orgName>
          </publisher>
          <dateStruct>
            <month>October</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01390107" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01390107</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid76" type="techreport" rend="year" n="cite:aupy:hal-01393192">
      <identifiant type="hal" value="hal-01393192"/>
      <monogr>
        <title level="m">Scheduling for fault-tolerance: an introduction</title>
        <author>
          <persName key="roma-2014-idp84472">
            <foreName>Guillaume</foreName>
            <surname>Aupy</surname>
            <initial>G.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8971</biblScope>
          <publisher>
            <orgName type="institution">Inria</orgName>
          </publisher>
          <dateStruct>
            <month>November</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01393192" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01393192</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid39" type="techreport" rend="year" n="cite:beaumont:hal-01386539">
      <identifiant type="hal" value="hal-01386539"/>
      <monogr>
        <title level="m">Matching-Based Allocation Strategies for Improving Data Locality of Map Tasks in MapReduce</title>
        <author>
          <persName key="realopt-2014-idp61024">
            <foreName>Olivier</foreName>
            <surname>Beaumont</surname>
            <initial>O.</initial>
          </persName>
          <persName key="realopt-2014-idp86320">
            <foreName>Thomas</foreName>
            <surname>Lambert</surname>
            <initial>T.</initial>
          </persName>
          <persName key="roma-2014-idp66296">
            <foreName>Loris</foreName>
            <surname>Marchal</surname>
            <initial>L.</initial>
          </persName>
          <persName>
            <foreName>Bastien</foreName>
            <surname>Thomas</surname>
            <initial>B.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8968</biblScope>
          <publisher>
            <orgName type="institution">Inria - Research Centre Grenoble – Rhône-Alpes ; Inria Bordeaux Sud-Ouest</orgName>
          </publisher>
          <dateStruct>
            <month>November</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01386539" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01386539</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid79" type="techreport" rend="year" n="cite:benoit:hal-01297125">
      <identifiant type="hal" value="hal-01297125"/>
      <monogr>
        <title level="m">A different re-execution speed can help</title>
        <author>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp89752">
            <foreName>Aurélien</foreName>
            <surname>Cavelan</surname>
            <initial>A.</initial>
          </persName>
          <persName key="aric-2014-idp98480">
            <foreName>Valentin</foreName>
            <surname>Le Fèvre</surname>
            <initial>V.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp78016">
            <foreName>Hongyang</foreName>
            <surname>Sun</surname>
            <initial>H.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8888</biblScope>
          <publisher>
            <orgName type="institution">Inria Grenoble - Rhone-Alpes</orgName>
          </publisher>
          <dateStruct>
            <month>March</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01297125" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01297125</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid77" type="techreport" rend="year" n="cite:benoit:hal-01339788">
      <identifiant type="hal" value="hal-01339788"/>
      <monogr>
        <title level="m">Towards Optimal Multi-Level Checkpointing</title>
        <author>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp89752">
            <foreName>Aurélien</foreName>
            <surname>Cavelan</surname>
            <initial>A.</initial>
          </persName>
          <persName key="aric-2014-idp98480">
            <foreName>Valentin</foreName>
            <surname>Le Fèvre</surname>
            <initial>V.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp78016">
            <foreName>Hongyang</foreName>
            <surname>Sun</surname>
            <initial>H.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8930</biblScope>
          <publisher>
            <orgName type="institution">Inria Grenoble - Rhone-Alpes</orgName>
          </publisher>
          <dateStruct>
            <month>June</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01339788" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01339788</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid74" type="techreport" rend="year" n="cite:benoit:hal-01363581">
      <identifiant type="hal" value="hal-01363581"/>
      <monogr>
        <title level="m">Multi-level checkpointing and silent error detection for linear workflows</title>
        <author>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp89752">
            <foreName>Aurélien</foreName>
            <surname>Cavelan</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp78016">
            <foreName>Hongyang</foreName>
            <surname>Sun</surname>
            <initial>H.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8952</biblScope>
          <publisher>
            <orgName type="institution">Inria</orgName>
          </publisher>
          <dateStruct>
            <month>September</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01363581" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01363581</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid73" type="techreport" rend="year" n="cite:braine:hal-01337140">
      <identifiant type="hal" value="hal-01337140"/>
      <monogr>
        <title level="m">Verifying Programs with Arrays and Lists</title>
        <author>
          <persName key="roma-2016-idp209392">
            <foreName>Julien</foreName>
            <surname>Braine</surname>
            <initial>J.</initial>
          </persName>
          <persName key="compsys-2014-idp67248">
            <foreName>Laure</foreName>
            <surname>Gonnord</surname>
            <initial>L.</initial>
          </persName>
          <persName>
            <foreName>David</foreName>
            <surname>Monniaux</surname>
            <initial>D.</initial>
          </persName>
        </author>
        <imprint>
          <publisher>
            <orgName type="institution">ENS Lyon</orgName>
          </publisher>
          <dateStruct>
            <month>June</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.archives-ouvertes.fr/hal-01337140" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>archives-ouvertes.<allowbreak/>fr/<allowbreak/>hal-01337140</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Intership report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid65" type="techreport" rend="year" n="cite:cavelan:hal-01280004">
      <identifiant type="hal" value="hal-01280004"/>
      <monogr>
        <title level="m">When Amdahl Meets Young/Daly</title>
        <author>
          <persName key="roma-2014-idp89752">
            <foreName>Aurélien</foreName>
            <surname>Cavelan</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2015-idp94344">
            <foreName>Jiafan</foreName>
            <surname>Li</surname>
            <initial>J.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp78016">
            <foreName>Hongyang</foreName>
            <surname>Sun</surname>
            <initial>H.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8871</biblScope>
          <publisher>
            <orgName type="institution">ENS Lyon, CNRS &amp; Inria</orgName>
          </publisher>
          <dateStruct>
            <month>February</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01280004" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01280004</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid70" type="techreport" rend="year" n="cite:di:hal-01263879">
      <identifiant type="hal" value="hal-01263879"/>
      <monogr>
        <title level="m">Toward an Optimal Online Checkpoint Solution under a Two-Level HPC Checkpoint Model</title>
        <author>
          <persName key="roma-2014-idp72984">
            <foreName>Sheng</foreName>
            <surname>Di</surname>
            <initial>S.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp63368">
            <foreName>Frédéric</foreName>
            <surname>Vivien</surname>
            <initial>F.</initial>
          </persName>
          <persName key="roma-2014-idp88208">
            <foreName>Franck</foreName>
            <surname>Cappello</surname>
            <initial>F.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8851</biblScope>
          <publisher>
            <orgName type="institution">Inria Grenoble - Rhone-Alpes</orgName>
          </publisher>
          <dateStruct>
            <month>January</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01263879" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01263879</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid82" type="techreport" rend="year" n="cite:faverge:hal-01389232">
      <identifiant type="hal" value="hal-01389232"/>
      <monogr>
        <title level="m">Bidiagonalization with Parallel Tiled Algorithms</title>
        <author>
          <persName key="hiepacs-2014-idp84304">
            <foreName>Mathieu</foreName>
            <surname>Faverge</surname>
            <initial>M.</initial>
          </persName>
          <persName key="corse-2016-idp181984">
            <foreName>Julien</foreName>
            <surname>Langou</surname>
            <initial>J.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName>
            <foreName>Jack</foreName>
            <surname>Dongarra</surname>
            <initial>J.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8969</biblScope>
          <publisher>
            <orgName type="institution">Inria</orgName>
          </publisher>
          <dateStruct>
            <month>October</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01389232" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01389232</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid34" type="techreport" rend="year" n="cite:kaya:hal-01397464">
      <identifiant type="hal" value="hal-01397464"/>
      <monogr>
        <title level="m">Parallel CP decomposition of sparse tensors using dimension trees</title>
        <author>
          <persName key="roma-2014-idp92208">
            <foreName>Oguz</foreName>
            <surname>Kaya</surname>
            <initial>O.</initial>
          </persName>
          <persName key="roma-2014-idp67536">
            <foreName>Bora</foreName>
            <surname>Uçar</surname>
            <initial>B.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8976</biblScope>
          <publisher>
            <orgName type="institution">Inria - Research Centre Grenoble – Rhône-Alpes</orgName>
          </publisher>
          <dateStruct>
            <month>November</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01397464" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01397464</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid35" type="techreport" rend="year" n="cite:kayaaslan:hal-01397299">
      <identifiant type="hal" value="hal-01397299"/>
      <monogr>
        <title level="m">Scheduling Series-Parallel Task Graphs to Minimize Peak Memory</title>
        <author>
          <persName key="roma-2014-idp76784">
            <foreName>Enver</foreName>
            <surname>Kayaaslan</surname>
            <initial>E.</initial>
          </persName>
          <persName key="realopt-2014-idp86320">
            <foreName>Thomas</foreName>
            <surname>Lambert</surname>
            <initial>T.</initial>
          </persName>
          <persName key="roma-2014-idp66296">
            <foreName>Loris</foreName>
            <surname>Marchal</surname>
            <initial>L.</initial>
          </persName>
          <persName key="roma-2014-idp67536">
            <foreName>Bora</foreName>
            <surname>Uçar</surname>
            <initial>B.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8975</biblScope>
          <publisher>
            <orgName type="institution">Inria Grenoble Rhône-Alpes, Université de Grenoble</orgName>
          </publisher>
          <dateStruct>
            <month>November</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01397299" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01397299</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid83" type="techreport" rend="year" n="cite:maalej:hal-01429777">
      <identifiant type="hal" value="hal-01429777"/>
      <monogr>
        <title level="m">Combining Range and Inequality Information for Pointer Disambiguation</title>
        <author>
          <persName key="sumo-2014-idp137904">
            <foreName>Maroua</foreName>
            <surname>Maalej</surname>
            <initial>M.</initial>
          </persName>
          <persName>
            <foreName>Vitor</foreName>
            <surname>Paisante</surname>
            <initial>V.</initial>
          </persName>
          <persName key="gcg-2014-idp66552">
            <foreName>Fernando Magno</foreName>
            <surname>Quintão Pereira</surname>
            <initial>F. M.</initial>
          </persName>
          <persName key="compsys-2014-idp67248">
            <foreName>Laure</foreName>
            <surname>Gonnord</surname>
            <initial>L.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-9009</biblScope>
          <publisher>
            <orgName type="institution">ENS Lyon, CNRS &amp; Inria</orgName>
          </publisher>
          <dateStruct>
            <month>December</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01429777" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01429777</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid41" type="techreport" rend="year" n="cite:marchal:hal-01274099">
      <identifiant type="hal" value="hal-01274099"/>
      <monogr>
        <title level="m">Malleable task-graph scheduling with a practical speed-up model</title>
        <author>
          <persName key="roma-2014-idp66296">
            <foreName>Loris</foreName>
            <surname>Marchal</surname>
            <initial>L.</initial>
          </persName>
          <persName key="roma-2015-idp90664">
            <foreName>Bertrand</foreName>
            <surname>Simon</surname>
            <initial>B.</initial>
          </persName>
          <persName key="roma-2015-idp95600">
            <foreName>Oliver</foreName>
            <surname>Sinnen</surname>
            <initial>O.</initial>
          </persName>
          <persName key="roma-2014-idp63368">
            <foreName>Frédéric</foreName>
            <surname>Vivien</surname>
            <initial>F.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8856</biblScope>
          <publisher>
            <orgName type="institution">ENS de Lyon</orgName>
          </publisher>
          <dateStruct>
            <month>February</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01274099" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01274099</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid36" type="techreport" rend="year" n="cite:portase:hal-01398951">
      <identifiant type="hal" value="hal-01398951"/>
      <monogr>
        <title level="m">On matrix symmetrization and sparse direct solvers</title>
        <author>
          <persName key="roma-2016-idp232480">
            <foreName>Raluca</foreName>
            <surname>Portase</surname>
            <initial>R.</initial>
          </persName>
          <persName key="roma-2014-idp67536">
            <foreName>Bora</foreName>
            <surname>Uçar</surname>
            <initial>B.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">RR-8977</biblScope>
          <publisher>
            <orgName type="institution">Inria - Research Centre Grenoble – Rhône-Alpes</orgName>
          </publisher>
          <dateStruct>
            <month>November</month>
            <year>2016</year>
          </dateStruct>
          <ref xlink:href="https://hal.inria.fr/hal-01398951" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>hal.<allowbreak/>inria.<allowbreak/>fr/<allowbreak/>hal-01398951</ref>
        </imprint>
      </monogr>
      <note type="typdoc">Research Report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid16" type="inproceedings" rend="foot" n="footcite:Assayad11">
      <analytic>
        <title level="a">Tradeoff exploration between reliability power consumption and execution time</title>
        <author>
          <persName key="spades-2014-idp116088">
            <foreName>Ismail</foreName>
            <surname>Assayad</surname>
            <initial>I.</initial>
          </persName>
          <persName key="spades-2014-idp103280">
            <foreName>Alain</foreName>
            <surname>Girault</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>Hamoudi</foreName>
            <surname>Kalla</surname>
            <initial>H.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">Proceedings of SAFECOMP, the Conf. on Computer Safety, Reliability and Security</title>
        <loc>Washington, DC, USA</loc>
        <imprint>
          <dateStruct>
            <year>2011</year>
          </dateStruct>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid11" type="inproceedings" rend="foot" n="footcite:pow3IPDPS">
      <analytic>
        <title level="a">Energy-aware partitioning for multiprocessor real-time systems</title>
        <author>
          <persName>
            <foreName>H.</foreName>
            <surname>Aydin</surname>
            <initial>H.</initial>
          </persName>
          <persName>
            <foreName>Q.</foreName>
            <surname>Yang</surname>
            <initial>Q.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">IPDPS'03, the IEEE Int. Parallel and Distributed Processing Symposium</title>
        <imprint>
          <dateStruct>
            <year>2003</year>
          </dateStruct>
          <biblScope type="pages">113–121</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid12" type="article" rend="foot" n="footcite:BKP07">
      <identifiant type="doi" value="10.1145/1206035.1206038"/>
      <analytic>
        <title level="a">Speed Scaling to Manage Energy and Temperature</title>
        <author>
          <persName>
            <foreName>Nikhil</foreName>
            <surname>Bansal</surname>
            <initial>N.</initial>
          </persName>
          <persName>
            <foreName>Tracy</foreName>
            <surname>Kimbrel</surname>
            <initial>T.</initial>
          </persName>
          <persName>
            <foreName>Kirk</foreName>
            <surname>Pruhs</surname>
            <initial>K.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">Journal of the ACM</title>
        <imprint>
          <biblScope type="volume">54</biblScope>
          <biblScope type="number">1</biblScope>
          <dateStruct>
            <year>2007</year>
          </dateStruct>
          <biblScope type="pages">1 – 39</biblScope>
          <ref xlink:href="http://doi.acm.org/10.1145/1206035.1206038" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>doi.<allowbreak/>acm.<allowbreak/>org/<allowbreak/>10.<allowbreak/>1145/<allowbreak/>1206035.<allowbreak/>1206038</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid7" type="article" rend="foot" n="footcite:j107">
      <analytic>
        <title level="a">Scheduling concurrent bag-of-tasks applications on heterogeneous platforms</title>
        <author>
          <persName key="roma-2014-idp68776">
            <foreName>Anne</foreName>
            <surname>Benoit</surname>
            <initial>A.</initial>
          </persName>
          <persName key="roma-2014-idp66296">
            <foreName>Loris</foreName>
            <surname>Marchal</surname>
            <initial>L.</initial>
          </persName>
          <persName>
            <foreName>Jean-François</foreName>
            <surname>Pineau</surname>
            <initial>J.-F.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp63368">
            <foreName>Frédéric</foreName>
            <surname>Vivien</surname>
            <initial>F.</initial>
          </persName>
        </author>
      </analytic>
      <monogr x-editorial-board="yes" x-international-audience="yes">
        <title level="j">IEEE Transactions on Computers</title>
        <imprint>
          <biblScope type="volume">59</biblScope>
          <biblScope type="number">2</biblScope>
          <dateStruct>
            <year>2010</year>
          </dateStruct>
          <biblScope type="pages">202-217</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid24" type="book" rend="foot" n="footcite:Scalapack97">
      <monogr>
        <title level="m">ScaLAPACK Users' Guide</title>
        <author>
          <persName>
            <foreName>Susan</foreName>
            <surname>Blackford</surname>
            <initial>S.</initial>
          </persName>
          <persName>
            <foreName>J.</foreName>
            <surname>Choi</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>A.</foreName>
            <surname>Cleary</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>E.</foreName>
            <surname>D'Azevedo</surname>
            <initial>E.</initial>
          </persName>
          <persName>
            <foreName>J.</foreName>
            <surname>Demmel</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>I.</foreName>
            <surname>Dhillon</surname>
            <initial>I.</initial>
          </persName>
          <persName>
            <foreName>Jack</foreName>
            <surname>Dongarra</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>S.</foreName>
            <surname>Hammarling</surname>
            <initial>S.</initial>
          </persName>
          <persName>
            <foreName>G.</foreName>
            <surname>Henry</surname>
            <initial>G.</initial>
          </persName>
          <persName>
            <foreName>A.</foreName>
            <surname>Petitet</surname>
            <initial>A.</initial>
          </persName>
          <persName>
            <foreName>K.</foreName>
            <surname>Stanley</surname>
            <initial>K.</initial>
          </persName>
          <persName>
            <foreName>D.</foreName>
            <surname>Walker</surname>
            <initial>D.</initial>
          </persName>
          <persName>
            <foreName>R. C.</foreName>
            <surname>Whaley</surname>
            <initial>R. C.</initial>
          </persName>
        </author>
        <imprint>
          <publisher>
            <orgName>SIAM</orgName>
          </publisher>
          <dateStruct>
            <year>1997</year>
          </dateStruct>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid23" type="techreport" rend="foot" n="footcite:lawn41">
      <monogr>
        <title level="m">Installation Guide for LAPACK</title>
        <author>
          <persName>
            <foreName>Susan</foreName>
            <surname>Blackford</surname>
            <initial>S.</initial>
          </persName>
          <persName>
            <foreName>Jack</foreName>
            <surname>Dongarra</surname>
            <initial>J.</initial>
          </persName>
        </author>
        <imprint>
          <biblScope type="number">41</biblScope>
          <publisher>
            <orgName type="institution">LAPACK Working Note</orgName>
          </publisher>
          <dateStruct>
            <month>June</month>
            <year>1999</year>
          </dateStruct>
        </imprint>
      </monogr>
      <note type="bnote">originally released March 1992</note>
      <note type="typdoc">Technical report</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid5" type="booklet" rend="foot" n="footcite:bluewatersdec12">
      <monogr>
        <title level="m">Blue Waters Newsletter</title>
        <imprint>
          <dateStruct>
            <month>dec</month>
            <year>2012</year>
          </dateStruct>
          <ref xlink:href="http://cgi.ncsa.illinois.edu/BlueWaters/pdfs/bw-newsletter-1212.pdf" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>cgi.<allowbreak/>ncsa.<allowbreak/>illinois.<allowbreak/>edu/<allowbreak/>BlueWaters/<allowbreak/>pdfs/<allowbreak/>bw-newsletter-1212.<allowbreak/>pdf</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid18" type="misc" rend="foot" n="footcite:bluewatersdata">
      <monogr>
        <title level="m">Blue Waters Resources</title>
        <imprint>
          <dateStruct>
            <year>2013</year>
          </dateStruct>
          <ref xlink:href="https://bluewaters.ncsa.illinois.edu/data" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>bluewaters.<allowbreak/>ncsa.<allowbreak/>illinois.<allowbreak/>edu/<allowbreak/>data</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid1" type="misc" rend="foot" n="footcite:boinc">
      <monogr>
        <title level="m">The BOINC project</title>
        <imprint>
          <dateStruct>
            <year>2013</year>
          </dateStruct>
          <ref xlink:href="http://boinc.berkeley.edu/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>boinc.<allowbreak/>berkeley.<allowbreak/>edu/</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid25" type="article" rend="foot" n="footcite:Buttari2008">
      <analytic>
        <title level="a">Parallel tiled QR factorization for multicore architectures</title>
        <author>
          <persName key="roma-2014-idp86952">
            <foreName>Alfredo</foreName>
            <surname>Buttari</surname>
            <initial>A.</initial>
          </persName>
          <persName key="corse-2016-idp181984">
            <foreName>Julien</foreName>
            <surname>Langou</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>Jakub</foreName>
            <surname>Kurzak</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>Jack</foreName>
            <surname>Dongarra</surname>
            <initial>J.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">Concurrency: Practice and Experience</title>
        <imprint>
          <biblScope type="volume">20</biblScope>
          <biblScope type="number">13</biblScope>
          <dateStruct>
            <year>2008</year>
          </dateStruct>
          <biblScope type="pages">1573-1590</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid13" type="inproceedings" rend="foot" n="footcite:pow3ICPP">
      <analytic>
        <title level="a">Multiprocessor energy-efficient scheduling for real-time tasks</title>
        <author>
          <persName>
            <foreName>J.-J.</foreName>
            <surname>Chen</surname>
            <initial>J.-J.</initial>
          </persName>
          <persName>
            <foreName>T.-W.</foreName>
            <surname>Kuo</surname>
            <initial>T.-W.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">ICPP'05, the Int. Conference on Parallel Processing</title>
        <imprint>
          <dateStruct>
            <year>2005</year>
          </dateStruct>
          <biblScope type="pages">13–20</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid28" type="inproceedings" rend="foot" n="footcite:6267853">
      <identifiant type="doi" value="10.1109/IPDPS.2012.53"/>
      <analytic>
        <title level="a">Hybrid Static/dynamic Scheduling for Already Optimized Dense Matrix Factorization</title>
        <author>
          <persName key="alpines-2015-idp67824">
            <foreName>S.</foreName>
            <surname>Donfack</surname>
            <initial>S.</initial>
          </persName>
          <persName key="alpines-2014-idm28288">
            <foreName>Laura</foreName>
            <surname>Grigori</surname>
            <initial>L.</initial>
          </persName>
          <persName>
            <foreName>W.D.</foreName>
            <surname>Gropp</surname>
            <initial>W.</initial>
          </persName>
          <persName>
            <foreName>L. V.</foreName>
            <surname>Kale</surname>
            <initial>L. V.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">Parallel Distributed Processing Symposium (IPDPS), 2012 IEEE 26th International</title>
        <imprint>
          <dateStruct>
            <year>2012</year>
          </dateStruct>
          <biblScope type="pages">496-507</biblScope>
          <ref xlink:href="http://dx.doi.org/10.1109/IPDPS.2012.53" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>dx.<allowbreak/>doi.<allowbreak/>org/<allowbreak/>10.<allowbreak/>1109/<allowbreak/>IPDPS.<allowbreak/>2012.<allowbreak/>53</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid8" type="article" rend="foot" n="footcite:j103">
      <analytic>
        <title level="a">Revisiting Matrix Product on Master-Worker Platforms</title>
        <author>
          <persName>
            <foreName>Jack</foreName>
            <surname>Dongarra</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>Jean-François</foreName>
            <surname>Pineau</surname>
            <initial>J.-F.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName>
            <foreName>Zhiao</foreName>
            <surname>Shi</surname>
            <initial>Z.</initial>
          </persName>
          <persName key="roma-2014-idp63368">
            <foreName>Frédéric</foreName>
            <surname>Vivien</surname>
            <initial>F.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">International Journal of Foundations of Computer Science</title>
        <imprint>
          <biblScope type="volume">19</biblScope>
          <biblScope type="number">6</biblScope>
          <dateStruct>
            <year>2008</year>
          </dateStruct>
          <biblScope type="pages">1317-1336</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid9" type="inproceedings" rend="foot" n="footcite:c136">
      <analytic>
        <title level="a">Matrix Product on Heterogeneous Master-Worker Platforms</title>
        <author>
          <persName>
            <foreName>Jack</foreName>
            <surname>Dongarra</surname>
            <initial>J.</initial>
          </persName>
          <persName>
            <foreName>Jean-François</foreName>
            <surname>Pineau</surname>
            <initial>J.-F.</initial>
          </persName>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp63368">
            <foreName>Frédéric</foreName>
            <surname>Vivien</surname>
            <initial>F.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming</title>
        <loc>Salt Lake City, Utah</loc>
        <imprint>
          <dateStruct>
            <month>February</month>
            <year>2008</year>
          </dateStruct>
          <biblScope type="pages">53–62</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid20" type="article" rend="foot" n="footcite:dure:83">
      <analytic>
        <title level="a">The multifrontal solution of indefinite sparse symmetric linear systems</title>
        <author>
          <persName>
            <foreName>Iain S.</foreName>
            <surname>Duff</surname>
            <initial>I. S.</initial>
          </persName>
          <persName>
            <foreName>John K.</foreName>
            <surname>Reid</surname>
            <initial>J. K.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">"ACM Transactions on Mathematical Software"</title>
        <imprint>
          <biblScope type="volume">9</biblScope>
          <dateStruct>
            <year>1983</year>
          </dateStruct>
          <biblScope type="pages">302-325</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid21" type="article" rend="foot" n="footcite:dure:84">
      <analytic>
        <title level="a">The multifrontal solution of unsymmetric sets of linear systems</title>
        <author>
          <persName>
            <foreName>Iain S.</foreName>
            <surname>Duff</surname>
            <initial>I. S.</initial>
          </persName>
          <persName>
            <foreName>John K.</foreName>
            <surname>Reid</surname>
            <initial>J. K.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">SIAM Journal on Scientific and Statistical Computing</title>
        <imprint>
          <biblScope type="volume">5</biblScope>
          <dateStruct>
            <year>1984</year>
          </dateStruct>
          <biblScope type="pages">633-641</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid29" type="article" rend="foot" n="footcite:poly">
      <analytic>
        <title level="a">The Polyhedron Model</title>
        <author>
          <persName key="compsys-2014-idp65992">
            <foreName>Paul</foreName>
            <surname>Feautrier</surname>
            <initial>P.</initial>
          </persName>
          <persName>
            <foreName>Christian</foreName>
            <surname>Lengauer</surname>
            <initial>C.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">Encyclopedia of Parallel Programming</title>
        <imprint>
          <dateStruct>
            <year>2011</year>
          </dateStruct>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid6" type="misc" rend="foot" n="footcite:DOEFaultManagement">
      <monogr>
        <title level="m">Final report of the Department of Energy Fault Management Workshop</title>
        <imprint>
          <dateStruct>
            <month>December</month>
            <year>2012</year>
          </dateStruct>
          <ref xlink:href="https://science.energy.gov/~/media/ascr/pdf/program-documents/docs/FaultManagement-wrkshpRpt-v4-final.pdf" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>science.<allowbreak/>energy.<allowbreak/>gov/<allowbreak/>~/<allowbreak/>media/<allowbreak/>ascr/<allowbreak/>pdf/<allowbreak/>program-documents/<allowbreak/>docs/<allowbreak/>FaultManagement-wrkshpRpt-v4-final.<allowbreak/>pdf</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid19" type="inproceedings" rend="foot" n="footcite:ca-gauss-sc08">
      <analytic>
        <title level="a">Communication avoiding Gaussian elimination</title>
        <author>
          <persName key="alpines-2014-idm28288">
            <foreName>Laura</foreName>
            <surname>Grigori</surname>
            <initial>L.</initial>
          </persName>
          <persName>
            <foreName>James W.</foreName>
            <surname>Demmel</surname>
            <initial>J. W.</initial>
          </persName>
          <persName>
            <foreName>Hua</foreName>
            <surname>Xiang</surname>
            <initial>H.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">Proceedings of the 2008 ACM/IEEE conference on Supercomputing</title>
        <loc>Piscataway, NJ, USA</loc>
        <title level="s">SC '08</title>
        <imprint>
          <publisher>
            <orgName>IEEE Press</orgName>
          </publisher>
          <dateStruct>
            <year>2008</year>
          </dateStruct>
          <biblScope type="pages">29:1</biblScope>
          <ref xlink:href="http://dl.acm.org/citation.cfm?id=1413370.1413400" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>dl.<allowbreak/>acm.<allowbreak/>org/<allowbreak/>citation.<allowbreak/>cfm?id=1413370.<allowbreak/>1413400</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid27" type="inproceedings" rend="foot" n="footcite:Hadri_ipdps_2010">
      <analytic>
        <title level="a">Tile QR Factorization with Parallel Panel Processing for Multicore Architectures</title>
        <author>
          <persName>
            <foreName>Bilel</foreName>
            <surname>Hadri</surname>
            <initial>B.</initial>
          </persName>
          <persName>
            <foreName>Hatem</foreName>
            <surname>Ltaief</surname>
            <initial>H.</initial>
          </persName>
          <persName key="hiepacs-2014-idp77424">
            <foreName>Emmanuel</foreName>
            <surname>Agullo</surname>
            <initial>E.</initial>
          </persName>
          <persName>
            <foreName>Jack</foreName>
            <surname>Dongarra</surname>
            <initial>J.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">IPDPS'10, the 24st IEEE Int. Parallel and Distributed Processing Symposium</title>
        <imprint>
          <dateStruct>
            <year>2010</year>
          </dateStruct>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid22" type="article" rend="foot" n="footcite:liu:92">
      <analytic>
        <title level="a">The multifrontal method for sparse matrix solution: Theory and Practice</title>
        <author>
          <persName>
            <foreName>Joseph W. H.</foreName>
            <surname>Liu</surname>
            <initial>J. W. H.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">SIAM Review</title>
        <imprint>
          <biblScope type="volume">34</biblScope>
          <dateStruct>
            <year>1992</year>
          </dateStruct>
          <biblScope type="pages">82–109</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid17" type="article" rend="foot" n="footcite:Melhem03CP">
      <analytic>
        <title level="a">The Interplay of Power Management and Fault Recovery in Real-Time Systems</title>
        <author>
          <persName>
            <foreName>Rami</foreName>
            <surname>Melhem</surname>
            <initial>R.</initial>
          </persName>
          <persName>
            <foreName>Daniel</foreName>
            <surname>Mossé</surname>
            <initial>D.</initial>
          </persName>
          <persName>
            <foreName>Elmootazbellah</foreName>
            <surname>Elnozahy</surname>
            <initial>E.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">IEEE Transactions on Computers</title>
        <imprint>
          <biblScope type="volume">53</biblScope>
          <biblScope type="number">2</biblScope>
          <dateStruct>
            <year>2004</year>
          </dateStruct>
          <biblScope type="pages">217-231</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid15" type="inproceedings" rend="foot" n="footcite:Oliner04">
      <analytic>
        <title level="a">Fault-aware job scheduling for bluegene/l systems</title>
        <author>
          <persName>
            <foreName>A. J.</foreName>
            <surname>Oliner</surname>
            <initial>A. J.</initial>
          </persName>
          <persName>
            <foreName>R. K.</foreName>
            <surname>Sahoo</surname>
            <initial>R. K.</initial>
          </persName>
          <persName>
            <foreName>J. E.</foreName>
            <surname>Moreira</surname>
            <initial>J. E.</initial>
          </persName>
          <persName key="spirals-2015-idp137792">
            <foreName>M.</foreName>
            <surname>Gupta</surname>
            <initial>M.</initial>
          </persName>
          <persName>
            <foreName>A.</foreName>
            <surname>Sivasubramaniam</surname>
            <initial>A.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">IPDPS'04, the IEEE Int. Parallel and Distributed Processing Symposium</title>
        <imprint>
          <dateStruct>
            <year>2004</year>
          </dateStruct>
          <biblScope type="pages">64–73</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid26" type="article" rend="foot" n="footcite:Quintana:2009">
      <analytic>
        <title level="a">Programming Matrix Algorithms-by-Blocks for Thread-Level Parallelism</title>
        <author>
          <persName>
            <foreName>G.</foreName>
            <surname>Quintana-Ortí</surname>
            <initial>G.</initial>
          </persName>
          <persName>
            <foreName>E.S.</foreName>
            <surname>Quintana-Ortí</surname>
            <initial>E.</initial>
          </persName>
          <persName>
            <foreName>R. A.</foreName>
            <surname>van de Geijn</surname>
            <initial>R. A.</initial>
          </persName>
          <persName>
            <foreName>F. G. Van</foreName>
            <surname>Zee</surname>
            <initial>F. G. V.</initial>
          </persName>
          <persName>
            <foreName>Ernie</foreName>
            <surname>Chan</surname>
            <initial>E.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="j">ACM Transactions on Mathematical Software</title>
        <imprint>
          <biblScope type="volume">36</biblScope>
          <biblScope type="number">3</biblScope>
          <dateStruct>
            <year>2009</year>
          </dateStruct>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid10" type="incollection" rend="foot" n="footcite:c149">
      <analytic>
        <title level="a">Algorithmic Issues in Grid Computing</title>
        <author>
          <persName key="roma-2014-idp70256">
            <foreName>Yves</foreName>
            <surname>Robert</surname>
            <initial>Y.</initial>
          </persName>
          <persName key="roma-2014-idp63368">
            <foreName>Frédéric</foreName>
            <surname>Vivien</surname>
            <initial>F.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">Algorithms and Theory of Computation Handbook</title>
        <imprint>
          <publisher>
            <orgName>Chapman and Hall/CRC Press</orgName>
          </publisher>
          <dateStruct>
            <year>2009</year>
          </dateStruct>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid4" type="misc" rend="foot" n="footcite:DarpaExaResilience">
      <monogr>
        <title level="m">System Resilience at Extreme Scale: white paper</title>
        <imprint>
          <dateStruct>
            <year>2008</year>
          </dateStruct>
          <ref xlink:href="http://institute.lanl.gov/resilience/docs/IBM%20Mootaz%20White%20Paper%20System%20Resilience.pdf" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>institute.<allowbreak/>lanl.<allowbreak/>gov/<allowbreak/>resilience/<allowbreak/>docs/<allowbreak/>IBM%20Mootaz%20White%20Paper%20System%20Resilience.<allowbreak/>pdf</ref>
        </imprint>
      </monogr>
      <note type="bnote">DARPA</note>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid2" type="misc" rend="foot" n="footcite:top500nov11">
      <monogr>
        <title level="m">Top500 List - November</title>
        <imprint>
          <dateStruct>
            <year>2011</year>
          </dateStruct>
          <ref xlink:href="http://www.top500.org/list/2011/11/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>www.<allowbreak/>top500.<allowbreak/>org/<allowbreak/>list/<allowbreak/>2011/<allowbreak/>11/</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid0" type="misc" rend="foot" n="footcite:top500nov12">
      <monogr>
        <title level="m">Top500 List - November</title>
        <imprint>
          <dateStruct>
            <year>2012</year>
          </dateStruct>
          <ref xlink:href="http://www.top500.org/list/2012/11/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>www.<allowbreak/>top500.<allowbreak/>org/<allowbreak/>list/<allowbreak/>2012/<allowbreak/>11/</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid30" type="misc" rend="foot" n="footcite:topgreen">
      <monogr>
        <title level="m">The Green500 List - November</title>
        <imprint>
          <dateStruct>
            <year>2015</year>
          </dateStruct>
          <ref xlink:href="https://www.top500.org/green500/lists/2015/11/" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">https://<allowbreak/>www.<allowbreak/>top500.<allowbreak/>org/<allowbreak/>green500/<allowbreak/>lists/<allowbreak/>2015/<allowbreak/>11/</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid3" type="inproceedings" rend="foot" n="footcite:6264677">
      <identifiant type="doi" value="10.1109/DSNW.2012.6264677"/>
      <analytic>
        <title level="a">A scalable double in-memory checkpoint and restart scheme towards exascale</title>
        <author>
          <persName>
            <foreName>Gengbin</foreName>
            <surname>Zheng</surname>
            <initial>G.</initial>
          </persName>
          <persName>
            <foreName>Xiang</foreName>
            <surname>Ni</surname>
            <initial>X.</initial>
          </persName>
          <persName>
            <foreName>L. V.</foreName>
            <surname>Kale</surname>
            <initial>L. V.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">Dependable Systems and Networks Workshops (DSN-W)</title>
        <imprint>
          <dateStruct>
            <year>2012</year>
          </dateStruct>
          <ref xlink:href="http://dx.doi.org/10.1109/DSNW.2012.6264677" location="extern" xlink:type="simple" xlink:show="replace" xlink:actuate="onRequest">http://<allowbreak/>dx.<allowbreak/>doi.<allowbreak/>org/<allowbreak/>10.<allowbreak/>1109/<allowbreak/>DSNW.<allowbreak/>2012.<allowbreak/>6264677</ref>
        </imprint>
      </monogr>
    </biblStruct>
    
    <biblStruct id="roma-2016-bid14" type="inproceedings" rend="foot" n="footcite:Zhu04EEM">
      <analytic>
        <title level="a">The effects of energy management on reliability in real-time embedded systems</title>
        <author>
          <persName>
            <foreName>Dakai</foreName>
            <surname>Zhu</surname>
            <initial>D.</initial>
          </persName>
          <persName>
            <foreName>Rami</foreName>
            <surname>Melhem</surname>
            <initial>R.</initial>
          </persName>
          <persName>
            <foreName>Daniel</foreName>
            <surname>Mossé</surname>
            <initial>D.</initial>
          </persName>
        </author>
      </analytic>
      <monogr>
        <title level="m">Proc. of IEEE/ACM Int. Conf. on Computer-Aided Design (ICCAD)</title>
        <imprint>
          <dateStruct>
            <year>2004</year>
          </dateStruct>
          <biblScope type="pages">35–40</biblScope>
        </imprint>
      </monogr>
    </biblStruct>
  </biblio>
</raweb>
