{
    "CMSSW_6_2_X_SLHC_2014-12-01-0200": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-11-27-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_4_CLANG_X_2014-12-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2014-12-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2014-11-29-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-11-26-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-29-0200": "slc5_amd64_gcc462", 
    "CMSSW_5_3_X_2014-11-30-0200": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_4_CLANG_X_2014-12-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2014-11-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2014-11-28-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_DEVEL_X_2014-11-29-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2014-11-29-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-12-01-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_3_CLANG_X_2014-11-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-11-27-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-11-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-11-26-2100": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2014-11-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-29-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-11-27-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2014-11-27-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-11-29-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-01-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-30-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-11-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-12-02-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-11-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-11-29-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-11-29-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2014-12-01-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-12-03-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_3_X_2014-11-28-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_0_X_2014-11-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-12-02-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-11-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_2014-11-30-1400": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-11-30-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_3_THREADED_X_2014-11-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-27-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-11-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-12-01-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-01-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-11-27-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_4_ICC_X_2014-12-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_ICC_X_2014-11-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ICC_X_2014-12-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-27-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-11-29-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-11-28-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-11-27-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2014-11-28-0900": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-30-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2014-12-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2014-11-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2014-11-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-11-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2014-12-02-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-12-01-0200": "slc5_amd64_gcc462", 
    "CMSSW_5_3_X_2014-12-02-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_4_GEANT10_X_2014-12-01-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-11-27-1200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-11-28-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_3_CLANG_X_2014-11-29-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-11-28-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-11-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-11-28-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-11-27-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-12-03-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_GEANT10_X_2014-12-02-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2014-12-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-11-26-1400": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_4_X_2014-11-26-1600": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2014-12-02-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_GEANT10_X_2014-11-30-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-11-29-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_2_X_2014-11-30-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2014-12-02-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-12-03-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2014-12-02-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2014-11-28-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2014-12-01-0200": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-12-02-0200": "slc5_amd64_gcc462", 
    "CMSSW_6_2_X_2014-11-28-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT6_X_2014-12-01-1400": "slc6_amd64_gcc491"
}