/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.31
Hash     : a2d4f5a
Date     : Feb  3 2024
Type     : Engineering
Log Time   : Sat Feb  3 11:27:57 2024 GMT

[ 16:27:57 ] Analysis has started
[ 16:27:57 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Validation/RTL_testcases/Memory_Designs/rams_sp_wf_rst_1024x16/EDA-2471/wf_with_enable-PASS/results_dir/rams_sp_wf_rst_en_1024x16/run_1/synth_1_1/analysis/rams_sp_wf_rst_en_1024x16_analyzer.cmd
[ 16:27:57 ] Duration: 154 ms. Max utilization: 44 MB
[ 16:27:57 ] Synthesize has started
[ 16:27:58 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/yosys -s rams_sp_wf_rst_en_1024x16.ys -l rams_sp_wf_rst_en_1024x16_synth.log
[ 16:28:22 ] Duration: 24594 ms. Max utilization: 58 MB
