{
  "summary": {
    "total_processors": 10,
    "successful_validations": 10,
    "failed_validations": 0,
    "average_score": 0.7074975857475858,
    "high_scores": 4,
    "medium_scores": 5,
    "low_scores": 1
  },
  "detailed_results": [
    {
      "processor_name": "AUK-V-Aethia",
      "overall_score": 0.9300000000000002,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "language_version": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "sim_files": {
          "generated": [
            "tb/peripherals/spi/spi_tb.v",
            "tb/soc/aukv_eggs_soc_tb.v"
          ],
          "reference": [],
          "score": 0.5
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "rtl/core/aukv_csr_regfile.v",
            "rtl/core/aukv_execute.v",
            "rtl/core/aukv_gpr_regfilie.v",
            "rtl/core/aukv_mem.v",
            "rtl/core/aukv_decode.v",
            "rtl/core/aukv.v",
            "rtl/core/aukv_fetch.v",
            "rtl/core/aukv_alu.v"
          ],
          "total_generated": 8,
          "total_reference": 8
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/veeYceeY/AUK-V-Aethia",
      "validation_time": 1758310099.072409
    },
    {
      "processor_name": "Baby-Risco-5",
      "overall_score": 0.7871153846153848,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.3484615384615385,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "debug/clk_divider.v",
            "debug/debug.v",
            "debug/reset.v",
            "fpga/colorlight_i9/main.v",
            "fpga/cyclone10gx/main.v",
            "fpga/de1soc/main.v",
            "fpga/digilent_arty/main.v",
            "fpga/nexys4_ddr/main.v",
            "fpga/tangnano20k/main.v",
            "fpga/tangnano20k_yosys/main.v",
            "fpga/xilinx_vc709/main.v",
            "src/core/alu.v",
            "src/core/alu_control.v",
            "src/core/control_unit.v",
            "src/core/core.v",
            "src/core/immediate_generator.v",
            "src/core/registers.v",
            "src/peripheral/leds.v",
            "src/peripheral/memory.v",
            "src/peripheral/soc.v"
          ],
          "reference": [
            "src/core/alu.v",
            "src/core/alu_control.v",
            "src/core/control_unit.v",
            "src/core/core.v",
            "src/core/immediate_generator.v",
            "src/core/registers.v"
          ],
          "score": 0.3484615384615385
        },
        "sim_files": {
          "generated": [
            "tests/alu_test.v",
            "tests/clk_divider.v",
            "tests/core_test.v",
            "tests/fifo_test.v",
            "tests/gpio_test.v",
            "tests/immediate_generator_test.v",
            "tests/mux_test.v",
            "tests/pc_test.v",
            "tests/registers_test.v",
            "tests/reset_test.v",
            "tests/soc_test.v"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "fpga/de1soc/main.v",
            "fpga/nexys4_ddr/main.v",
            "src/peripheral/leds.v",
            "fpga/xilinx_vc709/main.v",
            "fpga/tangnano20k_yosys/main.v",
            "src/peripheral/memory.v",
            "src/peripheral/soc.v",
            "fpga/colorlight_i9/main.v",
            "debug/debug.v",
            "fpga/cyclone10gx/main.v",
            "fpga/digilent_arty/main.v",
            "fpga/tangnano20k/main.v",
            "debug/reset.v",
            "debug/clk_divider.v"
          ],
          "only_in_reference": [],
          "common_files": [
            "src/core/control_unit.v",
            "src/core/registers.v",
            "src/core/core.v",
            "src/core/alu_control.v",
            "src/core/alu.v",
            "src/core/immediate_generator.v"
          ],
          "total_generated": 20,
          "total_reference": 6
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Baby-Risco-5",
      "validation_time": 1758310104.3810973
    },
    {
      "processor_name": "Grande-Risco-5",
      "overall_score": 0.3497619047619048,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.6190476190476191,
        "include_dirs": 0.5,
        "language_version": 0.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 0.0,
        "two_memory": 1.0
      },
      "matches": {
        "extra_flags": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "Core",
          "reference": "Grande_Risco5",
          "score": 0.0
        },
        "files": {
          "generated": [
            "rtl/core/alu.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/core.sv",
            "rtl/core/csr_unit.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/mdu.sv",
            "rtl/core/mux.sv",
            "rtl/core/registers.sv"
          ],
          "reference": [
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/alu.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/cache_request_multiplexer.sv",
            "rtl/core/csr_unit.sv",
            "rtl/core/d_cache.sv",
            "rtl/core/EXMEM.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/Grande_Risco5.sv",
            "rtl/core/i_cache.sv",
            "rtl/core/IDEX.sv",
            "rtl/core/IFID.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/mdu.sv",
            "rtl/core/MEMWB.sv",
            "rtl/core/mux.sv",
            "rtl/core/registers.sv",
            "rtl/core/core.sv"
          ],
          "score": 0.6190476190476191
        },
        "include_dirs": {
          "generated": [
            "rtl/core",
            "rtl/peripheral"
          ],
          "reference": [
            "rtl/core"
          ],
          "score": 0.5
        },
        "language_version": {
          "generated": "2005",
          "reference": "2012",
          "score": 0.0
        },
        "sim_files": {
          "generated": [
            "rtl/external_peripheral/SPI-Master/tb/tb_spi_master.v",
            "rtl/external_peripheral/DRAM_Controller/tb/async_fifo_tb.sv",
            "rtl/external_peripheral/DRAM_Controller/tb/dram_controller_tb.sv",
            "rtl/external_peripheral/DRAM_Controller/tb/fifo_tb.sv",
            "rtl/external_peripheral/I2C-Master/tb/spi_slave_tb.sv",
            "rtl/external_peripheral/SPI-Slave/tb/spi_slave_tb.sv",
            "testbenchs/alu_tb.sv",
            "testbenchs/async_fifo_tb.sv",
            "testbenchs/bmu_tb.sv",
            "testbenchs/core_tb.sv",
            "testbenchs/d_cache_tb.sv",
            "testbenchs/fifo_tb.sv",
            "testbenchs/gpio_tb.sv",
            "testbenchs/i_cache_tb.sv",
            "testbenchs/immediate_generator_tb.sv",
            "testbenchs/mdu_tb.sv",
            "testbenchs/memory.sv",
            "testbenchs/mux_tb.sv",
            "testbenchs/registers_tb.sv",
            "testbenchs/soc_test.sv",
            "testbenchs/uart_rx_tb.sv",
            "testbenchs/uart_tb.sv",
            "testbenchs/uart_tx_tb.sv"
          ],
          "reference": [],
          "score": 0.5
        },
        "march": {
          "generated": "rv32i",
          "reference": "rv32imc",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "rtl/core/d_cache.sv",
            "rtl/core/IDEX.sv",
            "rtl/core/MEMWB.sv",
            "rtl/core/IFID.sv",
            "rtl/core/EXMEM.sv",
            "rtl/core/cache_request_multiplexer.sv",
            "rtl/core/i_cache.sv",
            "rtl/core/Grande_Risco5.sv"
          ],
          "common_files": [
            "rtl/core/registers.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/core.sv",
            "rtl/core/mux.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/mdu.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/alu.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/csr_unit.sv"
          ],
          "total_generated": 13,
          "total_reference": 21
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'Core' vs reference 'Grande_Risco5'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Grande-Risco-5",
      "validation_time": 1758310142.589941
    },
    {
      "processor_name": "Pequeno-Risco-5",
      "overall_score": 0.8500000000000002,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "language_version": {
          "generated": "2012",
          "reference": "2005",
          "score": 0.0
        },
        "sim_files": {
          "generated": [
            "tests/alu_test.v",
            "tests/core_test.v",
            "tests/mux_test.v",
            "tests/pc_test.v",
            "tests/registers_test.v"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "src/instruction_memory.v",
            "src/pc.v",
            "src/immediate_generator.v",
            "src/alu_control.v",
            "src/control_unit.v",
            "src/mux.v",
            "src/registers.v",
            "src/data_memory.v",
            "src/alu.v",
            "src/core.v"
          ],
          "total_generated": 10,
          "total_reference": 10
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Pequeno-Risco-5",
      "validation_time": 1758310145.03617
    },
    {
      "processor_name": "RISC-V",
      "overall_score": 0.9633333333333334,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.9333333333333333,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "language_version": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "files": {
          "generated": [
            "core/ALU.v",
            "core/control_unit.v",
            "core/core.v",
            "core/csr_unit.v",
            "core/forwarding_unit.v",
            "core/hazard_detection_unit.v",
            "core/imm_decoder.v",
            "core/load_store_unit.v",
            "core/muldiv/MULDIV_ctrl.v",
            "core/muldiv/MULDIV_in.v",
            "core/muldiv/MULDIV_top.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/divider_32.v",
            "core/muldiv/multiplier_32.v"
          ],
          "reference": [
            "core/ALU.v",
            "core/control_unit.v",
            "core/core.v",
            "core/core_wb.v",
            "core/csr_unit.v",
            "core/forwarding_unit.v",
            "core/hazard_detection_unit.v",
            "core/imm_decoder.v",
            "core/load_store_unit.v",
            "core/muldiv/MULDIV_ctrl.v",
            "core/muldiv/MULDIV_in.v",
            "core/muldiv/MULDIV_top.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/divider_32.v",
            "core/muldiv/multiplier_32.v"
          ],
          "score": 0.9333333333333333
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "core/core_wb.v"
          ],
          "common_files": [
            "core/muldiv/MULDIV_top.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/multiplier_32.v",
            "core/muldiv/MULDIV_ctrl.v",
            "core/muldiv/divider_32.v",
            "core/load_store_unit.v",
            "core/forwarding_unit.v",
            "core/muldiv/MULDIV_in.v",
            "core/imm_decoder.v",
            "core/csr_unit.v",
            "core/control_unit.v",
            "core/core.v",
            "core/ALU.v",
            "core/hazard_detection_unit.v"
          ],
          "total_generated": 14,
          "total_reference": 15
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/yavuz650/RISC-V",
      "validation_time": 1758310154.6371353
    },
    {
      "processor_name": "RPU",
      "overall_score": 0.8600000000000001,
      "field_scores": {
        "top_module": 0.7,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "files": true,
        "include_dirs": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "rpu_core_tb",
          "reference": "core",
          "score": 0.7
        },
        "sim_files": {
          "generated": [
            "tests/rpu_core_tb.vhd",
            "tests/tb_alu_int32_div.vhd",
            "tests/tb_unit_alu_RV32I_01.vhd",
            "tests/tb_unit_decoder_RV32_01.vhd"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "vhdl/mem_controller.vhd",
            "vhdl/alu_int32_div.vhd",
            "vhdl/csr_unit.vhd",
            "vhdl/pc_unit.vhd",
            "vhdl/unit_alu_RV32_I.vhd",
            "vhdl/register_set.vhd",
            "vhdl/unit_decoder_RV32I.vhd",
            "vhdl/control_unit.vhd",
            "vhdl/lint_unit.vhd",
            "vhdl/core.vhd",
            "vhdl/constants.vhd"
          ],
          "total_generated": 11,
          "total_reference": 11
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'rpu_core_tb' vs reference 'core'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/Domipheus/RPU",
      "validation_time": 1758310158.6312795
    },
    {
      "processor_name": "RV12",
      "overall_score": 0.5845054945054945,
      "field_scores": {
        "top_module": 0.2714285714285714,
        "files": 0.6923076923076923,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "top_module": {
          "generated": "riscv_core",
          "reference": "riscv_top_ahb3lite",
          "score": 0.2714285714285714
        },
        "files": {
          "generated": [
            "rtl/verilog/pkg/biu_constants_pkg.sv",
            "rtl/verilog/pkg/riscv_cache_pkg.sv",
            "rtl/verilog/pkg/riscv_du_pkg.sv",
            "rtl/verilog/pkg/riscv_opcodes_pkg.sv",
            "rtl/verilog/pkg/riscv_pma_pkg.sv",
            "rtl/verilog/pkg/riscv_rv12_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.9_pkg.sv",
            "submodules/ahb3lite_pkg/rtl/verilog/ahb3lite_pkg.sv",
            "bench/verilog/ahb3lite/dbg_bfm.sv",
            "rtl/verilog/core/memory/riscv_wbuf.sv",
            "rtl/verilog/core/riscv_bp.sv",
            "rtl/verilog/core/riscv_rsb.sv",
            "rtl/verilog/pkg/riscv_state1.10_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.7_pkg.sv",
            "rtl/verilog/pkg/riscv_state_20240411_pkg.sv",
            "submodules/memory/rtl/verilog/rl_queue.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3x.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3xs.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_generic.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_lattice.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw_easic_n3x.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw_generic.sv",
            "rtl/verilog/core/memory/riscv_memmisaligned.sv",
            "rtl/verilog/core/riscv_wb.sv",
            "rtl/verilog/core/riscv_parcel_queue.sv",
            "rtl/verilog/core/memory/riscv_mmu.sv",
            "rtl/verilog/core/cache/riscv_cache_biu_ctrl.sv",
            "rtl/verilog/core/ex/riscv_div.sv",
            "rtl/verilog/core/cache/riscv_dcache_core.sv",
            "rtl/verilog/core/cache/riscv_noicache_core.sv",
            "rtl/verilog/pkg/riscv_pma_pkg.sv",
            "rtl/verilog/core/memory/riscv_membuf.sv",
            "rtl/verilog/core/riscv_du.sv",
            "rtl/verilog/core/riscv_rf.sv",
            "rtl/verilog/core/ex/riscv_bu.sv",
            "rtl/verilog/core/ex/riscv_alu.sv",
            "rtl/verilog/core/cache/riscv_icache_core.sv",
            "rtl/verilog/core/cache/riscv_cache_setup.sv",
            "rtl/verilog/core/cache/riscv_cache_tag.sv",
            "rtl/verilog/core/riscv_state1.7.sv",
            "rtl/verilog/core/cache/riscv_cache_memory.sv",
            "rtl/verilog/core/cache/riscv_dcache_fsm.sv",
            "rtl/verilog/core/cache/riscv_icache_fsm.sv",
            "rtl/verilog/core/riscv_mem.sv",
            "rtl/verilog/core/cache/riscv_nodcache_core.sv",
            "rtl/verilog/core/riscv_ex.sv",
            "rtl/verilog/core/ex/riscv_lsu.sv",
            "rtl/verilog/core/riscv_pd.sv",
            "rtl/verilog/core/memory/riscv_pmachk.sv",
            "rtl/verilog/core/riscv_dwb.sv",
            "rtl/verilog/core/mmu/riscv_nommu.sv",
            "rtl/verilog/core/riscv_state1.9.sv",
            "rtl/verilog/core/ex/riscv_mul.sv",
            "rtl/verilog/core/riscv_id.sv",
            "bench/verilog/ahb3lite/memory_model_ahb3lite.sv"
          ],
          "reference": [
            "submodules/ahb3lite_pkg/rtl/verilog/ahb3lite_pkg.sv",
            "rtl/verilog/pkg/riscv_cache_pkg.sv",
            "rtl/verilog/pkg/riscv_du_pkg.sv",
            "rtl/verilog/pkg/riscv_opcodes_pkg.sv",
            "rtl/verilog/pkg/riscv_rv12_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.10_pkg.sv",
            "rtl/verilog/pkg/riscv_state_20240411_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.7_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.9_pkg.sv",
            "rtl/verilog/pkg/riscv_pma_pkg.sv",
            "rtl/verilog/pkg/biu_constants_pkg.sv",
            "rtl/verilog/ahb3lite/biu_ahb3lite.sv",
            "rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv",
            "rtl/verilog/core/riscv_bp.sv",
            "rtl/verilog/core/riscv_core.sv",
            "rtl/verilog/core/riscv_du.sv",
            "rtl/verilog/core/riscv_dwb.sv",
            "rtl/verilog/core/riscv_ex.sv",
            "rtl/verilog/core/riscv_id.sv",
            "rtl/verilog/core/riscv_if.sv",
            "rtl/verilog/core/riscv_mem.sv",
            "rtl/verilog/core/riscv_parcel_queue.sv",
            "rtl/verilog/core/riscv_pd.sv",
            "rtl/verilog/core/riscv_rf.sv",
            "rtl/verilog/core/riscv_rsb.sv",
            "rtl/verilog/core/riscv_state1.10.sv",
            "rtl/verilog/core/riscv_state1.7.sv",
            "rtl/verilog/core/riscv_state1.9.sv",
            "rtl/verilog/core/riscv_state_20240411.sv",
            "rtl/verilog/core/riscv_wb.sv",
            "rtl/verilog/core/cache/riscv_cache_biu_ctrl.sv",
            "rtl/verilog/core/cache/riscv_cache_memory.sv",
            "rtl/verilog/core/cache/riscv_cache_setup.sv",
            "rtl/verilog/core/cache/riscv_cache_tag.sv",
            "rtl/verilog/core/cache/riscv_dcache_core.sv",
            "rtl/verilog/core/cache/riscv_dcache_fsm.sv",
            "rtl/verilog/core/cache/riscv_icache_core.sv",
            "rtl/verilog/core/cache/riscv_icache_fsm.sv",
            "rtl/verilog/core/cache/riscv_nodcache_core.sv",
            "rtl/verilog/core/cache/riscv_noicache_core.sv",
            "rtl/verilog/core/ex/riscv_alu.sv",
            "rtl/verilog/core/ex/riscv_bu.sv",
            "rtl/verilog/core/ex/riscv_div.sv",
            "rtl/verilog/core/ex/riscv_lsu.sv",
            "rtl/verilog/core/ex/riscv_mul.sv",
            "rtl/verilog/core/memory/riscv_dmem_ctrl.sv",
            "rtl/verilog/core/memory/riscv_imem_ctrl.sv",
            "rtl/verilog/core/memory/riscv_membuf.sv",
            "rtl/verilog/core/memory/riscv_memmisaligned.sv",
            "rtl/verilog/core/memory/riscv_mmu.sv",
            "rtl/verilog/core/memory/riscv_pmachk.sv",
            "rtl/verilog/core/memory/riscv_pmpchk.sv",
            "rtl/verilog/core/memory/riscv_wbuf.sv",
            "rtl/verilog/core/mmu/riscv_nommu.sv"
          ],
          "score": 0.6923076923076923
        },
        "language_version": {
          "generated": "2017",
          "reference": "2012",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "submodules/memory/rtl/verilog/rl_ram_1rw_generic.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw_easic_n3x.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_lattice.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3xs.sv",
            "submodules/memory/rtl/verilog/rl_queue.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w.sv",
            "bench/verilog/ahb3lite/dbg_bfm.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3x.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_generic.sv",
            "bench/verilog/ahb3lite/memory_model_ahb3lite.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw.sv"
          ],
          "only_in_reference": [
            "rtl/verilog/ahb3lite/biu_ahb3lite.sv",
            "rtl/verilog/core/memory/riscv_dmem_ctrl.sv",
            "rtl/verilog/core/riscv_state_20240411.sv",
            "rtl/verilog/core/memory/riscv_imem_ctrl.sv",
            "rtl/verilog/core/riscv_if.sv",
            "rtl/verilog/core/riscv_core.sv",
            "rtl/verilog/core/riscv_state1.10.sv",
            "rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv",
            "rtl/verilog/core/memory/riscv_pmpchk.sv"
          ],
          "common_files": [
            "rtl/verilog/pkg/riscv_opcodes_pkg.sv",
            "rtl/verilog/core/memory/riscv_memmisaligned.sv",
            "rtl/verilog/core/riscv_wb.sv",
            "rtl/verilog/core/riscv_parcel_queue.sv",
            "rtl/verilog/pkg/biu_constants_pkg.sv",
            "rtl/verilog/core/memory/riscv_mmu.sv",
            "rtl/verilog/core/cache/riscv_cache_biu_ctrl.sv",
            "rtl/verilog/core/ex/riscv_div.sv",
            "rtl/verilog/core/riscv_bp.sv",
            "rtl/verilog/core/cache/riscv_dcache_core.sv",
            "rtl/verilog/pkg/riscv_state_20240411_pkg.sv",
            "rtl/verilog/core/cache/riscv_noicache_core.sv",
            "rtl/verilog/pkg/riscv_rv12_pkg.sv",
            "submodules/ahb3lite_pkg/rtl/verilog/ahb3lite_pkg.sv",
            "rtl/verilog/pkg/riscv_pma_pkg.sv",
            "rtl/verilog/core/memory/riscv_membuf.sv",
            "rtl/verilog/core/riscv_rsb.sv",
            "rtl/verilog/pkg/riscv_cache_pkg.sv",
            "rtl/verilog/core/riscv_du.sv",
            "rtl/verilog/pkg/riscv_state1.9_pkg.sv",
            "rtl/verilog/core/riscv_rf.sv",
            "rtl/verilog/core/ex/riscv_bu.sv",
            "rtl/verilog/pkg/riscv_du_pkg.sv",
            "rtl/verilog/core/memory/riscv_wbuf.sv",
            "rtl/verilog/core/ex/riscv_alu.sv",
            "rtl/verilog/core/cache/riscv_icache_core.sv",
            "rtl/verilog/core/cache/riscv_cache_setup.sv",
            "rtl/verilog/core/cache/riscv_cache_tag.sv",
            "rtl/verilog/core/riscv_state1.7.sv",
            "rtl/verilog/core/cache/riscv_cache_memory.sv",
            "rtl/verilog/core/cache/riscv_dcache_fsm.sv",
            "rtl/verilog/core/cache/riscv_icache_fsm.sv",
            "rtl/verilog/core/riscv_mem.sv",
            "rtl/verilog/core/cache/riscv_nodcache_core.sv",
            "rtl/verilog/pkg/riscv_state1.10_pkg.sv",
            "rtl/verilog/core/riscv_ex.sv",
            "rtl/verilog/core/ex/riscv_lsu.sv",
            "rtl/verilog/core/riscv_pd.sv",
            "rtl/verilog/core/memory/riscv_pmachk.sv",
            "rtl/verilog/core/mmu/riscv_nommu.sv",
            "rtl/verilog/pkg/riscv_state1.7_pkg.sv",
            "rtl/verilog/core/riscv_state1.9.sv",
            "rtl/verilog/core/ex/riscv_mul.sv",
            "rtl/verilog/core/riscv_id.sv",
            "rtl/verilog/core/riscv_dwb.sv"
          ],
          "total_generated": 56,
          "total_reference": 54
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'riscv_core' vs reference 'riscv_top_ahb3lite'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/roalogic/RV12",
      "validation_time": 1758310189.2549326
    },
    {
      "processor_name": "Risco-5",
      "overall_score": 0.5295454545454545,
      "field_scores": {
        "top_module": 0.0,
        "files": 1.0,
        "include_dirs": 0.5,
        "language_version": 1.0,
        "sim_files": 0.04545454545454545,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "files": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "Core",
          "reference": "soc_tb",
          "score": 0.0
        },
        "include_dirs": {
          "generated": [
            "src/peripheral",
            "src/core"
          ],
          "reference": [
            "src/core/"
          ],
          "score": 0.5
        },
        "sim_files": {
          "generated": [
            "tests/alu_test.v",
            "tests/clk_divider.v",
            "tests/core_test.v",
            "tests/fifo_test.v",
            "tests/gpio_test.v",
            "tests/immediate_generator_test.v",
            "tests/mux_test.v",
            "tests/pc_test.v",
            "tests/registers_test.v",
            "tests/reset_test.v",
            "tests/soc_test.v"
          ],
          "reference": [
            "tests/soc_test.v",
            "src/peripheral/bus.v",
            "src/peripheral/fifo.v",
            "src/peripheral/gpios.v",
            "src/peripheral/gpio.v",
            "src/peripheral/leds.v",
            "src/peripheral/memory.v",
            "src/peripheral/pwm.v",
            "src/peripheral/soc.v",
            "src/peripheral/uart_rx.v",
            "src/peripheral/uart_tx.v",
            "src/peripheral/uart.v"
          ],
          "score": 0.04545454545454545
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "src/core/pc.v",
            "src/core/control_unit.v",
            "src/core/registers.v",
            "src/core/csr_unit.v",
            "src/core/core.v",
            "src/core/alu_control.v",
            "src/core/mdu.v",
            "src/core/alu.v",
            "src/core/mux.v",
            "src/core/immediate_generator.v"
          ],
          "total_generated": 10,
          "total_reference": 10
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'Core' vs reference 'soc_tb'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Risco-5.git",
      "validation_time": 1758310199.6706645
    },
    {
      "processor_name": "SparrowRV",
      "overall_score": 0.6100000000000001,
      "field_scores": {
        "top_module": 0.7,
        "files": 0.0,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "include_dirs": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "sm3_core_top",
          "reference": "core",
          "score": 0.7
        },
        "files": {
          "generated": [
            "rtl/perips/sm3/sm3_cmprss_ceil_comb.v",
            "rtl/perips/sm3/sm3_cmprss_core.v",
            "rtl/perips/sm3/sm3_core_top.v",
            "rtl/perips/sm3/sm3_expnd_core.v",
            "rtl/perips/sm3/sm3_pad_core.v"
          ],
          "reference": [
            "rtl/config.v",
            "rtl/defines.v",
            "rtl/core/core.v",
            "rtl/core/csr.v",
            "rtl/core/div.v",
            "rtl/core/dpram.v",
            "rtl/core/idex.v",
            "rtl/core/iram.v",
            "rtl/core/regs.v",
            "rtl/core/rstc.v",
            "rtl/core/sctr.v",
            "rtl/core/trap.v"
          ],
          "score": 0.0
        },
        "sim_files": {
          "generated": [
            "rtl/perips/sm3/tb/tb_sm3_core_top.sv",
            "tb/tb_core.sv"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "rtl/perips/sm3/sm3_cmprss_core.v",
            "rtl/perips/sm3/sm3_cmprss_ceil_comb.v",
            "rtl/perips/sm3/sm3_expnd_core.v",
            "rtl/perips/sm3/sm3_pad_core.v",
            "rtl/perips/sm3/sm3_core_top.v"
          ],
          "only_in_reference": [
            "rtl/core/csr.v",
            "rtl/defines.v",
            "rtl/config.v",
            "rtl/core/rstc.v",
            "rtl/core/regs.v",
            "rtl/core/div.v",
            "rtl/core/trap.v",
            "rtl/core/sctr.v",
            "rtl/core/iram.v",
            "rtl/core/idex.v",
            "rtl/core/dpram.v",
            "rtl/core/core.v"
          ],
          "common_files": [],
          "total_generated": 5,
          "total_reference": 12
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'sm3_core_top' vs reference 'core'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/xiaowuzxc/SparrowRV",
      "validation_time": 1758310214.182962
    },
    {
      "processor_name": "SuperScalar-RISCV-CPU",
      "overall_score": 0.6107142857142859,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.14285714285714285,
        "include_dirs": 0.16666666666666666,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "rtl/alu.v",
            "rtl/ssrv_top.v"
          ],
          "reference": [
            "rtl/alu.v",
            "rtl/define.v",
            "rtl/define_para.v",
            "rtl/include_func.v",
            "rtl/instrbits.v",
            "rtl/instrman.v",
            "rtl/lsu.v",
            "rtl/membuf.v",
            "rtl/mprf.v",
            "rtl/mul.v",
            "rtl/predictor.v",
            "rtl/schedule.v",
            "rtl/ssrv_top.v",
            "rtl/sys_csr.v"
          ],
          "score": 0.14285714285714285
        },
        "include_dirs": {
          "generated": [
            "rtl",
            "ssrv-on-scr1/fpga/rtl",
            "ssrv-on-scr1/sim/rtl",
            "ssrv-on-scr1/fpga/scr1/includes",
            "ssrv-on-scr1/sim/scr1/src/includes",
            "scr1/src/includes"
          ],
          "reference": [
            "rtl/"
          ],
          "score": 0.16666666666666666
        },
        "sim_files": {
          "generated": [
            "ssrv-on-scr1/fpga/test/rxtx.v",
            "ssrv-on-scr1/fpga/test/ssrv_memory.v",
            "ssrv-on-scr1/sim/rtl/alu.v",
            "ssrv-on-scr1/sim/rtl/define.v",
            "ssrv-on-scr1/sim/rtl/define_para.v",
            "ssrv-on-scr1/sim/rtl/include_func.v",
            "ssrv-on-scr1/sim/rtl/instrbits.v",
            "ssrv-on-scr1/sim/rtl/instrman.v",
            "ssrv-on-scr1/sim/rtl/lsu.v",
            "ssrv-on-scr1/sim/rtl/membuf.v",
            "ssrv-on-scr1/sim/rtl/mprf.v",
            "ssrv-on-scr1/sim/rtl/mul.v",
            "ssrv-on-scr1/sim/rtl/predictor.v",
            "ssrv-on-scr1/sim/rtl/schedule.v",
            "ssrv-on-scr1/sim/rtl/ssrv_top.v",
            "ssrv-on-scr1/sim/rtl/sys_csr.v",
            "testbench/tb_ssrv.v",
            "scr1/src/tb/scr1_memory_tb_ahb.sv",
            "scr1/src/tb/scr1_memory_tb_axi.sv",
            "scr1/src/tb/scr1_top_tb_ahb.sv",
            "scr1/src/tb/scr1_top_tb_axi.sv",
            "ssrv-on-scr1/fpga/scr1/tb/scr1_memory_tb_ahb.sv",
            "ssrv-on-scr1/fpga/scr1/tb/scr1_memory_tb_axi.sv",
            "ssrv-on-scr1/fpga/scr1/tb/scr1_top_tb_ahb.sv",
            "ssrv-on-scr1/fpga/scr1/tb/scr1_top_tb_axi.sv",
            "ssrv-on-scr1/sim/rtl/ssrv_pipe_top.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_clk_ctrl.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_core_top.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_dm.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_dmi.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_scu.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc_shift_reg.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc_synchronizer.sv",
            "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_cg.sv",
            "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_reset_cells.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_ipic.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_csr.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_exu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_hdu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_ialu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_idu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_ifu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_lsu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_mprf.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_tdu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_top.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_tracelog.sv",
            "ssrv-on-scr1/sim/scr1/src/tb/scr1_memory_tb_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/tb/scr1_memory_tb_axi.sv",
            "ssrv-on-scr1/sim/scr1/src/tb/scr1_top_tb_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/tb/scr1_top_tb_axi.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_dmem_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_dmem_router.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_dp_memory.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_imem_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_imem_router.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_mem_axi.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_tcm.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_timer.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_top_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_top_axi.sv"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "rtl/membuf.v",
            "rtl/lsu.v",
            "rtl/schedule.v",
            "rtl/instrman.v",
            "rtl/mprf.v",
            "rtl/predictor.v",
            "rtl/define_para.v",
            "rtl/instrbits.v",
            "rtl/mul.v",
            "rtl/sys_csr.v",
            "rtl/define.v",
            "rtl/include_func.v"
          ],
          "common_files": [
            "rtl/ssrv_top.v",
            "rtl/alu.v"
          ],
          "total_generated": 2,
          "total_reference": 14
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/risclite/SuperScalar-RISCV-CPU",
      "validation_time": 1758310333.6531866
    }
  ],
  "top_performers": [
    {
      "processor_name": "RISC-V",
      "overall_score": 0.9633333333333334,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.9333333333333333,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "language_version": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "files": {
          "generated": [
            "core/ALU.v",
            "core/control_unit.v",
            "core/core.v",
            "core/csr_unit.v",
            "core/forwarding_unit.v",
            "core/hazard_detection_unit.v",
            "core/imm_decoder.v",
            "core/load_store_unit.v",
            "core/muldiv/MULDIV_ctrl.v",
            "core/muldiv/MULDIV_in.v",
            "core/muldiv/MULDIV_top.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/divider_32.v",
            "core/muldiv/multiplier_32.v"
          ],
          "reference": [
            "core/ALU.v",
            "core/control_unit.v",
            "core/core.v",
            "core/core_wb.v",
            "core/csr_unit.v",
            "core/forwarding_unit.v",
            "core/hazard_detection_unit.v",
            "core/imm_decoder.v",
            "core/load_store_unit.v",
            "core/muldiv/MULDIV_ctrl.v",
            "core/muldiv/MULDIV_in.v",
            "core/muldiv/MULDIV_top.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/divider_32.v",
            "core/muldiv/multiplier_32.v"
          ],
          "score": 0.9333333333333333
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "core/core_wb.v"
          ],
          "common_files": [
            "core/muldiv/MULDIV_top.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/multiplier_32.v",
            "core/muldiv/MULDIV_ctrl.v",
            "core/muldiv/divider_32.v",
            "core/load_store_unit.v",
            "core/forwarding_unit.v",
            "core/muldiv/MULDIV_in.v",
            "core/imm_decoder.v",
            "core/csr_unit.v",
            "core/control_unit.v",
            "core/core.v",
            "core/ALU.v",
            "core/hazard_detection_unit.v"
          ],
          "total_generated": 14,
          "total_reference": 15
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/yavuz650/RISC-V",
      "validation_time": 1758310154.6371353
    },
    {
      "processor_name": "AUK-V-Aethia",
      "overall_score": 0.9300000000000002,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "language_version": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "sim_files": {
          "generated": [
            "tb/peripherals/spi/spi_tb.v",
            "tb/soc/aukv_eggs_soc_tb.v"
          ],
          "reference": [],
          "score": 0.5
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "rtl/core/aukv_csr_regfile.v",
            "rtl/core/aukv_execute.v",
            "rtl/core/aukv_gpr_regfilie.v",
            "rtl/core/aukv_mem.v",
            "rtl/core/aukv_decode.v",
            "rtl/core/aukv.v",
            "rtl/core/aukv_fetch.v",
            "rtl/core/aukv_alu.v"
          ],
          "total_generated": 8,
          "total_reference": 8
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/veeYceeY/AUK-V-Aethia",
      "validation_time": 1758310099.072409
    },
    {
      "processor_name": "RPU",
      "overall_score": 0.8600000000000001,
      "field_scores": {
        "top_module": 0.7,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "files": true,
        "include_dirs": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "rpu_core_tb",
          "reference": "core",
          "score": 0.7
        },
        "sim_files": {
          "generated": [
            "tests/rpu_core_tb.vhd",
            "tests/tb_alu_int32_div.vhd",
            "tests/tb_unit_alu_RV32I_01.vhd",
            "tests/tb_unit_decoder_RV32_01.vhd"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "vhdl/mem_controller.vhd",
            "vhdl/alu_int32_div.vhd",
            "vhdl/csr_unit.vhd",
            "vhdl/pc_unit.vhd",
            "vhdl/unit_alu_RV32_I.vhd",
            "vhdl/register_set.vhd",
            "vhdl/unit_decoder_RV32I.vhd",
            "vhdl/control_unit.vhd",
            "vhdl/lint_unit.vhd",
            "vhdl/core.vhd",
            "vhdl/constants.vhd"
          ],
          "total_generated": 11,
          "total_reference": 11
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'rpu_core_tb' vs reference 'core'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/Domipheus/RPU",
      "validation_time": 1758310158.6312795
    },
    {
      "processor_name": "Pequeno-Risco-5",
      "overall_score": 0.8500000000000002,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "language_version": {
          "generated": "2012",
          "reference": "2005",
          "score": 0.0
        },
        "sim_files": {
          "generated": [
            "tests/alu_test.v",
            "tests/core_test.v",
            "tests/mux_test.v",
            "tests/pc_test.v",
            "tests/registers_test.v"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "src/instruction_memory.v",
            "src/pc.v",
            "src/immediate_generator.v",
            "src/alu_control.v",
            "src/control_unit.v",
            "src/mux.v",
            "src/registers.v",
            "src/data_memory.v",
            "src/alu.v",
            "src/core.v"
          ],
          "total_generated": 10,
          "total_reference": 10
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Pequeno-Risco-5",
      "validation_time": 1758310145.03617
    },
    {
      "processor_name": "Baby-Risco-5",
      "overall_score": 0.7871153846153848,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.3484615384615385,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "debug/clk_divider.v",
            "debug/debug.v",
            "debug/reset.v",
            "fpga/colorlight_i9/main.v",
            "fpga/cyclone10gx/main.v",
            "fpga/de1soc/main.v",
            "fpga/digilent_arty/main.v",
            "fpga/nexys4_ddr/main.v",
            "fpga/tangnano20k/main.v",
            "fpga/tangnano20k_yosys/main.v",
            "fpga/xilinx_vc709/main.v",
            "src/core/alu.v",
            "src/core/alu_control.v",
            "src/core/control_unit.v",
            "src/core/core.v",
            "src/core/immediate_generator.v",
            "src/core/registers.v",
            "src/peripheral/leds.v",
            "src/peripheral/memory.v",
            "src/peripheral/soc.v"
          ],
          "reference": [
            "src/core/alu.v",
            "src/core/alu_control.v",
            "src/core/control_unit.v",
            "src/core/core.v",
            "src/core/immediate_generator.v",
            "src/core/registers.v"
          ],
          "score": 0.3484615384615385
        },
        "sim_files": {
          "generated": [
            "tests/alu_test.v",
            "tests/clk_divider.v",
            "tests/core_test.v",
            "tests/fifo_test.v",
            "tests/gpio_test.v",
            "tests/immediate_generator_test.v",
            "tests/mux_test.v",
            "tests/pc_test.v",
            "tests/registers_test.v",
            "tests/reset_test.v",
            "tests/soc_test.v"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "fpga/de1soc/main.v",
            "fpga/nexys4_ddr/main.v",
            "src/peripheral/leds.v",
            "fpga/xilinx_vc709/main.v",
            "fpga/tangnano20k_yosys/main.v",
            "src/peripheral/memory.v",
            "src/peripheral/soc.v",
            "fpga/colorlight_i9/main.v",
            "debug/debug.v",
            "fpga/cyclone10gx/main.v",
            "fpga/digilent_arty/main.v",
            "fpga/tangnano20k/main.v",
            "debug/reset.v",
            "debug/clk_divider.v"
          ],
          "only_in_reference": [],
          "common_files": [
            "src/core/control_unit.v",
            "src/core/registers.v",
            "src/core/core.v",
            "src/core/alu_control.v",
            "src/core/alu.v",
            "src/core/immediate_generator.v"
          ],
          "total_generated": 20,
          "total_reference": 6
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Baby-Risco-5",
      "validation_time": 1758310104.3810973
    },
    {
      "processor_name": "SuperScalar-RISCV-CPU",
      "overall_score": 0.6107142857142859,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.14285714285714285,
        "include_dirs": 0.16666666666666666,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "rtl/alu.v",
            "rtl/ssrv_top.v"
          ],
          "reference": [
            "rtl/alu.v",
            "rtl/define.v",
            "rtl/define_para.v",
            "rtl/include_func.v",
            "rtl/instrbits.v",
            "rtl/instrman.v",
            "rtl/lsu.v",
            "rtl/membuf.v",
            "rtl/mprf.v",
            "rtl/mul.v",
            "rtl/predictor.v",
            "rtl/schedule.v",
            "rtl/ssrv_top.v",
            "rtl/sys_csr.v"
          ],
          "score": 0.14285714285714285
        },
        "include_dirs": {
          "generated": [
            "rtl",
            "ssrv-on-scr1/fpga/rtl",
            "ssrv-on-scr1/sim/rtl",
            "ssrv-on-scr1/fpga/scr1/includes",
            "ssrv-on-scr1/sim/scr1/src/includes",
            "scr1/src/includes"
          ],
          "reference": [
            "rtl/"
          ],
          "score": 0.16666666666666666
        },
        "sim_files": {
          "generated": [
            "ssrv-on-scr1/fpga/test/rxtx.v",
            "ssrv-on-scr1/fpga/test/ssrv_memory.v",
            "ssrv-on-scr1/sim/rtl/alu.v",
            "ssrv-on-scr1/sim/rtl/define.v",
            "ssrv-on-scr1/sim/rtl/define_para.v",
            "ssrv-on-scr1/sim/rtl/include_func.v",
            "ssrv-on-scr1/sim/rtl/instrbits.v",
            "ssrv-on-scr1/sim/rtl/instrman.v",
            "ssrv-on-scr1/sim/rtl/lsu.v",
            "ssrv-on-scr1/sim/rtl/membuf.v",
            "ssrv-on-scr1/sim/rtl/mprf.v",
            "ssrv-on-scr1/sim/rtl/mul.v",
            "ssrv-on-scr1/sim/rtl/predictor.v",
            "ssrv-on-scr1/sim/rtl/schedule.v",
            "ssrv-on-scr1/sim/rtl/ssrv_top.v",
            "ssrv-on-scr1/sim/rtl/sys_csr.v",
            "testbench/tb_ssrv.v",
            "scr1/src/tb/scr1_memory_tb_ahb.sv",
            "scr1/src/tb/scr1_memory_tb_axi.sv",
            "scr1/src/tb/scr1_top_tb_ahb.sv",
            "scr1/src/tb/scr1_top_tb_axi.sv",
            "ssrv-on-scr1/fpga/scr1/tb/scr1_memory_tb_ahb.sv",
            "ssrv-on-scr1/fpga/scr1/tb/scr1_memory_tb_axi.sv",
            "ssrv-on-scr1/fpga/scr1/tb/scr1_top_tb_ahb.sv",
            "ssrv-on-scr1/fpga/scr1/tb/scr1_top_tb_axi.sv",
            "ssrv-on-scr1/sim/rtl/ssrv_pipe_top.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_clk_ctrl.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_core_top.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_dm.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_dmi.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_scu.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc_shift_reg.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc_synchronizer.sv",
            "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_cg.sv",
            "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_reset_cells.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_ipic.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_csr.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_exu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_hdu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_ialu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_idu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_ifu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_lsu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_mprf.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_tdu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_top.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_tracelog.sv",
            "ssrv-on-scr1/sim/scr1/src/tb/scr1_memory_tb_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/tb/scr1_memory_tb_axi.sv",
            "ssrv-on-scr1/sim/scr1/src/tb/scr1_top_tb_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/tb/scr1_top_tb_axi.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_dmem_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_dmem_router.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_dp_memory.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_imem_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_imem_router.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_mem_axi.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_tcm.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_timer.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_top_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_top_axi.sv"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "rtl/membuf.v",
            "rtl/lsu.v",
            "rtl/schedule.v",
            "rtl/instrman.v",
            "rtl/mprf.v",
            "rtl/predictor.v",
            "rtl/define_para.v",
            "rtl/instrbits.v",
            "rtl/mul.v",
            "rtl/sys_csr.v",
            "rtl/define.v",
            "rtl/include_func.v"
          ],
          "common_files": [
            "rtl/ssrv_top.v",
            "rtl/alu.v"
          ],
          "total_generated": 2,
          "total_reference": 14
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/risclite/SuperScalar-RISCV-CPU",
      "validation_time": 1758310333.6531866
    },
    {
      "processor_name": "SparrowRV",
      "overall_score": 0.6100000000000001,
      "field_scores": {
        "top_module": 0.7,
        "files": 0.0,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "include_dirs": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "sm3_core_top",
          "reference": "core",
          "score": 0.7
        },
        "files": {
          "generated": [
            "rtl/perips/sm3/sm3_cmprss_ceil_comb.v",
            "rtl/perips/sm3/sm3_cmprss_core.v",
            "rtl/perips/sm3/sm3_core_top.v",
            "rtl/perips/sm3/sm3_expnd_core.v",
            "rtl/perips/sm3/sm3_pad_core.v"
          ],
          "reference": [
            "rtl/config.v",
            "rtl/defines.v",
            "rtl/core/core.v",
            "rtl/core/csr.v",
            "rtl/core/div.v",
            "rtl/core/dpram.v",
            "rtl/core/idex.v",
            "rtl/core/iram.v",
            "rtl/core/regs.v",
            "rtl/core/rstc.v",
            "rtl/core/sctr.v",
            "rtl/core/trap.v"
          ],
          "score": 0.0
        },
        "sim_files": {
          "generated": [
            "rtl/perips/sm3/tb/tb_sm3_core_top.sv",
            "tb/tb_core.sv"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "rtl/perips/sm3/sm3_cmprss_core.v",
            "rtl/perips/sm3/sm3_cmprss_ceil_comb.v",
            "rtl/perips/sm3/sm3_expnd_core.v",
            "rtl/perips/sm3/sm3_pad_core.v",
            "rtl/perips/sm3/sm3_core_top.v"
          ],
          "only_in_reference": [
            "rtl/core/csr.v",
            "rtl/defines.v",
            "rtl/config.v",
            "rtl/core/rstc.v",
            "rtl/core/regs.v",
            "rtl/core/div.v",
            "rtl/core/trap.v",
            "rtl/core/sctr.v",
            "rtl/core/iram.v",
            "rtl/core/idex.v",
            "rtl/core/dpram.v",
            "rtl/core/core.v"
          ],
          "common_files": [],
          "total_generated": 5,
          "total_reference": 12
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'sm3_core_top' vs reference 'core'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/xiaowuzxc/SparrowRV",
      "validation_time": 1758310214.182962
    },
    {
      "processor_name": "RV12",
      "overall_score": 0.5845054945054945,
      "field_scores": {
        "top_module": 0.2714285714285714,
        "files": 0.6923076923076923,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "top_module": {
          "generated": "riscv_core",
          "reference": "riscv_top_ahb3lite",
          "score": 0.2714285714285714
        },
        "files": {
          "generated": [
            "rtl/verilog/pkg/biu_constants_pkg.sv",
            "rtl/verilog/pkg/riscv_cache_pkg.sv",
            "rtl/verilog/pkg/riscv_du_pkg.sv",
            "rtl/verilog/pkg/riscv_opcodes_pkg.sv",
            "rtl/verilog/pkg/riscv_pma_pkg.sv",
            "rtl/verilog/pkg/riscv_rv12_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.9_pkg.sv",
            "submodules/ahb3lite_pkg/rtl/verilog/ahb3lite_pkg.sv",
            "bench/verilog/ahb3lite/dbg_bfm.sv",
            "rtl/verilog/core/memory/riscv_wbuf.sv",
            "rtl/verilog/core/riscv_bp.sv",
            "rtl/verilog/core/riscv_rsb.sv",
            "rtl/verilog/pkg/riscv_state1.10_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.7_pkg.sv",
            "rtl/verilog/pkg/riscv_state_20240411_pkg.sv",
            "submodules/memory/rtl/verilog/rl_queue.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3x.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3xs.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_generic.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_lattice.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw_easic_n3x.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw_generic.sv",
            "rtl/verilog/core/memory/riscv_memmisaligned.sv",
            "rtl/verilog/core/riscv_wb.sv",
            "rtl/verilog/core/riscv_parcel_queue.sv",
            "rtl/verilog/core/memory/riscv_mmu.sv",
            "rtl/verilog/core/cache/riscv_cache_biu_ctrl.sv",
            "rtl/verilog/core/ex/riscv_div.sv",
            "rtl/verilog/core/cache/riscv_dcache_core.sv",
            "rtl/verilog/core/cache/riscv_noicache_core.sv",
            "rtl/verilog/pkg/riscv_pma_pkg.sv",
            "rtl/verilog/core/memory/riscv_membuf.sv",
            "rtl/verilog/core/riscv_du.sv",
            "rtl/verilog/core/riscv_rf.sv",
            "rtl/verilog/core/ex/riscv_bu.sv",
            "rtl/verilog/core/ex/riscv_alu.sv",
            "rtl/verilog/core/cache/riscv_icache_core.sv",
            "rtl/verilog/core/cache/riscv_cache_setup.sv",
            "rtl/verilog/core/cache/riscv_cache_tag.sv",
            "rtl/verilog/core/riscv_state1.7.sv",
            "rtl/verilog/core/cache/riscv_cache_memory.sv",
            "rtl/verilog/core/cache/riscv_dcache_fsm.sv",
            "rtl/verilog/core/cache/riscv_icache_fsm.sv",
            "rtl/verilog/core/riscv_mem.sv",
            "rtl/verilog/core/cache/riscv_nodcache_core.sv",
            "rtl/verilog/core/riscv_ex.sv",
            "rtl/verilog/core/ex/riscv_lsu.sv",
            "rtl/verilog/core/riscv_pd.sv",
            "rtl/verilog/core/memory/riscv_pmachk.sv",
            "rtl/verilog/core/riscv_dwb.sv",
            "rtl/verilog/core/mmu/riscv_nommu.sv",
            "rtl/verilog/core/riscv_state1.9.sv",
            "rtl/verilog/core/ex/riscv_mul.sv",
            "rtl/verilog/core/riscv_id.sv",
            "bench/verilog/ahb3lite/memory_model_ahb3lite.sv"
          ],
          "reference": [
            "submodules/ahb3lite_pkg/rtl/verilog/ahb3lite_pkg.sv",
            "rtl/verilog/pkg/riscv_cache_pkg.sv",
            "rtl/verilog/pkg/riscv_du_pkg.sv",
            "rtl/verilog/pkg/riscv_opcodes_pkg.sv",
            "rtl/verilog/pkg/riscv_rv12_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.10_pkg.sv",
            "rtl/verilog/pkg/riscv_state_20240411_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.7_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.9_pkg.sv",
            "rtl/verilog/pkg/riscv_pma_pkg.sv",
            "rtl/verilog/pkg/biu_constants_pkg.sv",
            "rtl/verilog/ahb3lite/biu_ahb3lite.sv",
            "rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv",
            "rtl/verilog/core/riscv_bp.sv",
            "rtl/verilog/core/riscv_core.sv",
            "rtl/verilog/core/riscv_du.sv",
            "rtl/verilog/core/riscv_dwb.sv",
            "rtl/verilog/core/riscv_ex.sv",
            "rtl/verilog/core/riscv_id.sv",
            "rtl/verilog/core/riscv_if.sv",
            "rtl/verilog/core/riscv_mem.sv",
            "rtl/verilog/core/riscv_parcel_queue.sv",
            "rtl/verilog/core/riscv_pd.sv",
            "rtl/verilog/core/riscv_rf.sv",
            "rtl/verilog/core/riscv_rsb.sv",
            "rtl/verilog/core/riscv_state1.10.sv",
            "rtl/verilog/core/riscv_state1.7.sv",
            "rtl/verilog/core/riscv_state1.9.sv",
            "rtl/verilog/core/riscv_state_20240411.sv",
            "rtl/verilog/core/riscv_wb.sv",
            "rtl/verilog/core/cache/riscv_cache_biu_ctrl.sv",
            "rtl/verilog/core/cache/riscv_cache_memory.sv",
            "rtl/verilog/core/cache/riscv_cache_setup.sv",
            "rtl/verilog/core/cache/riscv_cache_tag.sv",
            "rtl/verilog/core/cache/riscv_dcache_core.sv",
            "rtl/verilog/core/cache/riscv_dcache_fsm.sv",
            "rtl/verilog/core/cache/riscv_icache_core.sv",
            "rtl/verilog/core/cache/riscv_icache_fsm.sv",
            "rtl/verilog/core/cache/riscv_nodcache_core.sv",
            "rtl/verilog/core/cache/riscv_noicache_core.sv",
            "rtl/verilog/core/ex/riscv_alu.sv",
            "rtl/verilog/core/ex/riscv_bu.sv",
            "rtl/verilog/core/ex/riscv_div.sv",
            "rtl/verilog/core/ex/riscv_lsu.sv",
            "rtl/verilog/core/ex/riscv_mul.sv",
            "rtl/verilog/core/memory/riscv_dmem_ctrl.sv",
            "rtl/verilog/core/memory/riscv_imem_ctrl.sv",
            "rtl/verilog/core/memory/riscv_membuf.sv",
            "rtl/verilog/core/memory/riscv_memmisaligned.sv",
            "rtl/verilog/core/memory/riscv_mmu.sv",
            "rtl/verilog/core/memory/riscv_pmachk.sv",
            "rtl/verilog/core/memory/riscv_pmpchk.sv",
            "rtl/verilog/core/memory/riscv_wbuf.sv",
            "rtl/verilog/core/mmu/riscv_nommu.sv"
          ],
          "score": 0.6923076923076923
        },
        "language_version": {
          "generated": "2017",
          "reference": "2012",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "submodules/memory/rtl/verilog/rl_ram_1rw_generic.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw_easic_n3x.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_lattice.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3xs.sv",
            "submodules/memory/rtl/verilog/rl_queue.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w.sv",
            "bench/verilog/ahb3lite/dbg_bfm.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3x.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_generic.sv",
            "bench/verilog/ahb3lite/memory_model_ahb3lite.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw.sv"
          ],
          "only_in_reference": [
            "rtl/verilog/ahb3lite/biu_ahb3lite.sv",
            "rtl/verilog/core/memory/riscv_dmem_ctrl.sv",
            "rtl/verilog/core/riscv_state_20240411.sv",
            "rtl/verilog/core/memory/riscv_imem_ctrl.sv",
            "rtl/verilog/core/riscv_if.sv",
            "rtl/verilog/core/riscv_core.sv",
            "rtl/verilog/core/riscv_state1.10.sv",
            "rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv",
            "rtl/verilog/core/memory/riscv_pmpchk.sv"
          ],
          "common_files": [
            "rtl/verilog/pkg/riscv_opcodes_pkg.sv",
            "rtl/verilog/core/memory/riscv_memmisaligned.sv",
            "rtl/verilog/core/riscv_wb.sv",
            "rtl/verilog/core/riscv_parcel_queue.sv",
            "rtl/verilog/pkg/biu_constants_pkg.sv",
            "rtl/verilog/core/memory/riscv_mmu.sv",
            "rtl/verilog/core/cache/riscv_cache_biu_ctrl.sv",
            "rtl/verilog/core/ex/riscv_div.sv",
            "rtl/verilog/core/riscv_bp.sv",
            "rtl/verilog/core/cache/riscv_dcache_core.sv",
            "rtl/verilog/pkg/riscv_state_20240411_pkg.sv",
            "rtl/verilog/core/cache/riscv_noicache_core.sv",
            "rtl/verilog/pkg/riscv_rv12_pkg.sv",
            "submodules/ahb3lite_pkg/rtl/verilog/ahb3lite_pkg.sv",
            "rtl/verilog/pkg/riscv_pma_pkg.sv",
            "rtl/verilog/core/memory/riscv_membuf.sv",
            "rtl/verilog/core/riscv_rsb.sv",
            "rtl/verilog/pkg/riscv_cache_pkg.sv",
            "rtl/verilog/core/riscv_du.sv",
            "rtl/verilog/pkg/riscv_state1.9_pkg.sv",
            "rtl/verilog/core/riscv_rf.sv",
            "rtl/verilog/core/ex/riscv_bu.sv",
            "rtl/verilog/pkg/riscv_du_pkg.sv",
            "rtl/verilog/core/memory/riscv_wbuf.sv",
            "rtl/verilog/core/ex/riscv_alu.sv",
            "rtl/verilog/core/cache/riscv_icache_core.sv",
            "rtl/verilog/core/cache/riscv_cache_setup.sv",
            "rtl/verilog/core/cache/riscv_cache_tag.sv",
            "rtl/verilog/core/riscv_state1.7.sv",
            "rtl/verilog/core/cache/riscv_cache_memory.sv",
            "rtl/verilog/core/cache/riscv_dcache_fsm.sv",
            "rtl/verilog/core/cache/riscv_icache_fsm.sv",
            "rtl/verilog/core/riscv_mem.sv",
            "rtl/verilog/core/cache/riscv_nodcache_core.sv",
            "rtl/verilog/pkg/riscv_state1.10_pkg.sv",
            "rtl/verilog/core/riscv_ex.sv",
            "rtl/verilog/core/ex/riscv_lsu.sv",
            "rtl/verilog/core/riscv_pd.sv",
            "rtl/verilog/core/memory/riscv_pmachk.sv",
            "rtl/verilog/core/mmu/riscv_nommu.sv",
            "rtl/verilog/pkg/riscv_state1.7_pkg.sv",
            "rtl/verilog/core/riscv_state1.9.sv",
            "rtl/verilog/core/ex/riscv_mul.sv",
            "rtl/verilog/core/riscv_id.sv",
            "rtl/verilog/core/riscv_dwb.sv"
          ],
          "total_generated": 56,
          "total_reference": 54
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'riscv_core' vs reference 'riscv_top_ahb3lite'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/roalogic/RV12",
      "validation_time": 1758310189.2549326
    },
    {
      "processor_name": "Risco-5",
      "overall_score": 0.5295454545454545,
      "field_scores": {
        "top_module": 0.0,
        "files": 1.0,
        "include_dirs": 0.5,
        "language_version": 1.0,
        "sim_files": 0.04545454545454545,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "files": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "Core",
          "reference": "soc_tb",
          "score": 0.0
        },
        "include_dirs": {
          "generated": [
            "src/peripheral",
            "src/core"
          ],
          "reference": [
            "src/core/"
          ],
          "score": 0.5
        },
        "sim_files": {
          "generated": [
            "tests/alu_test.v",
            "tests/clk_divider.v",
            "tests/core_test.v",
            "tests/fifo_test.v",
            "tests/gpio_test.v",
            "tests/immediate_generator_test.v",
            "tests/mux_test.v",
            "tests/pc_test.v",
            "tests/registers_test.v",
            "tests/reset_test.v",
            "tests/soc_test.v"
          ],
          "reference": [
            "tests/soc_test.v",
            "src/peripheral/bus.v",
            "src/peripheral/fifo.v",
            "src/peripheral/gpios.v",
            "src/peripheral/gpio.v",
            "src/peripheral/leds.v",
            "src/peripheral/memory.v",
            "src/peripheral/pwm.v",
            "src/peripheral/soc.v",
            "src/peripheral/uart_rx.v",
            "src/peripheral/uart_tx.v",
            "src/peripheral/uart.v"
          ],
          "score": 0.04545454545454545
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "src/core/pc.v",
            "src/core/control_unit.v",
            "src/core/registers.v",
            "src/core/csr_unit.v",
            "src/core/core.v",
            "src/core/alu_control.v",
            "src/core/mdu.v",
            "src/core/alu.v",
            "src/core/mux.v",
            "src/core/immediate_generator.v"
          ],
          "total_generated": 10,
          "total_reference": 10
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'Core' vs reference 'soc_tb'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Risco-5.git",
      "validation_time": 1758310199.6706645
    },
    {
      "processor_name": "Grande-Risco-5",
      "overall_score": 0.3497619047619048,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.6190476190476191,
        "include_dirs": 0.5,
        "language_version": 0.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 0.0,
        "two_memory": 1.0
      },
      "matches": {
        "extra_flags": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "Core",
          "reference": "Grande_Risco5",
          "score": 0.0
        },
        "files": {
          "generated": [
            "rtl/core/alu.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/core.sv",
            "rtl/core/csr_unit.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/mdu.sv",
            "rtl/core/mux.sv",
            "rtl/core/registers.sv"
          ],
          "reference": [
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/alu.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/cache_request_multiplexer.sv",
            "rtl/core/csr_unit.sv",
            "rtl/core/d_cache.sv",
            "rtl/core/EXMEM.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/Grande_Risco5.sv",
            "rtl/core/i_cache.sv",
            "rtl/core/IDEX.sv",
            "rtl/core/IFID.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/mdu.sv",
            "rtl/core/MEMWB.sv",
            "rtl/core/mux.sv",
            "rtl/core/registers.sv",
            "rtl/core/core.sv"
          ],
          "score": 0.6190476190476191
        },
        "include_dirs": {
          "generated": [
            "rtl/core",
            "rtl/peripheral"
          ],
          "reference": [
            "rtl/core"
          ],
          "score": 0.5
        },
        "language_version": {
          "generated": "2005",
          "reference": "2012",
          "score": 0.0
        },
        "sim_files": {
          "generated": [
            "rtl/external_peripheral/SPI-Master/tb/tb_spi_master.v",
            "rtl/external_peripheral/DRAM_Controller/tb/async_fifo_tb.sv",
            "rtl/external_peripheral/DRAM_Controller/tb/dram_controller_tb.sv",
            "rtl/external_peripheral/DRAM_Controller/tb/fifo_tb.sv",
            "rtl/external_peripheral/I2C-Master/tb/spi_slave_tb.sv",
            "rtl/external_peripheral/SPI-Slave/tb/spi_slave_tb.sv",
            "testbenchs/alu_tb.sv",
            "testbenchs/async_fifo_tb.sv",
            "testbenchs/bmu_tb.sv",
            "testbenchs/core_tb.sv",
            "testbenchs/d_cache_tb.sv",
            "testbenchs/fifo_tb.sv",
            "testbenchs/gpio_tb.sv",
            "testbenchs/i_cache_tb.sv",
            "testbenchs/immediate_generator_tb.sv",
            "testbenchs/mdu_tb.sv",
            "testbenchs/memory.sv",
            "testbenchs/mux_tb.sv",
            "testbenchs/registers_tb.sv",
            "testbenchs/soc_test.sv",
            "testbenchs/uart_rx_tb.sv",
            "testbenchs/uart_tb.sv",
            "testbenchs/uart_tx_tb.sv"
          ],
          "reference": [],
          "score": 0.5
        },
        "march": {
          "generated": "rv32i",
          "reference": "rv32imc",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "rtl/core/d_cache.sv",
            "rtl/core/IDEX.sv",
            "rtl/core/MEMWB.sv",
            "rtl/core/IFID.sv",
            "rtl/core/EXMEM.sv",
            "rtl/core/cache_request_multiplexer.sv",
            "rtl/core/i_cache.sv",
            "rtl/core/Grande_Risco5.sv"
          ],
          "common_files": [
            "rtl/core/registers.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/core.sv",
            "rtl/core/mux.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/mdu.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/alu.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/csr_unit.sv"
          ],
          "total_generated": 13,
          "total_reference": 21
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'Core' vs reference 'Grande_Risco5'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Grande-Risco-5",
      "validation_time": 1758310142.589941
    }
  ],
  "problem_cases": [
    {
      "processor_name": "Grande-Risco-5",
      "overall_score": 0.3497619047619048,
      "field_scores": {
        "top_module": 0.0,
        "files": 0.6190476190476191,
        "include_dirs": 0.5,
        "language_version": 0.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 0.0,
        "two_memory": 1.0
      },
      "matches": {
        "extra_flags": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "Core",
          "reference": "Grande_Risco5",
          "score": 0.0
        },
        "files": {
          "generated": [
            "rtl/core/alu.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/core.sv",
            "rtl/core/csr_unit.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/mdu.sv",
            "rtl/core/mux.sv",
            "rtl/core/registers.sv"
          ],
          "reference": [
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/alu.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/cache_request_multiplexer.sv",
            "rtl/core/csr_unit.sv",
            "rtl/core/d_cache.sv",
            "rtl/core/EXMEM.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/Grande_Risco5.sv",
            "rtl/core/i_cache.sv",
            "rtl/core/IDEX.sv",
            "rtl/core/IFID.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/mdu.sv",
            "rtl/core/MEMWB.sv",
            "rtl/core/mux.sv",
            "rtl/core/registers.sv",
            "rtl/core/core.sv"
          ],
          "score": 0.6190476190476191
        },
        "include_dirs": {
          "generated": [
            "rtl/core",
            "rtl/peripheral"
          ],
          "reference": [
            "rtl/core"
          ],
          "score": 0.5
        },
        "language_version": {
          "generated": "2005",
          "reference": "2012",
          "score": 0.0
        },
        "sim_files": {
          "generated": [
            "rtl/external_peripheral/SPI-Master/tb/tb_spi_master.v",
            "rtl/external_peripheral/DRAM_Controller/tb/async_fifo_tb.sv",
            "rtl/external_peripheral/DRAM_Controller/tb/dram_controller_tb.sv",
            "rtl/external_peripheral/DRAM_Controller/tb/fifo_tb.sv",
            "rtl/external_peripheral/I2C-Master/tb/spi_slave_tb.sv",
            "rtl/external_peripheral/SPI-Slave/tb/spi_slave_tb.sv",
            "testbenchs/alu_tb.sv",
            "testbenchs/async_fifo_tb.sv",
            "testbenchs/bmu_tb.sv",
            "testbenchs/core_tb.sv",
            "testbenchs/d_cache_tb.sv",
            "testbenchs/fifo_tb.sv",
            "testbenchs/gpio_tb.sv",
            "testbenchs/i_cache_tb.sv",
            "testbenchs/immediate_generator_tb.sv",
            "testbenchs/mdu_tb.sv",
            "testbenchs/memory.sv",
            "testbenchs/mux_tb.sv",
            "testbenchs/registers_tb.sv",
            "testbenchs/soc_test.sv",
            "testbenchs/uart_rx_tb.sv",
            "testbenchs/uart_tb.sv",
            "testbenchs/uart_tx_tb.sv"
          ],
          "reference": [],
          "score": 0.5
        },
        "march": {
          "generated": "rv32i",
          "reference": "rv32imc",
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "rtl/core/d_cache.sv",
            "rtl/core/IDEX.sv",
            "rtl/core/MEMWB.sv",
            "rtl/core/IFID.sv",
            "rtl/core/EXMEM.sv",
            "rtl/core/cache_request_multiplexer.sv",
            "rtl/core/i_cache.sv",
            "rtl/core/Grande_Risco5.sv"
          ],
          "common_files": [
            "rtl/core/registers.sv",
            "rtl/core/invalid_ir_check.sv",
            "rtl/core/alu_control.sv",
            "rtl/core/branch_prediction.sv",
            "rtl/core/core.sv",
            "rtl/core/mux.sv",
            "rtl/core/forwarding_unit.sv",
            "rtl/core/grande_risco5_types.sv",
            "rtl/core/mdu.sv",
            "rtl/core/immediate_generator.sv",
            "rtl/core/alu.sv",
            "rtl/core/ir_decomp.sv",
            "rtl/core/csr_unit.sv"
          ],
          "total_generated": 13,
          "total_reference": 21
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'Core' vs reference 'Grande_Risco5'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Grande-Risco-5",
      "validation_time": 1758310142.589941
    },
    {
      "processor_name": "Risco-5",
      "overall_score": 0.5295454545454545,
      "field_scores": {
        "top_module": 0.0,
        "files": 1.0,
        "include_dirs": 0.5,
        "language_version": 1.0,
        "sim_files": 0.04545454545454545,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "files": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "Core",
          "reference": "soc_tb",
          "score": 0.0
        },
        "include_dirs": {
          "generated": [
            "src/peripheral",
            "src/core"
          ],
          "reference": [
            "src/core/"
          ],
          "score": 0.5
        },
        "sim_files": {
          "generated": [
            "tests/alu_test.v",
            "tests/clk_divider.v",
            "tests/core_test.v",
            "tests/fifo_test.v",
            "tests/gpio_test.v",
            "tests/immediate_generator_test.v",
            "tests/mux_test.v",
            "tests/pc_test.v",
            "tests/registers_test.v",
            "tests/reset_test.v",
            "tests/soc_test.v"
          ],
          "reference": [
            "tests/soc_test.v",
            "src/peripheral/bus.v",
            "src/peripheral/fifo.v",
            "src/peripheral/gpios.v",
            "src/peripheral/gpio.v",
            "src/peripheral/leds.v",
            "src/peripheral/memory.v",
            "src/peripheral/pwm.v",
            "src/peripheral/soc.v",
            "src/peripheral/uart_rx.v",
            "src/peripheral/uart_tx.v",
            "src/peripheral/uart.v"
          ],
          "score": 0.04545454545454545
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "src/core/pc.v",
            "src/core/control_unit.v",
            "src/core/registers.v",
            "src/core/csr_unit.v",
            "src/core/core.v",
            "src/core/alu_control.v",
            "src/core/mdu.v",
            "src/core/alu.v",
            "src/core/mux.v",
            "src/core/immediate_generator.v"
          ],
          "total_generated": 10,
          "total_reference": 10
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'Core' vs reference 'soc_tb'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Risco-5.git",
      "validation_time": 1758310199.6706645
    },
    {
      "processor_name": "RV12",
      "overall_score": 0.5845054945054945,
      "field_scores": {
        "top_module": 0.2714285714285714,
        "files": 0.6923076923076923,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "include_dirs": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "top_module": {
          "generated": "riscv_core",
          "reference": "riscv_top_ahb3lite",
          "score": 0.2714285714285714
        },
        "files": {
          "generated": [
            "rtl/verilog/pkg/biu_constants_pkg.sv",
            "rtl/verilog/pkg/riscv_cache_pkg.sv",
            "rtl/verilog/pkg/riscv_du_pkg.sv",
            "rtl/verilog/pkg/riscv_opcodes_pkg.sv",
            "rtl/verilog/pkg/riscv_pma_pkg.sv",
            "rtl/verilog/pkg/riscv_rv12_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.9_pkg.sv",
            "submodules/ahb3lite_pkg/rtl/verilog/ahb3lite_pkg.sv",
            "bench/verilog/ahb3lite/dbg_bfm.sv",
            "rtl/verilog/core/memory/riscv_wbuf.sv",
            "rtl/verilog/core/riscv_bp.sv",
            "rtl/verilog/core/riscv_rsb.sv",
            "rtl/verilog/pkg/riscv_state1.10_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.7_pkg.sv",
            "rtl/verilog/pkg/riscv_state_20240411_pkg.sv",
            "submodules/memory/rtl/verilog/rl_queue.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3x.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3xs.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_generic.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_lattice.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw_easic_n3x.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw_generic.sv",
            "rtl/verilog/core/memory/riscv_memmisaligned.sv",
            "rtl/verilog/core/riscv_wb.sv",
            "rtl/verilog/core/riscv_parcel_queue.sv",
            "rtl/verilog/core/memory/riscv_mmu.sv",
            "rtl/verilog/core/cache/riscv_cache_biu_ctrl.sv",
            "rtl/verilog/core/ex/riscv_div.sv",
            "rtl/verilog/core/cache/riscv_dcache_core.sv",
            "rtl/verilog/core/cache/riscv_noicache_core.sv",
            "rtl/verilog/pkg/riscv_pma_pkg.sv",
            "rtl/verilog/core/memory/riscv_membuf.sv",
            "rtl/verilog/core/riscv_du.sv",
            "rtl/verilog/core/riscv_rf.sv",
            "rtl/verilog/core/ex/riscv_bu.sv",
            "rtl/verilog/core/ex/riscv_alu.sv",
            "rtl/verilog/core/cache/riscv_icache_core.sv",
            "rtl/verilog/core/cache/riscv_cache_setup.sv",
            "rtl/verilog/core/cache/riscv_cache_tag.sv",
            "rtl/verilog/core/riscv_state1.7.sv",
            "rtl/verilog/core/cache/riscv_cache_memory.sv",
            "rtl/verilog/core/cache/riscv_dcache_fsm.sv",
            "rtl/verilog/core/cache/riscv_icache_fsm.sv",
            "rtl/verilog/core/riscv_mem.sv",
            "rtl/verilog/core/cache/riscv_nodcache_core.sv",
            "rtl/verilog/core/riscv_ex.sv",
            "rtl/verilog/core/ex/riscv_lsu.sv",
            "rtl/verilog/core/riscv_pd.sv",
            "rtl/verilog/core/memory/riscv_pmachk.sv",
            "rtl/verilog/core/riscv_dwb.sv",
            "rtl/verilog/core/mmu/riscv_nommu.sv",
            "rtl/verilog/core/riscv_state1.9.sv",
            "rtl/verilog/core/ex/riscv_mul.sv",
            "rtl/verilog/core/riscv_id.sv",
            "bench/verilog/ahb3lite/memory_model_ahb3lite.sv"
          ],
          "reference": [
            "submodules/ahb3lite_pkg/rtl/verilog/ahb3lite_pkg.sv",
            "rtl/verilog/pkg/riscv_cache_pkg.sv",
            "rtl/verilog/pkg/riscv_du_pkg.sv",
            "rtl/verilog/pkg/riscv_opcodes_pkg.sv",
            "rtl/verilog/pkg/riscv_rv12_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.10_pkg.sv",
            "rtl/verilog/pkg/riscv_state_20240411_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.7_pkg.sv",
            "rtl/verilog/pkg/riscv_state1.9_pkg.sv",
            "rtl/verilog/pkg/riscv_pma_pkg.sv",
            "rtl/verilog/pkg/biu_constants_pkg.sv",
            "rtl/verilog/ahb3lite/biu_ahb3lite.sv",
            "rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv",
            "rtl/verilog/core/riscv_bp.sv",
            "rtl/verilog/core/riscv_core.sv",
            "rtl/verilog/core/riscv_du.sv",
            "rtl/verilog/core/riscv_dwb.sv",
            "rtl/verilog/core/riscv_ex.sv",
            "rtl/verilog/core/riscv_id.sv",
            "rtl/verilog/core/riscv_if.sv",
            "rtl/verilog/core/riscv_mem.sv",
            "rtl/verilog/core/riscv_parcel_queue.sv",
            "rtl/verilog/core/riscv_pd.sv",
            "rtl/verilog/core/riscv_rf.sv",
            "rtl/verilog/core/riscv_rsb.sv",
            "rtl/verilog/core/riscv_state1.10.sv",
            "rtl/verilog/core/riscv_state1.7.sv",
            "rtl/verilog/core/riscv_state1.9.sv",
            "rtl/verilog/core/riscv_state_20240411.sv",
            "rtl/verilog/core/riscv_wb.sv",
            "rtl/verilog/core/cache/riscv_cache_biu_ctrl.sv",
            "rtl/verilog/core/cache/riscv_cache_memory.sv",
            "rtl/verilog/core/cache/riscv_cache_setup.sv",
            "rtl/verilog/core/cache/riscv_cache_tag.sv",
            "rtl/verilog/core/cache/riscv_dcache_core.sv",
            "rtl/verilog/core/cache/riscv_dcache_fsm.sv",
            "rtl/verilog/core/cache/riscv_icache_core.sv",
            "rtl/verilog/core/cache/riscv_icache_fsm.sv",
            "rtl/verilog/core/cache/riscv_nodcache_core.sv",
            "rtl/verilog/core/cache/riscv_noicache_core.sv",
            "rtl/verilog/core/ex/riscv_alu.sv",
            "rtl/verilog/core/ex/riscv_bu.sv",
            "rtl/verilog/core/ex/riscv_div.sv",
            "rtl/verilog/core/ex/riscv_lsu.sv",
            "rtl/verilog/core/ex/riscv_mul.sv",
            "rtl/verilog/core/memory/riscv_dmem_ctrl.sv",
            "rtl/verilog/core/memory/riscv_imem_ctrl.sv",
            "rtl/verilog/core/memory/riscv_membuf.sv",
            "rtl/verilog/core/memory/riscv_memmisaligned.sv",
            "rtl/verilog/core/memory/riscv_mmu.sv",
            "rtl/verilog/core/memory/riscv_pmachk.sv",
            "rtl/verilog/core/memory/riscv_pmpchk.sv",
            "rtl/verilog/core/memory/riscv_wbuf.sv",
            "rtl/verilog/core/mmu/riscv_nommu.sv"
          ],
          "score": 0.6923076923076923
        },
        "language_version": {
          "generated": "2017",
          "reference": "2012",
          "score": 0.0
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "submodules/memory/rtl/verilog/rl_ram_1rw_generic.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw_easic_n3x.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_lattice.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3xs.sv",
            "submodules/memory/rtl/verilog/rl_queue.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w.sv",
            "bench/verilog/ahb3lite/dbg_bfm.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3x.sv",
            "submodules/memory/rtl/verilog/rl_ram_1r1w_generic.sv",
            "bench/verilog/ahb3lite/memory_model_ahb3lite.sv",
            "submodules/memory/rtl/verilog/rl_ram_1rw.sv"
          ],
          "only_in_reference": [
            "rtl/verilog/ahb3lite/biu_ahb3lite.sv",
            "rtl/verilog/core/memory/riscv_dmem_ctrl.sv",
            "rtl/verilog/core/riscv_state_20240411.sv",
            "rtl/verilog/core/memory/riscv_imem_ctrl.sv",
            "rtl/verilog/core/riscv_if.sv",
            "rtl/verilog/core/riscv_core.sv",
            "rtl/verilog/core/riscv_state1.10.sv",
            "rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv",
            "rtl/verilog/core/memory/riscv_pmpchk.sv"
          ],
          "common_files": [
            "rtl/verilog/pkg/riscv_opcodes_pkg.sv",
            "rtl/verilog/core/memory/riscv_memmisaligned.sv",
            "rtl/verilog/core/riscv_wb.sv",
            "rtl/verilog/core/riscv_parcel_queue.sv",
            "rtl/verilog/pkg/biu_constants_pkg.sv",
            "rtl/verilog/core/memory/riscv_mmu.sv",
            "rtl/verilog/core/cache/riscv_cache_biu_ctrl.sv",
            "rtl/verilog/core/ex/riscv_div.sv",
            "rtl/verilog/core/riscv_bp.sv",
            "rtl/verilog/core/cache/riscv_dcache_core.sv",
            "rtl/verilog/pkg/riscv_state_20240411_pkg.sv",
            "rtl/verilog/core/cache/riscv_noicache_core.sv",
            "rtl/verilog/pkg/riscv_rv12_pkg.sv",
            "submodules/ahb3lite_pkg/rtl/verilog/ahb3lite_pkg.sv",
            "rtl/verilog/pkg/riscv_pma_pkg.sv",
            "rtl/verilog/core/memory/riscv_membuf.sv",
            "rtl/verilog/core/riscv_rsb.sv",
            "rtl/verilog/pkg/riscv_cache_pkg.sv",
            "rtl/verilog/core/riscv_du.sv",
            "rtl/verilog/pkg/riscv_state1.9_pkg.sv",
            "rtl/verilog/core/riscv_rf.sv",
            "rtl/verilog/core/ex/riscv_bu.sv",
            "rtl/verilog/pkg/riscv_du_pkg.sv",
            "rtl/verilog/core/memory/riscv_wbuf.sv",
            "rtl/verilog/core/ex/riscv_alu.sv",
            "rtl/verilog/core/cache/riscv_icache_core.sv",
            "rtl/verilog/core/cache/riscv_cache_setup.sv",
            "rtl/verilog/core/cache/riscv_cache_tag.sv",
            "rtl/verilog/core/riscv_state1.7.sv",
            "rtl/verilog/core/cache/riscv_cache_memory.sv",
            "rtl/verilog/core/cache/riscv_dcache_fsm.sv",
            "rtl/verilog/core/cache/riscv_icache_fsm.sv",
            "rtl/verilog/core/riscv_mem.sv",
            "rtl/verilog/core/cache/riscv_nodcache_core.sv",
            "rtl/verilog/pkg/riscv_state1.10_pkg.sv",
            "rtl/verilog/core/riscv_ex.sv",
            "rtl/verilog/core/ex/riscv_lsu.sv",
            "rtl/verilog/core/riscv_pd.sv",
            "rtl/verilog/core/memory/riscv_pmachk.sv",
            "rtl/verilog/core/mmu/riscv_nommu.sv",
            "rtl/verilog/pkg/riscv_state1.7_pkg.sv",
            "rtl/verilog/core/riscv_state1.9.sv",
            "rtl/verilog/core/ex/riscv_mul.sv",
            "rtl/verilog/core/riscv_id.sv",
            "rtl/verilog/core/riscv_dwb.sv"
          ],
          "total_generated": 56,
          "total_reference": 54
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'riscv_core' vs reference 'riscv_top_ahb3lite'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/roalogic/RV12",
      "validation_time": 1758310189.2549326
    },
    {
      "processor_name": "SparrowRV",
      "overall_score": 0.6100000000000001,
      "field_scores": {
        "top_module": 0.7,
        "files": 0.0,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "include_dirs": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "sm3_core_top",
          "reference": "core",
          "score": 0.7
        },
        "files": {
          "generated": [
            "rtl/perips/sm3/sm3_cmprss_ceil_comb.v",
            "rtl/perips/sm3/sm3_cmprss_core.v",
            "rtl/perips/sm3/sm3_core_top.v",
            "rtl/perips/sm3/sm3_expnd_core.v",
            "rtl/perips/sm3/sm3_pad_core.v"
          ],
          "reference": [
            "rtl/config.v",
            "rtl/defines.v",
            "rtl/core/core.v",
            "rtl/core/csr.v",
            "rtl/core/div.v",
            "rtl/core/dpram.v",
            "rtl/core/idex.v",
            "rtl/core/iram.v",
            "rtl/core/regs.v",
            "rtl/core/rstc.v",
            "rtl/core/sctr.v",
            "rtl/core/trap.v"
          ],
          "score": 0.0
        },
        "sim_files": {
          "generated": [
            "rtl/perips/sm3/tb/tb_sm3_core_top.sv",
            "tb/tb_core.sv"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "rtl/perips/sm3/sm3_cmprss_core.v",
            "rtl/perips/sm3/sm3_cmprss_ceil_comb.v",
            "rtl/perips/sm3/sm3_expnd_core.v",
            "rtl/perips/sm3/sm3_pad_core.v",
            "rtl/perips/sm3/sm3_core_top.v"
          ],
          "only_in_reference": [
            "rtl/core/csr.v",
            "rtl/defines.v",
            "rtl/config.v",
            "rtl/core/rstc.v",
            "rtl/core/regs.v",
            "rtl/core/div.v",
            "rtl/core/trap.v",
            "rtl/core/sctr.v",
            "rtl/core/iram.v",
            "rtl/core/idex.v",
            "rtl/core/dpram.v",
            "rtl/core/core.v"
          ],
          "common_files": [],
          "total_generated": 5,
          "total_reference": 12
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'sm3_core_top' vs reference 'core'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/xiaowuzxc/SparrowRV",
      "validation_time": 1758310214.182962
    },
    {
      "processor_name": "SuperScalar-RISCV-CPU",
      "overall_score": 0.6107142857142859,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.14285714285714285,
        "include_dirs": 0.16666666666666666,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "rtl/alu.v",
            "rtl/ssrv_top.v"
          ],
          "reference": [
            "rtl/alu.v",
            "rtl/define.v",
            "rtl/define_para.v",
            "rtl/include_func.v",
            "rtl/instrbits.v",
            "rtl/instrman.v",
            "rtl/lsu.v",
            "rtl/membuf.v",
            "rtl/mprf.v",
            "rtl/mul.v",
            "rtl/predictor.v",
            "rtl/schedule.v",
            "rtl/ssrv_top.v",
            "rtl/sys_csr.v"
          ],
          "score": 0.14285714285714285
        },
        "include_dirs": {
          "generated": [
            "rtl",
            "ssrv-on-scr1/fpga/rtl",
            "ssrv-on-scr1/sim/rtl",
            "ssrv-on-scr1/fpga/scr1/includes",
            "ssrv-on-scr1/sim/scr1/src/includes",
            "scr1/src/includes"
          ],
          "reference": [
            "rtl/"
          ],
          "score": 0.16666666666666666
        },
        "sim_files": {
          "generated": [
            "ssrv-on-scr1/fpga/test/rxtx.v",
            "ssrv-on-scr1/fpga/test/ssrv_memory.v",
            "ssrv-on-scr1/sim/rtl/alu.v",
            "ssrv-on-scr1/sim/rtl/define.v",
            "ssrv-on-scr1/sim/rtl/define_para.v",
            "ssrv-on-scr1/sim/rtl/include_func.v",
            "ssrv-on-scr1/sim/rtl/instrbits.v",
            "ssrv-on-scr1/sim/rtl/instrman.v",
            "ssrv-on-scr1/sim/rtl/lsu.v",
            "ssrv-on-scr1/sim/rtl/membuf.v",
            "ssrv-on-scr1/sim/rtl/mprf.v",
            "ssrv-on-scr1/sim/rtl/mul.v",
            "ssrv-on-scr1/sim/rtl/predictor.v",
            "ssrv-on-scr1/sim/rtl/schedule.v",
            "ssrv-on-scr1/sim/rtl/ssrv_top.v",
            "ssrv-on-scr1/sim/rtl/sys_csr.v",
            "testbench/tb_ssrv.v",
            "scr1/src/tb/scr1_memory_tb_ahb.sv",
            "scr1/src/tb/scr1_memory_tb_axi.sv",
            "scr1/src/tb/scr1_top_tb_ahb.sv",
            "scr1/src/tb/scr1_top_tb_axi.sv",
            "ssrv-on-scr1/fpga/scr1/tb/scr1_memory_tb_ahb.sv",
            "ssrv-on-scr1/fpga/scr1/tb/scr1_memory_tb_axi.sv",
            "ssrv-on-scr1/fpga/scr1/tb/scr1_top_tb_ahb.sv",
            "ssrv-on-scr1/fpga/scr1/tb/scr1_top_tb_axi.sv",
            "ssrv-on-scr1/sim/rtl/ssrv_pipe_top.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_clk_ctrl.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_core_top.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_dm.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_dmi.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_scu.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc_shift_reg.sv",
            "ssrv-on-scr1/sim/scr1/src/core/scr1_tapc_synchronizer.sv",
            "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_cg.sv",
            "ssrv-on-scr1/sim/scr1/src/core/primitives/scr1_reset_cells.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_ipic.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_csr.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_exu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_hdu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_ialu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_idu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_ifu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_lsu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_mprf.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_tdu.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_pipe_top.sv",
            "ssrv-on-scr1/sim/scr1/src/pipeline/scr1_tracelog.sv",
            "ssrv-on-scr1/sim/scr1/src/tb/scr1_memory_tb_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/tb/scr1_memory_tb_axi.sv",
            "ssrv-on-scr1/sim/scr1/src/tb/scr1_top_tb_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/tb/scr1_top_tb_axi.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_dmem_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_dmem_router.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_dp_memory.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_imem_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_imem_router.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_mem_axi.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_tcm.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_timer.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_top_ahb.sv",
            "ssrv-on-scr1/sim/scr1/src/top/scr1_top_axi.sv"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "rtl/membuf.v",
            "rtl/lsu.v",
            "rtl/schedule.v",
            "rtl/instrman.v",
            "rtl/mprf.v",
            "rtl/predictor.v",
            "rtl/define_para.v",
            "rtl/instrbits.v",
            "rtl/mul.v",
            "rtl/sys_csr.v",
            "rtl/define.v",
            "rtl/include_func.v"
          ],
          "common_files": [
            "rtl/ssrv_top.v",
            "rtl/alu.v"
          ],
          "total_generated": 2,
          "total_reference": 14
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/risclite/SuperScalar-RISCV-CPU",
      "validation_time": 1758310333.6531866
    },
    {
      "processor_name": "Baby-Risco-5",
      "overall_score": 0.7871153846153848,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.3484615384615385,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "files": {
          "generated": [
            "debug/clk_divider.v",
            "debug/debug.v",
            "debug/reset.v",
            "fpga/colorlight_i9/main.v",
            "fpga/cyclone10gx/main.v",
            "fpga/de1soc/main.v",
            "fpga/digilent_arty/main.v",
            "fpga/nexys4_ddr/main.v",
            "fpga/tangnano20k/main.v",
            "fpga/tangnano20k_yosys/main.v",
            "fpga/xilinx_vc709/main.v",
            "src/core/alu.v",
            "src/core/alu_control.v",
            "src/core/control_unit.v",
            "src/core/core.v",
            "src/core/immediate_generator.v",
            "src/core/registers.v",
            "src/peripheral/leds.v",
            "src/peripheral/memory.v",
            "src/peripheral/soc.v"
          ],
          "reference": [
            "src/core/alu.v",
            "src/core/alu_control.v",
            "src/core/control_unit.v",
            "src/core/core.v",
            "src/core/immediate_generator.v",
            "src/core/registers.v"
          ],
          "score": 0.3484615384615385
        },
        "sim_files": {
          "generated": [
            "tests/alu_test.v",
            "tests/clk_divider.v",
            "tests/core_test.v",
            "tests/fifo_test.v",
            "tests/gpio_test.v",
            "tests/immediate_generator_test.v",
            "tests/mux_test.v",
            "tests/pc_test.v",
            "tests/registers_test.v",
            "tests/reset_test.v",
            "tests/soc_test.v"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [
            "fpga/de1soc/main.v",
            "fpga/nexys4_ddr/main.v",
            "src/peripheral/leds.v",
            "fpga/xilinx_vc709/main.v",
            "fpga/tangnano20k_yosys/main.v",
            "src/peripheral/memory.v",
            "src/peripheral/soc.v",
            "fpga/colorlight_i9/main.v",
            "debug/debug.v",
            "fpga/cyclone10gx/main.v",
            "fpga/digilent_arty/main.v",
            "fpga/tangnano20k/main.v",
            "debug/reset.v",
            "debug/clk_divider.v"
          ],
          "only_in_reference": [],
          "common_files": [
            "src/core/control_unit.v",
            "src/core/registers.v",
            "src/core/core.v",
            "src/core/alu_control.v",
            "src/core/alu.v",
            "src/core/immediate_generator.v"
          ],
          "total_generated": 20,
          "total_reference": 6
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Baby-Risco-5",
      "validation_time": 1758310104.3810973
    },
    {
      "processor_name": "Pequeno-Risco-5",
      "overall_score": 0.8500000000000002,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 0.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "language_version": {
          "generated": "2012",
          "reference": "2005",
          "score": 0.0
        },
        "sim_files": {
          "generated": [
            "tests/alu_test.v",
            "tests/core_test.v",
            "tests/mux_test.v",
            "tests/pc_test.v",
            "tests/registers_test.v"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "src/instruction_memory.v",
            "src/pc.v",
            "src/immediate_generator.v",
            "src/alu_control.v",
            "src/control_unit.v",
            "src/mux.v",
            "src/registers.v",
            "src/data_memory.v",
            "src/alu.v",
            "src/core.v"
          ],
          "total_generated": 10,
          "total_reference": 10
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/JN513/Pequeno-Risco-5",
      "validation_time": 1758310145.03617
    },
    {
      "processor_name": "RPU",
      "overall_score": 0.8600000000000001,
      "field_scores": {
        "top_module": 0.7,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 1.0
      },
      "matches": {
        "files": true,
        "include_dirs": true,
        "language_version": true,
        "extra_flags": true,
        "march": true,
        "two_memory": true
      },
      "differences": {
        "top_module": {
          "generated": "rpu_core_tb",
          "reference": "core",
          "score": 0.7
        },
        "sim_files": {
          "generated": [
            "tests/rpu_core_tb.vhd",
            "tests/tb_alu_int32_div.vhd",
            "tests/tb_unit_alu_RV32I_01.vhd",
            "tests/tb_unit_decoder_RV32_01.vhd"
          ],
          "reference": [],
          "score": 0.5
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "vhdl/mem_controller.vhd",
            "vhdl/alu_int32_div.vhd",
            "vhdl/csr_unit.vhd",
            "vhdl/pc_unit.vhd",
            "vhdl/unit_alu_RV32_I.vhd",
            "vhdl/register_set.vhd",
            "vhdl/unit_decoder_RV32I.vhd",
            "vhdl/control_unit.vhd",
            "vhdl/lint_unit.vhd",
            "vhdl/core.vhd",
            "vhdl/constants.vhd"
          ],
          "total_generated": 11,
          "total_reference": 11
        },
        "recommendations": [],
        "critical_issues": [
          "Top module mismatch: generated 'rpu_core_tb' vs reference 'core'"
        ]
      },
      "is_simulable": true,
      "repository": "https://github.com/Domipheus/RPU",
      "validation_time": 1758310158.6312795
    },
    {
      "processor_name": "AUK-V-Aethia",
      "overall_score": 0.9300000000000002,
      "field_scores": {
        "top_module": 1.0,
        "files": 1.0,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 0.5,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "files": true,
        "include_dirs": true,
        "language_version": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "sim_files": {
          "generated": [
            "tb/peripherals/spi/spi_tb.v",
            "tb/soc/aukv_eggs_soc_tb.v"
          ],
          "reference": [],
          "score": 0.5
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [],
          "common_files": [
            "rtl/core/aukv_csr_regfile.v",
            "rtl/core/aukv_execute.v",
            "rtl/core/aukv_gpr_regfilie.v",
            "rtl/core/aukv_mem.v",
            "rtl/core/aukv_decode.v",
            "rtl/core/aukv.v",
            "rtl/core/aukv_fetch.v",
            "rtl/core/aukv_alu.v"
          ],
          "total_generated": 8,
          "total_reference": 8
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/veeYceeY/AUK-V-Aethia",
      "validation_time": 1758310099.072409
    },
    {
      "processor_name": "RISC-V",
      "overall_score": 0.9633333333333334,
      "field_scores": {
        "top_module": 1.0,
        "files": 0.9333333333333333,
        "include_dirs": 1.0,
        "language_version": 1.0,
        "sim_files": 1.0,
        "extra_flags": 1.0,
        "march": 1.0,
        "two_memory": 0.0
      },
      "matches": {
        "top_module": true,
        "include_dirs": true,
        "language_version": true,
        "sim_files": true,
        "extra_flags": true,
        "march": true
      },
      "differences": {
        "files": {
          "generated": [
            "core/ALU.v",
            "core/control_unit.v",
            "core/core.v",
            "core/csr_unit.v",
            "core/forwarding_unit.v",
            "core/hazard_detection_unit.v",
            "core/imm_decoder.v",
            "core/load_store_unit.v",
            "core/muldiv/MULDIV_ctrl.v",
            "core/muldiv/MULDIV_in.v",
            "core/muldiv/MULDIV_top.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/divider_32.v",
            "core/muldiv/multiplier_32.v"
          ],
          "reference": [
            "core/ALU.v",
            "core/control_unit.v",
            "core/core.v",
            "core/core_wb.v",
            "core/csr_unit.v",
            "core/forwarding_unit.v",
            "core/hazard_detection_unit.v",
            "core/imm_decoder.v",
            "core/load_store_unit.v",
            "core/muldiv/MULDIV_ctrl.v",
            "core/muldiv/MULDIV_in.v",
            "core/muldiv/MULDIV_top.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/divider_32.v",
            "core/muldiv/multiplier_32.v"
          ],
          "score": 0.9333333333333333
        },
        "two_memory": {
          "generated": false,
          "reference": true,
          "score": 0.0
        }
      },
      "missing_fields": [],
      "extra_fields": [],
      "detailed_analysis": {
        "file_analysis": {
          "only_in_generated": [],
          "only_in_reference": [
            "core/core_wb.v"
          ],
          "common_files": [
            "core/muldiv/MULDIV_top.v",
            "core/muldiv/MUL_DIV_out.v",
            "core/muldiv/multiplier_32.v",
            "core/muldiv/MULDIV_ctrl.v",
            "core/muldiv/divider_32.v",
            "core/load_store_unit.v",
            "core/forwarding_unit.v",
            "core/muldiv/MULDIV_in.v",
            "core/imm_decoder.v",
            "core/csr_unit.v",
            "core/control_unit.v",
            "core/core.v",
            "core/ALU.v",
            "core/hazard_detection_unit.v"
          ],
          "total_generated": 14,
          "total_reference": 15
        },
        "recommendations": [],
        "critical_issues": []
      },
      "is_simulable": true,
      "repository": "https://github.com/yavuz650/RISC-V",
      "validation_time": 1758310154.6371353
    }
  ],
  "common_issues": {
    "top_module_mismatches": 5,
    "file_list_issues": 6,
    "include_dir_issues": 3,
    "language_version_issues": 3,
    "missing_fields": {},
    "low_scores_by_field": {
      "two_memory": 3,
      "files": 3,
      "top_module": 3,
      "language_version": 3,
      "march": 1,
      "sim_files": 1,
      "include_dirs": 1
    }
  },
  "field_performance": {
    "top_module": {
      "average_score": 0.6671428571428571,
      "min_score": 0.0,
      "max_score": 1.0,
      "perfect_matches": 5,
      "total_cases": 10
    },
    "files": {
      "average_score": 0.6736007326007326,
      "min_score": 0.0,
      "max_score": 1.0,
      "perfect_matches": 4,
      "total_cases": 10
    },
    "include_dirs": {
      "average_score": 0.8166666666666667,
      "min_score": 0.16666666666666666,
      "max_score": 1.0,
      "perfect_matches": 7,
      "total_cases": 10
    },
    "language_version": {
      "average_score": 0.7,
      "min_score": 0.0,
      "max_score": 1.0,
      "perfect_matches": 7,
      "total_cases": 10
    },
    "sim_files": {
      "average_score": 0.5545454545454546,
      "min_score": 0.04545454545454545,
      "max_score": 1.0,
      "perfect_matches": 2,
      "total_cases": 10
    },
    "extra_flags": {
      "average_score": 1.0,
      "min_score": 1.0,
      "max_score": 1.0,
      "perfect_matches": 10,
      "total_cases": 10
    },
    "march": {
      "average_score": 0.9,
      "min_score": 0.0,
      "max_score": 1.0,
      "perfect_matches": 9,
      "total_cases": 10
    },
    "two_memory": {
      "average_score": 0.7,
      "min_score": 0.0,
      "max_score": 1.0,
      "perfect_matches": 7,
      "total_cases": 10
    }
  }
}