<stg><name>stream</name>


<trans_list>

<trans id="235" from="1" to="2">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="2" to="3">
<condition id="38">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="2" to="6">
<condition id="46">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="3" to="4">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="4" to="5">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="5" to="10">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="6" to="7">
<condition id="48">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="6" to="10">
<condition id="57">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="7" to="8">
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="7" to="6">
<condition id="55">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="8" to="9">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="9" to="7">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
codeRepl:24  %empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %src_V_data_V, i4* %src_V_keep_V, i4* %src_V_strb_V, i1* %src_V_user_V, i1* %src_V_last_V, i1* %src_V_id_V, i1* %src_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %src_V_data_V), !map !73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %src_V_keep_V), !map !77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %src_V_strb_V), !map !81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_user_V), !map !85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_last_V), !map !89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_id_V), !map !93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_dest_V), !map !97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dst_V_data_V), !map !101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %dst_V_keep_V), !map !105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %dst_V_strb_V), !map !109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_user_V), !map !113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_last_V), !map !117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_id_V), !map !121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_dest_V), !map !125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i8 %l), !map !129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i8 %c), !map !135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i8 %r), !map !139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @stream_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i32* %src_V_data_V, i4* %src_V_keep_V, i4* %src_V_strb_V, i1* %src_V_user_V, i1* %src_V_last_V, i1* %src_V_id_V, i1* %src_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i32* %dst_V_data_V, i4* %dst_V_keep_V, i4* %dst_V_strb_V, i1* %dst_V_user_V, i1* %dst_V_last_V, i1* %dst_V_id_V, i1* %dst_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i8 %l, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i8 %c, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i8 %r, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
codeRepl:24  %empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %src_V_data_V, i4* %src_V_keep_V, i4* %src_V_strb_V, i1* %src_V_user_V, i1* %src_V_last_V, i1* %src_V_id_V, i1* %src_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="44">
<![CDATA[
codeRepl:25  %tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="44">
<![CDATA[
codeRepl:26  %tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="44">
<![CDATA[
codeRepl:27  %tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 2

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="44">
<![CDATA[
codeRepl:28  %tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="44">
<![CDATA[
codeRepl:29  %tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="44">
<![CDATA[
codeRepl:30  %tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="44">
<![CDATA[
codeRepl:31  %tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:32  %y_load = load i16* @y, align 2

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:33  %x_load = load i16* @x, align 2

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:34  %p_y_load = select i1 %tmp_user_V, i16 0, i16 %y_load

]]></Node>
<StgValue><ssdm name="p_y_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:35  %p_x_load = select i1 %tmp_user_V, i16 0, i16 %x_load

]]></Node>
<StgValue><ssdm name="p_x_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:36  %tmp_4 = icmp eq i16 %p_x_load, 1279

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:37  %tmp_5 = icmp eq i16 %p_y_load, 719

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:38  %or_cond = and i1 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:39  br i1 %or_cond, label %.preheader7.preheader, label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.i.i:0  %tmp_8 = zext i16 %p_x_load to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:1  %linebuf_val_data_V_1_2 = getelementptr [1280 x i32]* @linebuf_val_data_V_1, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_data_V_1_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:2  %tmp_data_V_1 = load i32* %linebuf_val_data_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:5  %linebuf_val_keep_V_1_2 = getelementptr [1280 x i4]* @linebuf_val_keep_V_1, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_keep_V_1_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:6  %tmp_keep_V_1 = load i4* %linebuf_val_keep_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:9  %linebuf_val_strb_V_1_2 = getelementptr [1280 x i4]* @linebuf_val_strb_V_1, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_strb_V_1_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:10  %tmp_strb_V_1 = load i4* %linebuf_val_strb_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="tmp_strb_V_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:13  %linebuf_val_user_V_1_2 = getelementptr [1280 x i1]* @linebuf_val_user_V_1, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_user_V_1_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:14  %tmp_user_V_1 = load i1* %linebuf_val_user_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:17  %linebuf_val_last_V_1_2 = getelementptr [1280 x i1]* @linebuf_val_last_V_1, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_last_V_1_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:18  %tmp_last_V_1 = load i1* %linebuf_val_last_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:21  %linebuf_val_id_V_1_a_1 = getelementptr [1280 x i1]* @linebuf_val_id_V_1, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_id_V_1_a_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:22  %tmp_id_V_1 = load i1* %linebuf_val_id_V_1_a_1, align 4

]]></Node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:25  %linebuf_val_dest_V_1_2 = getelementptr [1280 x i1]* @linebuf_val_dest_V_1, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_dest_V_1_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:26  %tmp_dest_V_1 = load i1* %linebuf_val_dest_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:29  %linebuf_val_data_V_0_2 = getelementptr [1280 x i32]* @linebuf_val_data_V_0, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_data_V_0_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:30  %linebuf_val_data_V_0_3 = load i32* %linebuf_val_data_V_0_2, align 4

]]></Node>
<StgValue><ssdm name="linebuf_val_data_V_0_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:32  %linebuf_val_keep_V_0_2 = getelementptr [1280 x i4]* @linebuf_val_keep_V_0, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_keep_V_0_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:33  %linebuf_val_keep_V_0_3 = load i4* %linebuf_val_keep_V_0_2, align 4

]]></Node>
<StgValue><ssdm name="linebuf_val_keep_V_0_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:35  %linebuf_val_strb_V_0_2 = getelementptr [1280 x i4]* @linebuf_val_strb_V_0, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_strb_V_0_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:36  %linebuf_val_strb_V_0_3 = load i4* %linebuf_val_strb_V_0_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_strb_V_0_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:38  %linebuf_val_user_V_0_2 = getelementptr [1280 x i1]* @linebuf_val_user_V_0, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_user_V_0_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:39  %linebuf_val_user_V_0_3 = load i1* %linebuf_val_user_V_0_2, align 2

]]></Node>
<StgValue><ssdm name="linebuf_val_user_V_0_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:41  %linebuf_val_last_V_0_2 = getelementptr [1280 x i1]* @linebuf_val_last_V_0, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_last_V_0_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:42  %linebuf_val_last_V_0_3 = load i1* %linebuf_val_last_V_0_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_last_V_0_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:44  %linebuf_val_id_V_0_a_1 = getelementptr [1280 x i1]* @linebuf_val_id_V_0, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_id_V_0_a_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:45  %linebuf_val_id_V_0_l_1 = load i1* %linebuf_val_id_V_0_a_1, align 4

]]></Node>
<StgValue><ssdm name="linebuf_val_id_V_0_l_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:47  %linebuf_val_dest_V_0_2 = getelementptr [1280 x i1]* @linebuf_val_dest_V_0, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_dest_V_0_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:48  %linebuf_val_dest_V_0_3 = load i1* %linebuf_val_dest_V_0_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_dest_V_0_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:2  %tmp_data_V_1 = load i32* %linebuf_val_data_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:6  %tmp_keep_V_1 = load i4* %linebuf_val_keep_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:10  %tmp_strb_V_1 = load i4* %linebuf_val_strb_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="tmp_strb_V_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:14  %tmp_user_V_1 = load i1* %linebuf_val_user_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:18  %tmp_last_V_1 = load i1* %linebuf_val_last_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:22  %tmp_id_V_1 = load i1* %linebuf_val_id_V_1_a_1, align 4

]]></Node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:26  %tmp_dest_V_1 = load i1* %linebuf_val_dest_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:30  %linebuf_val_data_V_0_3 = load i32* %linebuf_val_data_V_0_2, align 4

]]></Node>
<StgValue><ssdm name="linebuf_val_data_V_0_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:33  %linebuf_val_keep_V_0_3 = load i4* %linebuf_val_keep_V_0_2, align 4

]]></Node>
<StgValue><ssdm name="linebuf_val_keep_V_0_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:36  %linebuf_val_strb_V_0_3 = load i4* %linebuf_val_strb_V_0_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_strb_V_0_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:39  %linebuf_val_user_V_0_3 = load i1* %linebuf_val_user_V_0_2, align 2

]]></Node>
<StgValue><ssdm name="linebuf_val_user_V_0_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:42  %linebuf_val_last_V_0_3 = load i1* %linebuf_val_last_V_0_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_last_V_0_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:45  %linebuf_val_id_V_0_l_1 = load i1* %linebuf_val_id_V_0_a_1, align 4

]]></Node>
<StgValue><ssdm name="linebuf_val_id_V_0_l_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="11">
<![CDATA[
._crit_edge.i.i:48  %linebuf_val_dest_V_0_3 = load i1* %linebuf_val_dest_V_0_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_dest_V_0_3"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:50  store i32 %tmp_data_V, i32* %linebuf_val_data_V_0_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="4" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:51  store i4 %tmp_keep_V, i4* %linebuf_val_keep_V_0_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="4" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:52  store i4 %tmp_strb_V, i4* %linebuf_val_strb_V_0_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:53  store i1 %tmp_user_V, i1* %linebuf_val_user_V_0_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:54  store i1 %tmp_last_V, i1* %linebuf_val_last_V_0_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:55  store i1 %tmp_id_V, i1* %linebuf_val_id_V_0_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:56  store i1 %tmp_dest_V, i1* %linebuf_val_dest_V_0_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:3  %linebuf_val_data_V_2_2 = getelementptr [1280 x i32]* @linebuf_val_data_V_2, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_data_V_2_2"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:4  store i32 %tmp_data_V_1, i32* %linebuf_val_data_V_2_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:7  %linebuf_val_keep_V_2_2 = getelementptr [1280 x i4]* @linebuf_val_keep_V_2, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_keep_V_2_2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="4" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:8  store i4 %tmp_keep_V_1, i4* %linebuf_val_keep_V_2_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:11  %linebuf_val_strb_V_2_2 = getelementptr [1280 x i4]* @linebuf_val_strb_V_2, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_strb_V_2_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="4" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:12  store i4 %tmp_strb_V_1, i4* %linebuf_val_strb_V_2_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:15  %linebuf_val_user_V_2_2 = getelementptr [1280 x i1]* @linebuf_val_user_V_2, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_user_V_2_2"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:16  store i1 %tmp_user_V_1, i1* %linebuf_val_user_V_2_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:19  %linebuf_val_last_V_2_2 = getelementptr [1280 x i1]* @linebuf_val_last_V_2, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_last_V_2_2"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:20  store i1 %tmp_last_V_1, i1* %linebuf_val_last_V_2_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:23  %linebuf_val_id_V_2_a_1 = getelementptr [1280 x i1]* @linebuf_val_id_V_2, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_id_V_2_a_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:24  store i1 %tmp_id_V_1, i1* %linebuf_val_id_V_2_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:27  %linebuf_val_dest_V_2_2 = getelementptr [1280 x i1]* @linebuf_val_dest_V_2, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="linebuf_val_dest_V_2_2"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:28  store i1 %tmp_dest_V_1, i1* %linebuf_val_dest_V_2_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:31  store i32 %linebuf_val_data_V_0_3, i32* %linebuf_val_data_V_1_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="4" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:34  store i4 %linebuf_val_keep_V_0_3, i4* %linebuf_val_keep_V_1_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="4" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:37  store i4 %linebuf_val_strb_V_0_3, i4* %linebuf_val_strb_V_1_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:40  store i1 %linebuf_val_user_V_0_3, i1* %linebuf_val_user_V_1_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:43  store i1 %linebuf_val_last_V_0_3, i1* %linebuf_val_last_V_1_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:46  store i1 %linebuf_val_id_V_0_l_1, i1* %linebuf_val_id_V_1_a_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
._crit_edge.i.i:49  store i1 %linebuf_val_dest_V_0_3, i1* %linebuf_val_dest_V_1_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i:57  %tmp_s = icmp ugt i16 %p_y_load, 2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i:58  br i1 %tmp_s, label %getval.exit, label %._crit_edge9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
getval.exit:0  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %dst_V_data_V, i4* %dst_V_keep_V, i4* %dst_V_strb_V, i1* %dst_V_user_V, i1* %dst_V_last_V, i1* %dst_V_id_V, i1* %dst_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 %tmp_last_V_1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
getval.exit:0  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %dst_V_data_V, i4* %dst_V_keep_V, i4* %dst_V_strb_V, i1* %dst_V_user_V, i1* %dst_V_last_V, i1* %dst_V_id_V, i1* %dst_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 %tmp_last_V_1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
getval.exit:1  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge9:0  %tmp_1 = icmp eq i16 %p_x_load, 1280

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge9:1  %tmp_3 = add i16 %p_y_load, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge9:2  %tmp_6 = add i16 %p_x_load, 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9:3  %y_flag_1 = or i1 %tmp_user_V, %tmp_1

]]></Node>
<StgValue><ssdm name="y_flag_1"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge9:4  %y_new_1 = select i1 %tmp_1, i16 %tmp_3, i16 0

]]></Node>
<StgValue><ssdm name="y_new_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge9:5  %x_new_1 = select i1 %tmp_1, i16 0, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="x_new_1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9:6  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader7:0  %row_assign = phi i3 [ %row, %0 ], [ 2, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="row_assign"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.preheader7:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %row_assign, i32 2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:3  br i1 %tmp, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_7 = trunc i3 %row_assign to i2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:0  %col_assign = phi i11 [ %col, %getval.exit10 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1  %exitcond = icmp eq i11 %col_assign, -768

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:3  %col = add i11 %col_assign, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %0, label %getval.exit10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="11">
<![CDATA[
getval.exit10:0  %tmp_2 = zext i11 %col_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:1  %linebuf_val_data_V_0 = getelementptr [1280 x i32]* @linebuf_val_data_V_0, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_data_V_0"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="11">
<![CDATA[
getval.exit10:2  %linebuf_val_data_V_0_1 = load i32* %linebuf_val_data_V_0, align 4

]]></Node>
<StgValue><ssdm name="linebuf_val_data_V_0_1"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:3  %linebuf_val_data_V_1 = getelementptr [1280 x i32]* @linebuf_val_data_V_1, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_data_V_1"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="11">
<![CDATA[
getval.exit10:4  %linebuf_val_data_V_1_1 = load i32* %linebuf_val_data_V_1, align 4

]]></Node>
<StgValue><ssdm name="linebuf_val_data_V_1_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:5  %linebuf_val_data_V_2 = getelementptr [1280 x i32]* @linebuf_val_data_V_2, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_data_V_2"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="11">
<![CDATA[
getval.exit10:6  %linebuf_val_data_V_2_1 = load i32* %linebuf_val_data_V_2, align 4

]]></Node>
<StgValue><ssdm name="linebuf_val_data_V_2_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:8  %linebuf_val_keep_V_0 = getelementptr [1280 x i4]* @linebuf_val_keep_V_0, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_keep_V_0"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="11">
<![CDATA[
getval.exit10:9  %linebuf_val_keep_V_0_1 = load i4* %linebuf_val_keep_V_0, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_keep_V_0_1"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:10  %linebuf_val_keep_V_1 = getelementptr [1280 x i4]* @linebuf_val_keep_V_1, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_keep_V_1"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="11">
<![CDATA[
getval.exit10:11  %linebuf_val_keep_V_1_1 = load i4* %linebuf_val_keep_V_1, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_keep_V_1_1"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:12  %linebuf_val_keep_V_2 = getelementptr [1280 x i4]* @linebuf_val_keep_V_2, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_keep_V_2"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="11">
<![CDATA[
getval.exit10:13  %linebuf_val_keep_V_2_1 = load i4* %linebuf_val_keep_V_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_keep_V_2_1"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:15  %linebuf_val_strb_V_0 = getelementptr [1280 x i4]* @linebuf_val_strb_V_0, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_strb_V_0"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="11">
<![CDATA[
getval.exit10:16  %linebuf_val_strb_V_0_1 = load i4* %linebuf_val_strb_V_0, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_strb_V_0_1"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:17  %linebuf_val_strb_V_1 = getelementptr [1280 x i4]* @linebuf_val_strb_V_1, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_strb_V_1"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="11">
<![CDATA[
getval.exit10:18  %linebuf_val_strb_V_1_1 = load i4* %linebuf_val_strb_V_1, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_strb_V_1_1"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:19  %linebuf_val_strb_V_2 = getelementptr [1280 x i4]* @linebuf_val_strb_V_2, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_strb_V_2"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="11">
<![CDATA[
getval.exit10:20  %linebuf_val_strb_V_2_1 = load i4* %linebuf_val_strb_V_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_strb_V_2_1"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:22  %linebuf_val_user_V_0 = getelementptr [1280 x i1]* @linebuf_val_user_V_0, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_user_V_0"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:23  %linebuf_val_user_V_0_1 = load i1* %linebuf_val_user_V_0, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_user_V_0_1"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:24  %linebuf_val_user_V_1 = getelementptr [1280 x i1]* @linebuf_val_user_V_1, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_user_V_1"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:25  %linebuf_val_user_V_1_1 = load i1* %linebuf_val_user_V_1, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_user_V_1_1"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:26  %linebuf_val_user_V_2 = getelementptr [1280 x i1]* @linebuf_val_user_V_2, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_user_V_2"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:27  %linebuf_val_user_V_2_1 = load i1* %linebuf_val_user_V_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_user_V_2_1"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:29  %linebuf_val_last_V_0 = getelementptr [1280 x i1]* @linebuf_val_last_V_0, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_last_V_0"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:30  %linebuf_val_last_V_0_1 = load i1* %linebuf_val_last_V_0, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_last_V_0_1"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:31  %linebuf_val_last_V_1 = getelementptr [1280 x i1]* @linebuf_val_last_V_1, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_last_V_1"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:32  %linebuf_val_last_V_1_1 = load i1* %linebuf_val_last_V_1, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_last_V_1_1"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:33  %linebuf_val_last_V_2 = getelementptr [1280 x i1]* @linebuf_val_last_V_2, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_last_V_2"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:34  %linebuf_val_last_V_2_1 = load i1* %linebuf_val_last_V_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_last_V_2_1"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:36  %linebuf_val_id_V_0_a = getelementptr [1280 x i1]* @linebuf_val_id_V_0, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_id_V_0_a"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:37  %linebuf_val_id_V_0_l = load i1* %linebuf_val_id_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_id_V_0_l"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:38  %linebuf_val_id_V_1_a = getelementptr [1280 x i1]* @linebuf_val_id_V_1, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_id_V_1_a"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:39  %linebuf_val_id_V_1_l = load i1* %linebuf_val_id_V_1_a, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_id_V_1_l"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:40  %linebuf_val_id_V_2_a = getelementptr [1280 x i1]* @linebuf_val_id_V_2, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_id_V_2_a"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:41  %linebuf_val_id_V_2_l = load i1* %linebuf_val_id_V_2_a, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_id_V_2_l"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:43  %linebuf_val_dest_V_0 = getelementptr [1280 x i1]* @linebuf_val_dest_V_0, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_dest_V_0"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:44  %linebuf_val_dest_V_0_1 = load i1* %linebuf_val_dest_V_0, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_dest_V_0_1"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:45  %linebuf_val_dest_V_1 = getelementptr [1280 x i1]* @linebuf_val_dest_V_1, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_dest_V_1"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:46  %linebuf_val_dest_V_1_1 = load i1* %linebuf_val_dest_V_1, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_dest_V_1_1"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit10:47  %linebuf_val_dest_V_2 = getelementptr [1280 x i1]* @linebuf_val_dest_V_2, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="linebuf_val_dest_V_2"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:48  %linebuf_val_dest_V_2_1 = load i1* %linebuf_val_dest_V_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_dest_V_2_1"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %row = add i3 %row_assign, -1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="193" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="11">
<![CDATA[
getval.exit10:2  %linebuf_val_data_V_0_1 = load i32* %linebuf_val_data_V_0, align 4

]]></Node>
<StgValue><ssdm name="linebuf_val_data_V_0_1"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="11">
<![CDATA[
getval.exit10:4  %linebuf_val_data_V_1_1 = load i32* %linebuf_val_data_V_1, align 4

]]></Node>
<StgValue><ssdm name="linebuf_val_data_V_1_1"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="11">
<![CDATA[
getval.exit10:6  %linebuf_val_data_V_2_1 = load i32* %linebuf_val_data_V_2, align 4

]]></Node>
<StgValue><ssdm name="linebuf_val_data_V_2_1"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
getval.exit10:7  %tmp_data_V_2 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %linebuf_val_data_V_0_1, i32 %linebuf_val_data_V_1_1, i32 %linebuf_val_data_V_2_1, i2 %tmp_7)

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="11">
<![CDATA[
getval.exit10:9  %linebuf_val_keep_V_0_1 = load i4* %linebuf_val_keep_V_0, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_keep_V_0_1"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="11">
<![CDATA[
getval.exit10:11  %linebuf_val_keep_V_1_1 = load i4* %linebuf_val_keep_V_1, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_keep_V_1_1"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="11">
<![CDATA[
getval.exit10:13  %linebuf_val_keep_V_2_1 = load i4* %linebuf_val_keep_V_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_keep_V_2_1"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="2">
<![CDATA[
getval.exit10:14  %tmp_keep_V_2 = call i4 @_ssdm_op_Mux.ap_auto.3i4.i2(i4 %linebuf_val_keep_V_0_1, i4 %linebuf_val_keep_V_1_1, i4 %linebuf_val_keep_V_2_1, i2 %tmp_7)

]]></Node>
<StgValue><ssdm name="tmp_keep_V_2"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="11">
<![CDATA[
getval.exit10:16  %linebuf_val_strb_V_0_1 = load i4* %linebuf_val_strb_V_0, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_strb_V_0_1"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="11">
<![CDATA[
getval.exit10:18  %linebuf_val_strb_V_1_1 = load i4* %linebuf_val_strb_V_1, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_strb_V_1_1"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="11">
<![CDATA[
getval.exit10:20  %linebuf_val_strb_V_2_1 = load i4* %linebuf_val_strb_V_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_strb_V_2_1"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="2">
<![CDATA[
getval.exit10:21  %tmp_strb_V_2 = call i4 @_ssdm_op_Mux.ap_auto.3i4.i2(i4 %linebuf_val_strb_V_0_1, i4 %linebuf_val_strb_V_1_1, i4 %linebuf_val_strb_V_2_1, i2 %tmp_7)

]]></Node>
<StgValue><ssdm name="tmp_strb_V_2"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:23  %linebuf_val_user_V_0_1 = load i1* %linebuf_val_user_V_0, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_user_V_0_1"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:25  %linebuf_val_user_V_1_1 = load i1* %linebuf_val_user_V_1, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_user_V_1_1"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:27  %linebuf_val_user_V_2_1 = load i1* %linebuf_val_user_V_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_user_V_2_1"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="2">
<![CDATA[
getval.exit10:28  %tmp_user_V_2 = call i1 @_ssdm_op_Mux.ap_auto.3i1.i2(i1 %linebuf_val_user_V_0_1, i1 %linebuf_val_user_V_1_1, i1 %linebuf_val_user_V_2_1, i2 %tmp_7)

]]></Node>
<StgValue><ssdm name="tmp_user_V_2"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:30  %linebuf_val_last_V_0_1 = load i1* %linebuf_val_last_V_0, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_last_V_0_1"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:32  %linebuf_val_last_V_1_1 = load i1* %linebuf_val_last_V_1, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_last_V_1_1"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:34  %linebuf_val_last_V_2_1 = load i1* %linebuf_val_last_V_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_last_V_2_1"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="2">
<![CDATA[
getval.exit10:35  %tmp_last_V_2 = call i1 @_ssdm_op_Mux.ap_auto.3i1.i2(i1 %linebuf_val_last_V_0_1, i1 %linebuf_val_last_V_1_1, i1 %linebuf_val_last_V_2_1, i2 %tmp_7)

]]></Node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:37  %linebuf_val_id_V_0_l = load i1* %linebuf_val_id_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_id_V_0_l"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:39  %linebuf_val_id_V_1_l = load i1* %linebuf_val_id_V_1_a, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_id_V_1_l"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:41  %linebuf_val_id_V_2_l = load i1* %linebuf_val_id_V_2_a, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_id_V_2_l"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="2">
<![CDATA[
getval.exit10:42  %tmp_id_V_2 = call i1 @_ssdm_op_Mux.ap_auto.3i1.i2(i1 %linebuf_val_id_V_0_l, i1 %linebuf_val_id_V_1_l, i1 %linebuf_val_id_V_2_l, i2 %tmp_7)

]]></Node>
<StgValue><ssdm name="tmp_id_V_2"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:44  %linebuf_val_dest_V_0_1 = load i1* %linebuf_val_dest_V_0, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_dest_V_0_1"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:46  %linebuf_val_dest_V_1_1 = load i1* %linebuf_val_dest_V_1, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_dest_V_1_1"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="11">
<![CDATA[
getval.exit10:48  %linebuf_val_dest_V_2_1 = load i1* %linebuf_val_dest_V_2, align 1

]]></Node>
<StgValue><ssdm name="linebuf_val_dest_V_2_1"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="2">
<![CDATA[
getval.exit10:49  %tmp_dest_V_2 = call i1 @_ssdm_op_Mux.ap_auto.3i1.i2(i1 %linebuf_val_dest_V_0_1, i1 %linebuf_val_dest_V_1_1, i1 %linebuf_val_dest_V_2_1, i2 %tmp_7)

]]></Node>
<StgValue><ssdm name="tmp_dest_V_2"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
getval.exit10:50  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %dst_V_data_V, i4* %dst_V_keep_V, i4* %dst_V_strb_V, i1* %dst_V_user_V, i1* %dst_V_last_V, i1* %dst_V_id_V, i1* %dst_V_dest_V, i32 %tmp_data_V_2, i4 %tmp_keep_V_2, i4 %tmp_strb_V_2, i1 %tmp_user_V_2, i1 %tmp_last_V_2, i1 %tmp_id_V_2, i1 %tmp_dest_V_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="222" st_id="9" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
getval.exit10:50  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %dst_V_data_V, i4* %dst_V_keep_V, i4* %dst_V_strb_V, i1* %dst_V_user_V, i1* %dst_V_last_V, i1* %dst_V_id_V, i1* %dst_V_dest_V, i32 %tmp_data_V_2, i4 %tmp_keep_V_2, i4 %tmp_strb_V_2, i1 %tmp_user_V_2, i1 %tmp_last_V_2, i1 %tmp_id_V_2, i1 %tmp_dest_V_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
getval.exit10:51  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.loopexit:0  %y_flag_2 = phi i1 [ %y_flag_1, %._crit_edge9 ], [ %tmp_user_V, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="y_flag_2"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit:1  %y_new_2 = phi i16 [ %y_new_1, %._crit_edge9 ], [ 0, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="y_new_2"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.loopexit:2  %x_flag_2 = phi i1 [ true, %._crit_edge9 ], [ %tmp_user_V, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="x_flag_2"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit:3  %x_new_2 = phi i16 [ %x_new_1, %._crit_edge9 ], [ 0, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="x_new_2"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %x_flag_2, label %mergeST125, label %.loopexit.new126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="x_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
mergeST125:0  store i16 %x_new_2, i16* @x, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="x_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
mergeST125:1  br label %.loopexit.new126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.new126:0  br i1 %y_flag_2, label %mergeST, label %.loopexit.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="y_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
mergeST:0  store i16 %y_new_2, i16* @y, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="y_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %.loopexit.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0">
<![CDATA[
.loopexit.new:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
