<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 19:14:49 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>PQOS(8) System Manager&rsquo;s Manual PQOS(8)</p>

<p style="margin-top: 1em">NAME <br>
pqos - Intel(R) Resource Director Technology monitoring and
control tool</p>

<p style="margin-top: 1em">SYNOPSIS <br>
pqos [OPTIONS]...</p>

<p style="margin-top: 1em">DESCRIPTION <br>
Intel(R) Resource Director Technology is designed to monitor
and manage cpu resources and improve performance of
applications and virtual machines.</p>

<p style="margin-top: 1em">Intel(R) Resource Director
Technology includes monitoring and control technologies.
Monitoring technologies include CMT (Cache Monitoring
Technology), which monitors occupancy of <br>
last level cache, and MBM (Memory Bandwidth Monitoring).
Control technologies include CAT (Cache Allocation
Technology) and CDP (Code Data Prioritization).</p>

<p style="margin-top: 1em">pqos supports CMT and MBM on a
per core or hardware thread basis. MBM supports two types of
events reporting local and remote memory bandwidth.</p>

<p style="margin-top: 1em">For hardware information please
refer to the README located on:
https://github.com/01org/intel-cmt-cat/blob/master/README</p>

<p style="margin-top: 1em">OPTIONS <br>
pqos options are as follow:</p>

<p style="margin-top: 1em">-h, --help <br>
show help</p>

<p style="margin-top: 1em">-v, --verbose <br>
verbose mode</p>

<p style="margin-top: 1em">-V, --super-verbose <br>
super-verbose mode</p>

<p style="margin-top: 1em">-l FILE, --log-file=FILE <br>
log messages into selected log FILE</p>

<p style="margin-top: 1em">-s, --show <br>
show the current allocation and monitoring configuration</p>

<p style="margin-top: 1em">-f FILE, --config-file=FILE <br>
load commands from selected configuration FILE</p>

<p style="margin-top: 1em">-e CLASSDEF,
--alloc-class=CLASSDEF <br>
define the allocation classes on all CPU sockets. CLASSDEF
format is &quot;TYPE:ID=DEFINITION;...&quot;. <br>
define classes for selected CPU resources. CLASSDEF format
is &quot;TYPE[@RESOURCE_ID]:ID=DEFINITION;...&quot;. <br>
For CAT, TYPE is &quot;llc&quot; for the last level cache
(aka l3) and &quot;l2&quot; for level 2 cache, ID is a CLOS
number and DEFINITION is a bitmask. <br>
For MBA, TYPE is &quot;mba&quot;, ID is a CLOS number and
DEFINITION is a value between 1 and 100 representing the
percentage of available memory bandwidth. <br>
RESOURCE_ID is a unique number that can represent a socket
or l2/l3 cache identifier. The RESOURCE_ID for each logical
CPU can be found using &quot;pqos -s&quot; <br>
Note: When CDP is on, ID can be postfixed with
&rsquo;D&rsquo; for data or &rsquo;C&rsquo; for code. CDP is
not available for l2. <br>
Some examples: <br>
&quot;-e
llc:0=0xffff;llc:1=0x00ff;llc@0-1:2=0xff00;l2:2=0x3f;l2@2:1=0xf&quot;
<br>
&quot;-e llc:0d=0xfff;llc:0c=0xfff00&quot; <br>
&quot;-e mba:1=30;mba@1:3=80&quot; <br>
Note: <br>
&quot;-e l2:2=0x3f&quot; means that COS2 for all L2 cache
clusters is changed to 0x3f. <br>
&quot;-e l2@2:1=0xf&quot; means that COS1 for L2 cache
cluster 2 is changed to 0xf. <br>
&quot;-e mba:1=30&quot; means that COS1, on all sockets, can
utilize up to 30% of available memory bandwidth.</p>

<p style="margin-top: 1em">-a CLASS2CORE,
--alloc-assoc=CLASS2CORE <br>
associate allocation classes with cores. CLASS2CORE format
is &quot;TYPE:ID=CORE_LIST;...&quot;. <br>
For CAT, TYPE is &quot;llc&quot; and ID is a class number.
CORE_LIST is comma or dash separated list of cores. <br>
For example &quot;-a llc:0=0,2,4,6-10;llc:1=1;&quot;
associates cores 0, 2, 4, 6, 7, 8, 9, 10 with CAT class 0
and core 1 with class 1.</p>

<p style="margin-top: 1em">-R [CONFIG],
--alloc-reset[=CONFIG] <br>
reset allocation setting (L3 CAT, L2 CAT) and reconfigure L3
CDP. CONFIG is one of the following options: <br>
l3cdp-on sets L3 CDP on <br>
l3cdp-off sets L3 CDP off <br>
l3cdp-any keep current L3 CDP setting (default)</p>

<p style="margin-top: 1em">-m EVTCORES, --mon-core=EVTCORES
<br>
select the cores and events for monitoring, EVTCORES format
is &quot;EVENT:CORE_LIST&quot;. Valid EVENT settings are:
<br>
- &quot;llc&quot; for CMT (LLC occupancy) <br>
- &quot;mbr&quot; for MBR (remote memory bandwidth) <br>
- &quot;mbl&quot; for MBL (local memory bandwidth) <br>
- &quot;all&quot; or &quot;&quot; for all detected event
types <br>
CORE_LIST is comma or dash separated list of cores. <br>
Example &quot;-m all:0,2,4-10;llc:1,3;mbr:11-12&quot;. <br>
Core statistics can be grouped by enclosing the core list in
square brackets. <br>
Example &quot;-m
llc:[0-3];all:[4,5,6];mbr:[0-3],7,8&quot;.</p>

<p style="margin-top: 1em">-p EVTPIDS, --mon-pid=EVTPIDS
<br>
select the process ids and events to monitor, EVTPIDS format
is &quot;EVENT:PID_LIST&quot;. See -m option for valid EVENT
settings. PID_LIST is comma separated list of process ids.
<br>
Examples &quot;-p llc:22,25673&quot; or &quot;-p
all:892,4588-4592&quot;. <br>
Note: it is not possible to track both processes and cores
at the same time. <br>
Note: Process tracking depends on the library to be built
with PID API.</p>

<p style="margin-top: 1em">-T, --mon-top <br>
enable top like monitoring output sorted by highest LLC
occupancy</p>

<p style="margin-top: 1em">-o FILE, --mon-file FILE <br>
select output FILE to store monitored data in, the default
is &rsquo;stdout&rsquo;</p>

<p style="margin-top: 1em">-u TYPE, --mon-file-type=TYPE
<br>
select the output format TYPE for monitored data. Supported
TYPE settings are: &quot;text&quot; (default),
&quot;xml&quot; and &quot;csv&quot;.</p>

<p style="margin-top: 1em">-i INTERVAL,
--mon-interval=INTERVAL <br>
define monitoring sampling INTERVAL in 100ms units, 1=100ms,
default 10=10x100ms=1s</p>

<p style="margin-top: 1em">-t SECONDS, --mon-time=SECONDS
<br>
define monitoring time in seconds, use &rsquo;inf&rsquo; or
&rsquo;infinite&rsquo; for infinite monitoring. Use CTRL+C
to stop monitoring at any time.</p>

<p style="margin-top: 1em">-r, --mon-reset <br>
reset monitoring and use all RMID&rsquo;s and cores in the
system</p>

<p style="margin-top: 1em">-H, --profile-list <br>
list supported allocation profiles</p>

<p style="margin-top: 1em">-c PROFILE,
--profile-set=PROFILE <br>
select a PROFILE from predefined allocation classes, use -H
to list available profiles</p>

<p style="margin-top: 1em">NOTES <br>
CMT, MBM and CAT are configured using Model Specific
Registers (MSRs). The pqos software executes in user space,
and access to the MSRs is obtained through a standard Linux*
<br>
interface. The msr file interface is protected and requires
root privileges. The msr driver might not be auto-loaded and
on some modular kernels the driver may need to be loaded
<br>
manually:</p>

<p style="margin-top: 1em">For Linux: <br>
sudo modprobe msr</p>

<p style="margin-top: 1em">For FreeBSD: <br>
sudo kldload cpuctl</p>

<p style="margin-top: 1em">SEE ALSO <br>
msr(4)</p>

<p style="margin-top: 1em">AUTHOR <br>
pqos was written by Tomasz Kantecki
&lt;tomasz.kantecki@intel.com&gt;, Marcel Cornu
&lt;marcel.d.cornu@intel.com&gt;</p>

<p style="margin-top: 1em">This is free software; see the
source for copying conditions. There is NO warranty; not
even for MERCHANTABILITY or FITNESS FOR A PARTICULAR
PURPOSE.</p>

<p style="margin-top: 1em">January 5, 2017 PQOS(8)</p>
<hr>
</body>
</html>
