{
  "module_name": "dcore0_tpc0_eml_stm_regs.h",
  "hash_id": "9aa6fbf8c4c2747438ac7ffc1dde9f5aaec9e0d6a609f186fe47d412dfd9ca19",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_tpc0_eml_stm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_TPC0_EML_STM_REGS_H_\n#define ASIC_REG_DCORE0_TPC0_EML_STM_REGS_H_\n\n \n\n#define mmDCORE0_TPC0_EML_STM_STMDMASTARTR 0x3C04\n\n#define mmDCORE0_TPC0_EML_STM_STMDMASTOPR 0x3C08\n\n#define mmDCORE0_TPC0_EML_STM_STMDMASTATR 0x3C0C\n\n#define mmDCORE0_TPC0_EML_STM_STMDMACTLR 0x3C10\n\n#define mmDCORE0_TPC0_EML_STM_STMDMAIDR 0x3CFC\n\n#define mmDCORE0_TPC0_EML_STM_STMHEER 0x3D00\n\n#define mmDCORE0_TPC0_EML_STM_STMHETER 0x3D20\n\n#define mmDCORE0_TPC0_EML_STM_STMHEBSR 0x3D60\n\n#define mmDCORE0_TPC0_EML_STM_STMHEMCR 0x3D64\n\n#define mmDCORE0_TPC0_EML_STM_STMHEEXTMUXR 0x3D68\n\n#define mmDCORE0_TPC0_EML_STM_STMHEMASTR 0x3DF4\n\n#define mmDCORE0_TPC0_EML_STM_STMHEFEAT1R 0x3DF8\n\n#define mmDCORE0_TPC0_EML_STM_STMHEIDR 0x3DFC\n\n#define mmDCORE0_TPC0_EML_STM_STMSPER 0x3E00\n\n#define mmDCORE0_TPC0_EML_STM_STMSPTER 0x3E20\n\n#define mmDCORE0_TPC0_EML_STM_STMSPSCR 0x3E60\n\n#define mmDCORE0_TPC0_EML_STM_STMSPMSCR 0x3E64\n\n#define mmDCORE0_TPC0_EML_STM_STMSPOVERRIDER 0x3E68\n\n#define mmDCORE0_TPC0_EML_STM_STMSPMOVERRIDER 0x3E6C\n\n#define mmDCORE0_TPC0_EML_STM_STMSPTRIGCSR 0x3E70\n\n#define mmDCORE0_TPC0_EML_STM_STMTCSR 0x3E80\n\n#define mmDCORE0_TPC0_EML_STM_STMTSSTIMR 0x3E84\n\n#define mmDCORE0_TPC0_EML_STM_STMTSFREQR 0x3E8C\n\n#define mmDCORE0_TPC0_EML_STM_STMSYNCR 0x3E90\n\n#define mmDCORE0_TPC0_EML_STM_STMAUXCR 0x3E94\n\n#define mmDCORE0_TPC0_EML_STM_STMFEAT1R 0x3EA0\n\n#define mmDCORE0_TPC0_EML_STM_STMFEAT2R 0x3EA4\n\n#define mmDCORE0_TPC0_EML_STM_STMFEAT3R 0x3EA8\n\n#define mmDCORE0_TPC0_EML_STM_STMITTRIGGER 0x3EE8\n\n#define mmDCORE0_TPC0_EML_STM_STMITATBDATA0 0x3EEC\n\n#define mmDCORE0_TPC0_EML_STM_STMITATBCTR2 0x3EF0\n\n#define mmDCORE0_TPC0_EML_STM_STMITATBID 0x3EF4\n\n#define mmDCORE0_TPC0_EML_STM_STMITATBCTR0 0x3EF8\n\n#define mmDCORE0_TPC0_EML_STM_STMITCTRL 0x3F00\n\n#define mmDCORE0_TPC0_EML_STM_STMCLAIMSET 0x3FA0\n\n#define mmDCORE0_TPC0_EML_STM_STMCLAIMCLR 0x3FA4\n\n#define mmDCORE0_TPC0_EML_STM_STMLAR 0x3FB0\n\n#define mmDCORE0_TPC0_EML_STM_STMLSR 0x3FB4\n\n#define mmDCORE0_TPC0_EML_STM_STMAUTHSTATUS 0x3FB8\n\n#define mmDCORE0_TPC0_EML_STM_STMDEVARCH 0x3FBC\n\n#define mmDCORE0_TPC0_EML_STM_STMDEVID 0x3FC8\n\n#define mmDCORE0_TPC0_EML_STM_STMDEVTYPE 0x3FCC\n\n#define mmDCORE0_TPC0_EML_STM_STMPIDR4 0x3FD0\n\n#define mmDCORE0_TPC0_EML_STM_STMPIDR5 0x3FD4\n\n#define mmDCORE0_TPC0_EML_STM_STMPIDR6 0x3FD8\n\n#define mmDCORE0_TPC0_EML_STM_STMPIDR7 0x3FDC\n\n#define mmDCORE0_TPC0_EML_STM_STMPIDR0 0x3FE0\n\n#define mmDCORE0_TPC0_EML_STM_STMPIDR1 0x3FE4\n\n#define mmDCORE0_TPC0_EML_STM_STMPIDR2 0x3FE8\n\n#define mmDCORE0_TPC0_EML_STM_STMPIDR3 0x3FEC\n\n#define mmDCORE0_TPC0_EML_STM_STMCIDR0 0x3FF0\n\n#define mmDCORE0_TPC0_EML_STM_STMCIDR1 0x3FF4\n\n#define mmDCORE0_TPC0_EML_STM_STMCIDR2 0x3FF8\n\n#define mmDCORE0_TPC0_EML_STM_STMCIDR3 0x3FFC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}