#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Sep 12 20:03:26 2023
# Process ID: 24572
# Current directory: D:/fpga_projects/mgr/gth_eval/gth_eval.runs/impl_1
# Command line: vivado.exe -log top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace
# Log file: D:/fpga_projects/mgr/gth_eval/gth_eval.runs/impl_1/top_wrapper.vdi
# Journal file: D:/fpga_projects/mgr/gth_eval/gth_eval.runs/impl_1\vivado.jou
# Running On: DESKTOP-P6SHRJL, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17047 MB
#-----------------------------------------------------------
Sourcing tcl script 'D:/Vivado_2/Vivado/2022.2/scripts/Vivado_init.tcl'
source top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 397.875 ; gain = 71.832
Command: link_design -top top_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/gth_module/gth_module.dcp' for cell 'rx_INST/gth_INST'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/vio_0/vio_0.dcp' for cell 'rx_INST/vio_0_INST'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/vio_tx/vio_tx.dcp' for cell 'test_tx_INST/vio_tx_INST'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1587.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: rx_INST/vio_0_INST UUID: e740c031-a837-556d-af2b-24064c0b7b05 
INFO: [Chipscope 16-324] Core: test_tx_INST/vio_tx_INST UUID: 3822721a-021f-54b3-a5e3-a73b5b78361f 
Parsing XDC File [d:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/gth_module/synth/gth_module.xdc] for cell 'rx_INST/gth_INST/inst'
Finished Parsing XDC File [d:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/gth_module/synth/gth_module.xdc] for cell 'rx_INST/gth_INST/inst'
Parsing XDC File [d:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/gth_module/synth/gth_module.xdc] for cell 'test_tx_INST/gth_INST/inst'
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST'... test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST Instance test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST can not be placed in GTHE4_CHANNEL of site GTHE4_CHANNEL_X0Y0 because the bel is occupied by rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST. This could be caused by bel constraint conflict [d:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/gth_module/synth/gth_module.xdc:57]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [d:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/gth_module/synth/gth_module.xdc] for cell 'test_tx_INST/gth_INST/inst'
Parsing XDC File [d:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'rx_INST/vio_0_INST'
Finished Parsing XDC File [d:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'rx_INST/vio_0_INST'
Parsing XDC File [d:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/vio_tx/vio_tx.xdc] for cell 'test_tx_INST/vio_tx_INST'
Finished Parsing XDC File [d:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/vio_tx/vio_tx.xdc] for cell 'test_tx_INST/vio_tx_INST'
Parsing XDC File [D:/fpga_projects/mgr/gth_eval/gth_eval.srcs/constrs_1/new/top_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'hb_gtwiz_reset_clk_freerun_in'. [D:/fpga_projects/mgr/gth_eval/gth_eval.srcs/constrs_1/new/top_constr.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports hb_gtwiz_reset_clk_freerun_in]'. [D:/fpga_projects/mgr/gth_eval/gth_eval.srcs/constrs_1/new/top_constr.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'mgtrefclk0_x0y0_p'. [D:/fpga_projects/mgr/gth_eval/gth_eval.srcs/constrs_1/new/top_constr.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports mgtrefclk0_x0y0_p]'. [D:/fpga_projects/mgr/gth_eval/gth_eval.srcs/constrs_1/new/top_constr.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'gtwiz_userclk_rx_usrclk2_int'. [D:/fpga_projects/mgr/gth_eval/gth_eval.srcs/constrs_1/new/top_constr.xdc:3]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/fpga_projects/mgr/gth_eval/gth_eval.srcs/constrs_1/new/top_constr.xdc:3]
Finished Parsing XDC File [D:/fpga_projects/mgr/gth_eval/gth_eval.srcs/constrs_1/new/top_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1694.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

12 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.559 ; gain = 1222.852
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1727.719 ; gain = 33.160

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 167c75ed2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2024.625 ; gain = 296.906

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 53c0d3236c0b5138.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2394.801 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: d5208d69

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2394.801 ; gain = 20.898

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter rx_INST/checksum_checker_INST/frame_received_r_i_2 into driver instance rx_INST/checksum_checker_INST_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 13 inverter(s) to 83 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 12f38fde5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2394.801 ; gain = 20.898
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Retarget, 106 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 12f38fde5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2394.801 ; gain = 20.898
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 106 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1b7c69c5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2394.801 ; gain = 20.898
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Sweep, 1307 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG freerun_clk_IBUF_BUFG_inst to drive 376 load(s) on clock net freerun_clk_IBUF_inst/O
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 1b82a188e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2394.801 ; gain = 20.898
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1b82a188e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2394.801 ; gain = 20.898
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: fc13d322

Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2394.801 ; gain = 20.898
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 114 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              26  |                                            106  |
|  Constant propagation         |               0  |               0  |                                            106  |
|  Sweep                        |               0  |              14  |                                           1307  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            114  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2394.801 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17c791c79

Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 2394.801 ; gain = 20.898

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17c791c79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2394.801 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17c791c79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2394.801 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2394.801 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17c791c79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2394.801 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 2394.801 ; gain = 700.242
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2394.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga_projects/mgr/gth_eval/gth_eval.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/fpga_projects/mgr/gth_eval/gth_eval.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC AVAL-326] Hard_block_must_have_LOC: The hard block GTHE4_CHANNEL cell test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing or other issues. Please check your design and set a valid LOC for this block to avoid these problems.
CRITICAL WARNING: [DRC AVAL-326] Hard_block_must_have_LOC: The hard block IBUFDS_GTE4 cell rx_INST/IBUFDS_GTE4_MGTREFCLK0_X0Y0_INST is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing or other issues. Please check your design and set a valid LOC for this block to avoid these problems.
CRITICAL WARNING: [DRC AVAL-326] Hard_block_must_have_LOC: The hard block IBUFDS_GTE4 cell test_tx_INST/IBUFDS_GTE4_MGTREFCLK0_X0Y0_INST is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing or other issues. Please check your design and set a valid LOC for this block to avoid these problems.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2399.629 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a8e4ecfc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2399.629 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2399.629 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18e4d4c18

Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20e67e49c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20e67e49c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3945.648 ; gain = 1546.020
Phase 1 Placer Initialization | Checksum: 20e67e49c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2078d67ad

Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2078d67ad

Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2078d67ad

Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2264e5b92

Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2264e5b92

Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 3945.648 ; gain = 1546.020
Phase 2.1.1 Partition Driven Placement | Checksum: 2264e5b92

Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 3945.648 ; gain = 1546.020
Phase 2.1 Floorplanning | Checksum: 2740af364

Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2740af364

Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 27a3439cf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 25ed10c20

Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 123 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 54 nets or LUTs. Breaked 0 LUT, combined 54 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3945.648 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             54  |                    54  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             54  |                    54  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1760c2237

Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 3945.648 ; gain = 1546.020
Phase 2.4 Global Placement Core | Checksum: 1581e45a0

Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 3945.648 ; gain = 1546.020
Phase 2 Global Placement | Checksum: 1581e45a0

Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d59775a3

Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c16072db

Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: c4d9dc2b

Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 13eb254f1

Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 14c7c425f

Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 3945.648 ; gain = 1546.020
Phase 3.3.3 Slice Area Swap | Checksum: 14c7c425f

Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 3945.648 ; gain = 1546.020
Phase 3.3 Small Shape DP | Checksum: 92c58f0c

Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: cb6afad0

Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1906ae974

Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1dc2100b9

Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 3945.648 ; gain = 1546.020
Phase 3 Detail Placement | Checksum: 1dc2100b9

Time (s): cpu = 00:01:03 ; elapsed = 00:01:13 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e4175c20

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.469 | TNS=-1.713 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e4c2bb38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 3945.648 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c0413a84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 3945.648 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e4175c20

Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.458. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: fa0765e9

Time (s): cpu = 00:01:22 ; elapsed = 00:01:37 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Time (s): cpu = 00:01:22 ; elapsed = 00:01:37 . Memory (MB): peak = 3945.648 ; gain = 1546.020
Phase 4.1 Post Commit Optimization | Checksum: fa0765e9

Time (s): cpu = 00:01:22 ; elapsed = 00:01:37 . Memory (MB): peak = 3945.648 ; gain = 1546.020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3945.648 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 153a82051

Time (s): cpu = 00:01:27 ; elapsed = 00:01:44 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 153a82051

Time (s): cpu = 00:01:27 ; elapsed = 00:01:44 . Memory (MB): peak = 3945.648 ; gain = 1546.020
Phase 4.3 Placer Reporting | Checksum: 153a82051

Time (s): cpu = 00:01:27 ; elapsed = 00:01:44 . Memory (MB): peak = 3945.648 ; gain = 1546.020

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3945.648 ; gain = 0.000

Time (s): cpu = 00:01:27 ; elapsed = 00:01:44 . Memory (MB): peak = 3945.648 ; gain = 1546.020
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22ca1481e

Time (s): cpu = 00:01:27 ; elapsed = 00:01:44 . Memory (MB): peak = 3945.648 ; gain = 1546.020
Ending Placer Task | Checksum: 198bd53c5

Time (s): cpu = 00:01:27 ; elapsed = 00:01:44 . Memory (MB): peak = 3945.648 ; gain = 1546.020
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 3 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:47 . Memory (MB): peak = 3945.648 ; gain = 1550.848
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.494 . Memory (MB): peak = 3945.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga_projects/mgr/gth_eval/gth_eval.runs/impl_1/top_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 3945.648 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3945.648 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.732 . Memory (MB): peak = 3945.648 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.77s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3945.648 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.145 | TNS=-1.145 |
Phase 1 Physical Synthesis Initialization | Checksum: 197a2779b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3945.648 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.145 | TNS=-1.145 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 197a2779b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3945.648 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.145 | TNS=-1.145 |
INFO: [Physopt 32-702] Processed net rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_rx_cdr_stable_out[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_rx_cdr_stable_out[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.141 | TNS=-1.141 |
INFO: [Physopt 32-702] Processed net rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_rx_cdr_stable_out[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_INST/receiver_good. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net freerun_clk_IBUF_inst/OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net freerun_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_rx_cdr_stable_out[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_INST/receiver_good. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net freerun_clk_IBUF_inst/OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net freerun_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.141 | TNS=-1.141 |
Phase 3 Critical Path Optimization | Checksum: 197a2779b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3945.648 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.141 | TNS=-1.141 |
INFO: [Physopt 32-702] Processed net rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_rx_cdr_stable_out[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_INST/receiver_good. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net freerun_clk_IBUF_inst/OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net freerun_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_rx_cdr_stable_out[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rx_INST/receiver_good. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net freerun_clk_IBUF_inst/OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net freerun_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.141 | TNS=-1.141 |
Phase 4 Critical Path Optimization | Checksum: 197a2779b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3945.648 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3945.648 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3945.648 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.141 | TNS=-1.141 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.004  |          0.004  |            1  |              0  |                     1  |           0  |           2  |  00:00:06  |
|  Total          |          0.004  |          0.004  |            1  |              0  |                     1  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3945.648 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1e165c6db

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3945.648 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 3 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3945.648 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.504 . Memory (MB): peak = 3945.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga_projects/mgr/gth_eval/gth_eval.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC AVAL-326] Hard_block_must_have_LOC: The hard block GTHE4_CHANNEL cell test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing or other issues. Please check your design and set a valid LOC for this block to avoid these problems.
CRITICAL WARNING: [DRC AVAL-326] Hard_block_must_have_LOC: The hard block IBUFDS_GTE4 cell rx_INST/IBUFDS_GTE4_MGTREFCLK0_X0Y0_INST is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing or other issues. Please check your design and set a valid LOC for this block to avoid these problems.
CRITICAL WARNING: [DRC AVAL-326] Hard_block_must_have_LOC: The hard block IBUFDS_GTE4 cell test_tx_INST/IBUFDS_GTE4_MGTREFCLK0_X0Y0_INST is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing or other issues. Please check your design and set a valid LOC for this block to avoid these problems.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d1d891ae ConstDB: 0 ShapeSum: 3acf1db2 RouteDB: 59a0ba68
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3945.648 ; gain = 0.000
Post Restoration Checksum: NetGraph: d690225f NumContArr: 6aa6b231 Constraints: 30ed02bc Timing: 0
Phase 1 Build RT Design | Checksum: 17223d74c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3945.648 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17223d74c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3945.648 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17223d74c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3945.648 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 19464a312

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3945.648 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 29c13435b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3945.648 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.022 | TNS=-1.022 | WHS=-0.714 | THS=-5.319 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 24bbe9d91

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3945.648 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.022 | TNS=-1.022 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 24600b733

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3945.648 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00175203 %
  Global Horizontal Routing Utilization  = 0.00192109 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3018
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2497
  Number of Partially Routed Nets     = 521
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24ed4333f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3945.648 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24ed4333f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3945.648 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 1cd688ac9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3945.648 ; gain = 0.000
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==================================+==================================+===================================================================+
| Launch Setup Clock               | Launch Hold Clock                | Pin                                                               |
+==================================+==================================+===================================================================+
| gtwiz_userclk_tx_srcclk_out[0]_1 | gtwiz_userclk_tx_srcclk_out[0]_1 | test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D |
+----------------------------------+----------------------------------+-------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 538
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.992 | TNS=-12.542| WHS=-0.139 | THS=-0.727 |

Phase 4.1 Global Iteration 0 | Checksum: 9b45156b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3959.398 ; gain = 13.750

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.992 | TNS=-8.648 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b54d689a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3959.398 ; gain = 13.750

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.992 | TNS=-7.726 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1137458dc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 3959.398 ; gain = 13.750
Phase 4 Rip-up And Reroute | Checksum: 1137458dc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 3959.398 ; gain = 13.750

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1328bb8df

Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 3959.398 ; gain = 13.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.992 | TNS=-7.726 | WHS=0.011  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1e4dca828

Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 3959.398 ; gain = 13.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.992 | TNS=-7.726 | WHS=0.011  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 125a16432

Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 3959.398 ; gain = 13.750

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 125a16432

Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3959.398 ; gain = 13.750
Phase 5 Delay and Skew Optimization | Checksum: 125a16432

Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3959.398 ; gain = 13.750

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19fbeb981

Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3959.398 ; gain = 13.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.992 | TNS=-6.250 | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13d30ddbb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3959.398 ; gain = 13.750
Phase 6 Post Hold Fix | Checksum: 13d30ddbb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3959.398 ; gain = 13.750

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.123739 %
  Global Horizontal Routing Utilization  = 0.123417 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 31.7757%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 30.3318%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.4615%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 40.3846%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1169841ef

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3959.398 ; gain = 13.750

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1169841ef

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3959.398 ; gain = 13.750

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTHE4_COMMON_X0Y3/COM0_REFCLKOUT2
Phase 9 Depositing Routes | Checksum: 1169841ef

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3959.398 ; gain = 13.750

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1169841ef

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3959.398 ; gain = 13.750

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.992 | TNS=-6.250 | WHS=0.011  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1169841ef

Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3959.398 ; gain = 13.750
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.992 | TNS=-6.065 | WHS=0.011 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 1169841ef

Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 3959.398 ; gain = 13.750
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.992 | TNS=-6.065 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.943. Path group: gtwiz_userclk_rx_srcclk_out[0]. Processed net: rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: gtwiz_userclk_rx_srcclk_out[0]. Processed net: rx_INST/vio_0_INST/inst/PROBE_IN_INST/probe_in_reg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: gtwiz_userclk_rx_srcclk_out[0]. Processed net: rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_rx_cdr_stable_out[0]_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: gtwiz_userclk_rx_srcclk_out[0]. Processed net: rx_INST/receiver_good.
INFO: [Physopt 32-952] Improved path group WNS = -0.018. Path group: gtwiz_userclk_tx_srcclk_out[0]_1. Processed net: test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txresetdone_out[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: gtwiz_userclk_tx_srcclk_out[0]_1. Processed net: test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txresetdone_out[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: gtwiz_userclk_tx_srcclk_out[0]_1. Processed net: test_tx_INST/frame_rate_cnt_r_reg[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: gtwiz_userclk_tx_srcclk_out[0]_1. Processed net: test_tx_INST/frame_rate_prescaler.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.943 | TNS=-5.421 | WHS=0.011 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 250714941

Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3959.398 ; gain = 13.750
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3959.398 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.943 | TNS=-5.421 | WHS=0.011 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 1d5f48bf7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3959.398 ; gain = 13.750
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 3959.398 ; gain = 13.750
INFO: [Common 17-83] Releasing license: Implementation
164 Infos, 5 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 3959.398 ; gain = 13.750
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.555 . Memory (MB): peak = 3959.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga_projects/mgr/gth_eval/gth_eval.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/fpga_projects/mgr/gth_eval/gth_eval.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/fpga_projects/mgr/gth_eval/gth_eval.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
176 Infos, 5 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Sep 12 20:07:42 2023...
