TimeQuest Timing Analyzer report for de0_vga_qsys
Mon Feb 20 20:58:39 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. MTBF Summary
 24. Synchronizer Summary
 25. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 26. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. MTBF Summary
 45. Synchronizer Summary
 46. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. MTBF Summary
 65. Synchronizer Summary
 66. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Progagation Delay
 74. Minimum Progagation Delay
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Slow Corner Signal Integrity Metrics
 78. Fast Corner Signal Integrity Metrics
 79. Setup Transfers
 80. Hold Transfers
 81. Recovery Transfers
 82. Removal Transfers
 83. Report TCCS
 84. Report RSKM
 85. Unconstrained Paths
 86. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; de0_vga_qsys                                     ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C16F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------+
; SDC File List                                                                               ;
+---------------------------------------------------------+--------+--------------------------+
; SDC File Path                                           ; Status ; Read at                  ;
+---------------------------------------------------------+--------+--------------------------+
; system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon Feb 20 20:58:22 2012 ;
; system/synthesis/submodules/system_cpu_0.sdc            ; OK     ; Mon Feb 20 20:58:22 2012 ;
+---------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+-----------+-----------------+---------------------+-------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note                                                  ;
+-----------+-----------------+---------------------+-------------------------------------------------------+
; 76.13 MHz ; 24.44 MHz       ; altera_reserved_tck ; limit due to high minimum pulse width violation (tch) ;
+-----------+-----------------+---------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.432 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.191 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Removal Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -2.222 ; -2.222        ;
+---------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 29.545 ; 0.000              ;
+---------------------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.432 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.830      ;
; 43.432 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.830      ;
; 43.432 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.830      ;
; 43.432 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.830      ;
; 43.432 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.830      ;
; 43.654 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.608      ;
; 43.655 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.607      ;
; 43.656 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.606      ;
; 43.791 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.471      ;
; 43.795 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.467      ;
; 43.795 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.467      ;
; 43.796 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.466      ;
; 43.967 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.295      ;
; 44.091 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.171      ;
; 44.091 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.171      ;
; 44.091 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.171      ;
; 44.091 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.171      ;
; 44.115 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.147      ;
; 44.116 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.146      ;
; 44.118 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.144      ;
; 44.121 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.141      ;
; 44.124 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.247      ; 7.138      ;
; 44.207 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.377     ; 5.431      ;
; 44.533 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 5.654      ;
; 44.548 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.641      ;
; 44.563 ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 5.627      ;
; 44.565 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.624      ;
; 44.593 ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 5.597      ;
; 44.714 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.475      ;
; 44.717 ; sld_hub:auto_hub|irf_reg[4][1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.477      ;
; 44.799 ; sld_hub:auto_hub|irf_reg[4][6]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.395      ;
; 44.856 ; sld_hub:auto_hub|irf_reg[4][7]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.338      ;
; 44.882 ; sld_hub:auto_hub|irf_reg[4][5]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 5.308      ;
; 45.607 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 4.583      ;
; 45.650 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.377     ; 3.988      ;
; 45.985 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.449     ; 3.581      ;
; 46.088 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 4.102      ;
; 46.169 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.449     ; 3.397      ;
; 46.181 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 4.009      ;
; 46.240 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 3.950      ;
; 46.378 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 3.821      ;
; 46.477 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.449     ; 3.089      ;
; 46.680 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 3.510      ;
; 46.741 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 3.453      ;
; 46.744 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 3.450      ;
; 46.768 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 3.420      ;
; 46.848 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                        ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 3.335      ;
; 46.923 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 3.271      ;
; 47.001 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 3.188      ;
; 47.220 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 2.969      ;
; 47.305 ; sld_hub:auto_hub|irsr_reg[10]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 2.884      ;
; 47.336 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                              ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.845      ;
; 47.367 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                           ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 2.816      ;
; 47.944 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                         ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.237      ;
; 48.176 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 2.011      ;
; 48.520 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 1.667      ;
; 49.150 ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 1.036      ;
; 93.316 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.615      ;
; 93.483 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.465      ;
; 93.644 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.289      ;
; 93.793 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.140      ;
; 93.811 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.139      ;
; 93.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.134      ;
; 93.864 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.066      ;
; 93.868 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.062      ;
; 93.891 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.039      ;
; 93.903 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 6.027      ;
; 93.904 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.047      ;
; 93.916 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.019      ;
; 93.960 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.990      ;
; 94.007 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.924      ;
; 94.027 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.913      ;
; 94.030 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.903      ;
; 94.032 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.899      ;
; 94.034 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.897      ;
; 94.052 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.896      ;
; 94.054 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.897      ;
; 94.059 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.892      ;
; 94.064 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.887      ;
; 94.070 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.879      ;
; 94.095 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.856      ;
; 94.106 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.845      ;
; 94.145 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.808      ;
; 94.148 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.778      ;
; 94.161 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.768      ;
; 94.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.769      ;
; 94.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.765      ;
; 94.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.741      ;
; 94.191 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.757      ;
; 94.191 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.760      ;
; 94.192 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.741      ;
; 94.192 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.756      ;
; 94.192 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.740      ;
; 94.195 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.754      ;
; 94.196 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.736      ;
; 94.202 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.747      ;
; 94.203 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.731      ;
; 94.207 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.727      ;
; 94.219 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.713      ;
; 94.221 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.705      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[31]                                                      ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[7]                                                       ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.374 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                      ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                      ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.379 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[448]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[447]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[478]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[477]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.379 ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[509]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[495]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[482]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[439]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[438]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[454]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[453]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[490]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[489]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[469]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[468]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[406]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[405]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[564]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[563]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[441]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[440]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[459]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[438]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[437]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[519]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[518]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[442]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[441]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[426]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[436]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[502]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[501]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[508]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[507]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[472]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[471]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[481]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[480]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[364]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[597]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[596]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[522]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[521]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[543]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[542]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[549]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[571]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[570]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[544]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[543]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[526]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[447]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[446]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[501]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[500]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[504]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[471]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[470]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[480]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[479]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[513]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[512]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.191 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.935      ; 12.759     ;
; 43.191 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.935      ; 12.759     ;
; 43.191 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.935      ; 12.759     ;
; 43.191 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.935      ; 12.759     ;
; 43.366 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.935      ; 12.584     ;
; 43.366 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.935      ; 12.584     ;
; 43.366 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.935      ; 12.584     ;
; 43.366 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.935      ; 12.584     ;
; 43.366 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.935      ; 12.584     ;
; 47.428 ; sld_hub:auto_hub|clr_reg                                                   ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 2.759      ;
; 47.484 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.935      ; 8.466      ;
; 47.819 ; sld_hub:auto_hub|clr_reg                                                   ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 2.367      ;
; 48.936 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 1.251      ;
; 91.120 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.767     ; 7.128      ;
; 91.120 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.767     ; 7.128      ;
; 91.120 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.767     ; 7.128      ;
; 91.120 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.767     ; 7.128      ;
; 91.295 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.767     ; 6.953      ;
; 91.295 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.767     ; 6.953      ;
; 91.295 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.767     ; 6.953      ;
; 91.295 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.767     ; 6.953      ;
; 91.295 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.767     ; 6.953      ;
; 93.520 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.935      ; 12.430     ;
; 93.520 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.935      ; 12.430     ;
; 93.520 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.935      ; 12.430     ;
; 93.520 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.935      ; 12.430     ;
; 93.726 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.935      ; 12.224     ;
; 93.726 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.935      ; 12.224     ;
; 93.726 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.935      ; 12.224     ;
; 93.726 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.935      ; 12.224     ;
; 93.726 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.935      ; 12.224     ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.850      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.850      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.850      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.850      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.850      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.850      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.850      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.850      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.850      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.850      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.850      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.850      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.850      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.850      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.859      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.858      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.858      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.858      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.858      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.858      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.858      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.858      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.864      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.864      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.864      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.861      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.861      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[328] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.864      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.864      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.864      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.864      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.864      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.864      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.861      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.861      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.861      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.861      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.079 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.863      ;
; 96.080 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.853      ;
; 96.080 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.853      ;
; 96.080 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.853      ;
; 96.080 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.853      ;
; 96.080 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.855      ;
; 96.080 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.855      ;
; 96.080 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.855      ;
; 96.080 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.853      ;
; 96.080 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.853      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                            ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -2.222 ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.089      ; 6.024      ;
; 0.933  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_ir_scan_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.151      ;
; 0.933  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_dr_scan_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.151      ;
; 1.089  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[8]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[9]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[7]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.211  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.428      ;
; 1.211  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.428      ;
; 1.211  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.428      ;
; 1.211  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.428      ;
; 1.211  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.428      ;
; 1.211  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.428      ;
; 1.211  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.428      ;
; 1.211  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.428      ;
; 1.257  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.474      ;
; 1.257  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.474      ;
; 1.257  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.474      ;
; 1.257  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.474      ;
; 1.257  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.474      ;
; 1.257  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.474      ;
; 1.257  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.474      ;
; 1.257  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.474      ;
; 1.257  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.474      ;
; 1.268  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.490      ;
; 1.268  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.490      ;
; 1.268  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.490      ;
; 1.268  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.490      ;
; 1.268  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.490      ;
; 1.268  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.490      ;
; 1.268  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.490      ;
; 1.268  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.490      ;
; 1.303  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.303  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.303  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.303  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.303  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.303  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.303  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.303  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.525      ;
; 1.418  ; sld_hub:auto_hub|virtual_ir_scan_reg                   ; sld_hub:auto_hub|hub_mode_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.632      ;
; 1.461  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.685      ;
; 1.461  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.685      ;
; 1.461  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.685      ;
; 1.461  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.685      ;
; 1.461  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.685      ;
; 1.461  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.685      ;
; 1.461  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.685      ;
; 1.461  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.685      ;
; 1.465  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.688      ;
; 1.465  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.688      ;
; 1.465  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.688      ;
; 1.465  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.688      ;
; 1.465  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.688      ;
; 1.465  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.688      ;
; 1.465  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.688      ;
; 1.465  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.688      ;
; 1.473  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.695      ;
; 1.473  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.695      ;
; 1.473  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.695      ;
; 1.490  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.712      ;
; 1.490  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.712      ;
; 1.490  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.712      ;
; 1.490  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.712      ;
; 1.490  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.712      ;
; 1.490  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.712      ;
; 1.490  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.712      ;
; 1.490  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.712      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.712      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.712      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.712      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.712      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.712      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.712      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.712      ;
; 1.491  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.712      ;
; 1.624  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.089      ; 9.870      ;
; 1.624  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.089      ; 9.870      ;
; 1.624  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.089      ; 9.870      ;
; 1.624  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.089      ; 9.870      ;
; 1.624  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.089      ; 9.870      ;
; 1.647  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.864      ;
; 1.647  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.864      ;
; 1.647  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.864      ;
; 1.647  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.864      ;
; 1.701  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.923      ;
; 1.701  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[1]~reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.923      ;
; 1.701  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[3]~reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.923      ;
; 1.701  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[4]~reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.923      ;
; 1.701  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[2]~reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.923      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.995      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.995      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.995      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.995      ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 29.545 ; 49.745       ; 20.200         ; High Pulse Width ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                           ;
; 30.055 ; 50.255       ; 20.200         ; Low Pulse Width  ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                           ;
; 49.513 ; 49.743       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a117~portb_address_reg0                                                        ;
; 49.513 ; 49.743       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a81~portb_address_reg0                                                         ;
; 49.514 ; 49.744       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a180~portb_address_reg0                                                        ;
; 49.515 ; 49.745       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.516 ; 49.746       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a144~portb_address_reg0                                                        ;
; 49.516 ; 49.746       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a171~portb_address_reg0                                                        ;
; 49.516 ; 49.746       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a189~portb_address_reg0                                                        ;
; 49.516 ; 49.746       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a198~portb_address_reg0                                                        ;
; 49.516 ; 49.746       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a90~portb_address_reg0                                                         ;
; 49.517 ; 49.747       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a126~portb_address_reg0                                                        ;
; 49.517 ; 49.747       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.517 ; 49.747       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a9~portb_address_reg0                                                          ;
; 49.518 ; 49.748       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a135~portb_address_reg0                                                        ;
; 49.518 ; 49.748       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a153~portb_address_reg0                                                        ;
; 49.518 ; 49.748       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a162~portb_address_reg0                                                        ;
; 49.518 ; 49.748       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.518 ; 49.748       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a27~portb_address_reg0                                                         ;
; 49.518 ; 49.748       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.518 ; 49.748       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a45~portb_address_reg0                                                         ;
; 49.518 ; 49.748       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.518 ; 49.748       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a63~portb_address_reg0                                                         ;
; 49.518 ; 49.748       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a99~portb_address_reg0                                                         ;
; 49.519 ; 49.749       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a108~portb_address_reg0                                                        ;
; 49.553 ; 49.737       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                   ;
; 49.553 ; 49.737       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                   ;
; 49.553 ; 49.737       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                   ;
; 49.553 ; 49.737       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                   ;
; 49.561 ; 49.777       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                     ;
; 49.562 ; 49.778       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                       ;
; 49.562 ; 49.778       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                      ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[364] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[370] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[412] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[425] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[426] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[428] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[436] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[437] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[438] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[439] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[440] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[441] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[442] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[443] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[444] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[445] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[446] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[447] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[448] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[449] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[450] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[451] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[452] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[453] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[454] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[455] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[456] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[457] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458] ;
; 49.607 ; 49.791       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[459] ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -1.317 ; -1.093 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.156  ; 3.444  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 5.305 ; 5.118 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.570 ; 2.243 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.424 ; 16.447 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.083 ; 14.107 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 2.017 ;    ;    ; 2.147 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 1.644 ;    ;    ; 1.776 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 197.307 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                           ; Synchronization Node                                                                                                                                                                                                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; system:qsys_system_0|system_cpu_0:cpu_0|hbreak_enabled                                                                                                                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|monitor_ready ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:qsys_system_0|system_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                       ; 197.307                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  system:qsys_system_0|system_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.265       ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.042       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                        ; 198.067                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                           ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.265       ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.802       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+-----------+-----------------+---------------------+-------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note                                                  ;
+-----------+-----------------+---------------------+-------------------------------------------------------+
; 75.92 MHz ; 24.44 MHz       ; altera_reserved_tck ; limit due to high minimum pulse width violation (tch) ;
+-----------+-----------------+---------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.414 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.145 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.633 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Removal Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -2.222 ; -2.222        ;
+---------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 29.545 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.414 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 7.563      ;
; 43.414 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 7.563      ;
; 43.414 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 7.563      ;
; 43.414 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 7.563      ;
; 43.414 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 7.563      ;
; 43.603 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 7.374      ;
; 43.604 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 7.373      ;
; 43.605 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 7.372      ;
; 43.734 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 7.243      ;
; 43.741 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 7.236      ;
; 43.741 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 7.236      ;
; 43.743 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 7.234      ;
; 43.892 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 7.085      ;
; 44.012 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 6.965      ;
; 44.012 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 6.965      ;
; 44.012 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 6.965      ;
; 44.012 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 6.965      ;
; 44.040 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 6.937      ;
; 44.042 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 6.935      ;
; 44.043 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 6.934      ;
; 44.046 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 6.931      ;
; 44.047 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.962      ; 6.930      ;
; 44.556 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.597     ; 4.862      ;
; 45.385 ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 5.035      ;
; 45.388 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.402      ; 5.029      ;
; 45.402 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.404      ; 5.017      ;
; 45.410 ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 5.010      ;
; 45.421 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.404      ; 4.998      ;
; 45.529 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.404      ; 4.890      ;
; 45.558 ; sld_hub:auto_hub|irf_reg[4][1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 4.864      ;
; 45.621 ; sld_hub:auto_hub|irf_reg[4][6]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 4.801      ;
; 45.632 ; sld_hub:auto_hub|irf_reg[4][7]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 4.790      ;
; 45.650 ; sld_hub:auto_hub|irf_reg[4][5]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 4.770      ;
; 45.866 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.597     ; 3.552      ;
; 46.159 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.669     ; 3.187      ;
; 46.319 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.670     ; 3.026      ;
; 46.358 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 4.062      ;
; 46.593 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.670     ; 2.752      ;
; 46.781 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 3.639      ;
; 46.857 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 3.563      ;
; 46.911 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 3.509      ;
; 46.995 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 3.434      ;
; 47.296 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 3.124      ;
; 47.318 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 3.104      ;
; 47.319 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 3.103      ;
; 47.375 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.402      ; 3.042      ;
; 47.419 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                        ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.399      ; 2.995      ;
; 47.481 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 2.941      ;
; 47.571 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.404      ; 2.848      ;
; 47.776 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.404      ; 2.643      ;
; 47.843 ; sld_hub:auto_hub|irsr_reg[10]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.404      ; 2.576      ;
; 47.851 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                              ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.397      ; 2.561      ;
; 47.891 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                           ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.399      ; 2.523      ;
; 48.423 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                         ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.397      ; 1.989      ;
; 48.624 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.402      ; 1.793      ;
; 48.912 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.402      ; 1.505      ;
; 49.487 ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.401      ; 0.929      ;
; 94.025 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.913      ;
; 94.135 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.821      ;
; 94.319 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.621      ;
; 94.428 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.512      ;
; 94.429 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.529      ;
; 94.473 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.486      ;
; 94.516 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.421      ;
; 94.537 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.400      ;
; 94.538 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.420      ;
; 94.542 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.395      ;
; 94.542 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.413      ;
; 94.545 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.392      ;
; 94.568 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.374      ;
; 94.653 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.287      ;
; 94.664 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.283      ;
; 94.665 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.273      ;
; 94.676 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.262      ;
; 94.679 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.276      ;
; 94.686 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.269      ;
; 94.687 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.251      ;
; 94.693 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.262      ;
; 94.702 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.254      ;
; 94.704 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.250      ;
; 94.724 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.231      ;
; 94.732 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.223      ;
; 94.767 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.194      ;
; 94.773 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.162      ;
; 94.802 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.134      ;
; 94.808 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.146      ;
; 94.809 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.146      ;
; 94.810 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.129      ;
; 94.815 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.139      ;
; 94.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.139      ;
; 94.821 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.134      ;
; 94.826 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.115      ;
; 94.827 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.109      ;
; 94.827 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.129      ;
; 94.828 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.112      ;
; 94.828 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.113      ;
; 94.831 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.108      ;
; 94.833 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.115      ;
; 94.835 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.100      ;
; 94.835 ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                                              ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.106      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.210      ; 2.499      ;
; 0.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.210      ; 2.499      ;
; 0.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.210      ; 2.499      ;
; 0.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.210      ; 2.499      ;
; 0.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.209      ; 2.498      ;
; 0.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.209      ; 2.498      ;
; 0.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.209      ; 2.498      ;
; 0.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.209      ; 2.498      ;
; 0.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.209      ; 2.498      ;
; 0.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.210      ; 2.499      ;
; 0.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.210      ; 2.499      ;
; 0.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.210      ; 2.499      ;
; 0.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[12]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.210      ; 2.499      ;
; 0.162 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 1.055      ; 1.361      ;
; 0.204 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 1.055      ; 1.403      ;
; 0.209 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 1.055      ; 1.408      ;
; 0.213 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 1.058      ; 1.415      ;
; 0.214 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 1.058      ; 1.416      ;
; 0.229 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 1.058      ; 1.431      ;
; 0.259 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 1.128      ; 1.531      ;
; 0.259 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 1.128      ; 1.531      ;
; 0.259 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 1.128      ; 1.531      ;
; 0.259 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 1.128      ; 1.531      ;
; 0.312 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[31]                                                      ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[7]                                                       ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.329 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 1.055      ; 1.528      ;
; 0.338 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                      ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                      ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.542      ;
; 0.342 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.343 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[519]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[518]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[472]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[471]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[459]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[438]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[437]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[482]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[448]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[447]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[442]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[441]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[426]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[502]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[501]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[490]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[489]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[469]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[468]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[478]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[477]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.542      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[544]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[543]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.542      ;
; 0.344 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[509]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[513]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[512]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[451]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[450]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[439]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[438]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[454]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[453]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[406]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[405]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[564]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[563]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[597]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[596]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[522]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[521]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[549]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.633 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.650      ; 12.032     ;
; 43.633 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.650      ; 12.032     ;
; 43.633 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.650      ; 12.032     ;
; 43.633 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.650      ; 12.032     ;
; 43.787 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.650      ; 11.878     ;
; 43.787 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.650      ; 11.878     ;
; 43.787 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.650      ; 11.878     ;
; 43.787 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.650      ; 11.878     ;
; 43.787 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.650      ; 11.878     ;
; 47.471 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.650      ; 8.194      ;
; 47.942 ; sld_hub:auto_hub|clr_reg                                                   ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.401      ; 2.474      ;
; 48.299 ; sld_hub:auto_hub|clr_reg                                                   ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.400      ; 2.116      ;
; 49.293 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.402      ; 1.124      ;
; 92.353 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.276     ; 6.386      ;
; 92.353 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.276     ; 6.386      ;
; 92.353 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.276     ; 6.386      ;
; 92.353 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.276     ; 6.386      ;
; 92.519 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.276     ; 6.220      ;
; 92.519 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.276     ; 6.220      ;
; 92.519 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.276     ; 6.220      ;
; 92.519 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.276     ; 6.220      ;
; 92.519 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.276     ; 6.220      ;
; 93.814 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.650      ; 11.851     ;
; 93.814 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.650      ; 11.851     ;
; 93.814 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.650      ; 11.851     ;
; 93.814 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.650      ; 11.851     ;
; 93.998 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.650      ; 11.667     ;
; 93.998 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.650      ; 11.667     ;
; 93.998 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.650      ; 11.667     ;
; 93.998 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.650      ; 11.667     ;
; 93.998 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.650      ; 11.667     ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.458      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.462      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.461      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.461      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.461      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.461      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.461      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.461      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.461      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.464      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.466      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.464      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.464      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.465      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.466      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.466      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.466      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.466      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.464      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.465      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.465      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.464      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.466      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.466      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.466      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.466      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.483 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                             ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -2.222 ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.791      ; 5.713      ;
; 0.842  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_ir_scan_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.040      ;
; 0.842  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_dr_scan_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.040      ;
; 0.994  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[8]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[9]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[7]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 1.099  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.297      ;
; 1.099  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.297      ;
; 1.099  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.297      ;
; 1.099  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.297      ;
; 1.099  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.297      ;
; 1.099  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.297      ;
; 1.099  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.297      ;
; 1.099  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.297      ;
; 1.137  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.335      ;
; 1.137  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.335      ;
; 1.137  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.335      ;
; 1.137  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.335      ;
; 1.137  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.335      ;
; 1.137  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.335      ;
; 1.137  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.335      ;
; 1.137  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.335      ;
; 1.137  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.335      ;
; 1.146  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.347      ;
; 1.146  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.347      ;
; 1.146  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.347      ;
; 1.146  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.347      ;
; 1.146  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.347      ;
; 1.146  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.347      ;
; 1.146  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.347      ;
; 1.146  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.347      ;
; 1.181  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.382      ;
; 1.181  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.382      ;
; 1.181  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.382      ;
; 1.181  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.382      ;
; 1.181  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.382      ;
; 1.181  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.382      ;
; 1.181  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.382      ;
; 1.181  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.382      ;
; 1.289  ; sld_hub:auto_hub|virtual_ir_scan_reg                   ; sld_hub:auto_hub|hub_mode_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.485      ;
; 1.330  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.533      ;
; 1.330  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.533      ;
; 1.330  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.533      ;
; 1.330  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.533      ;
; 1.330  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.533      ;
; 1.330  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.533      ;
; 1.330  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.533      ;
; 1.330  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.533      ;
; 1.333  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.536      ;
; 1.333  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.536      ;
; 1.333  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.536      ;
; 1.333  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.536      ;
; 1.333  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.536      ;
; 1.333  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.536      ;
; 1.333  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.536      ;
; 1.333  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.536      ;
; 1.346  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.547      ;
; 1.346  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.547      ;
; 1.346  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.547      ;
; 1.349  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.550      ;
; 1.349  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.550      ;
; 1.349  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.550      ;
; 1.349  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.550      ;
; 1.349  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.550      ;
; 1.349  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.550      ;
; 1.349  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.550      ;
; 1.349  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.550      ;
; 1.351  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.551      ;
; 1.351  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.551      ;
; 1.351  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.551      ;
; 1.351  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.551      ;
; 1.351  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.551      ;
; 1.351  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.551      ;
; 1.351  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.551      ;
; 1.351  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.551      ;
; 1.402  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.790      ; 9.336      ;
; 1.402  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.790      ; 9.336      ;
; 1.402  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.790      ; 9.336      ;
; 1.402  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.790      ; 9.336      ;
; 1.402  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.790      ; 9.336      ;
; 1.495  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.694      ;
; 1.495  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.694      ;
; 1.495  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.694      ;
; 1.495  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.694      ;
; 1.546  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.747      ;
; 1.546  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[1]~reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.747      ;
; 1.546  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[3]~reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.747      ;
; 1.546  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[4]~reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.747      ;
; 1.546  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[2]~reg0                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.747      ;
; 1.579  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.790      ; 9.513      ;
; 1.579  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.790      ; 9.513      ;
; 1.579  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.790      ; 9.513      ;
; 1.579  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.790      ; 9.513      ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 29.545 ; 49.745       ; 20.200         ; High Pulse Width ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                           ;
; 30.055 ; 50.255       ; 20.200         ; Low Pulse Width  ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                           ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a144~portb_address_reg0                                                        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a171~portb_address_reg0                                                        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a189~portb_address_reg0                                                        ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a198~portb_address_reg0                                                        ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a126~portb_address_reg0                                                        ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a162~portb_address_reg0                                                        ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a90~portb_address_reg0                                                         ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a99~portb_address_reg0                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a117~portb_address_reg0                                                        ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a135~portb_address_reg0                                                        ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a153~portb_address_reg0                                                        ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a180~portb_address_reg0                                                        ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a45~portb_address_reg0                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a63~portb_address_reg0                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a81~portb_address_reg0                                                         ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a108~portb_address_reg0                                                        ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a9~portb_address_reg0                                                          ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a27~portb_address_reg0                                                         ;
; 49.332 ; 49.548       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                     ;
; 49.332 ; 49.548       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                       ;
; 49.332 ; 49.548       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                         ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][7]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[4][2]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[4][5]                                                                                                                                                                                                           ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                        ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                        ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                        ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                        ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][7]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[4][2]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[4][3]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[4][4]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[4][5]                                                                                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                     ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                      ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                          ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                     ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                     ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                               ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ;
; 49.373 ; 49.557       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.876 ; -0.618 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.542  ; 3.786  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.614 ; 4.390 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 1.919 ; 1.566 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.711 ; 15.696 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.401 ; 13.387 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 2.145 ;    ;    ; 2.284 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 1.817 ;    ;    ; 1.958 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 197.595 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                           ; Synchronization Node                                                                                                                                                                                                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; system:qsys_system_0|system_cpu_0:cpu_0|hbreak_enabled                                                                                                                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|monitor_ready ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:qsys_system_0|system_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                       ; 197.595                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  system:qsys_system_0|system_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.350       ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.245       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                        ; 198.279                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                           ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.350       ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.929       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.967 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.185 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.792 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Removal Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -0.909 ; -0.909        ;
+---------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 29.241 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.967 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 3.223      ;
; 47.010 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 3.181      ;
; 47.017 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 3.175      ;
; 47.026 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.577      ;
; 47.026 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.577      ;
; 47.026 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.577      ;
; 47.026 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.577      ;
; 47.026 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.577      ;
; 47.050 ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 3.142      ;
; 47.059 ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 3.133      ;
; 47.085 ; sld_hub:auto_hub|irf_reg[4][1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 3.110      ;
; 47.130 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 3.061      ;
; 47.149 ; sld_hub:auto_hub|irf_reg[4][6]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 3.046      ;
; 47.154 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.449      ;
; 47.154 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.449      ;
; 47.157 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.446      ;
; 47.207 ; sld_hub:auto_hub|irf_reg[4][7]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.988      ;
; 47.211 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.392      ;
; 47.214 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.389      ;
; 47.215 ; sld_hub:auto_hub|irf_reg[4][5]                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.977      ;
; 47.220 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.383      ;
; 47.221 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.382      ;
; 47.309 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.294      ;
; 47.401 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.202      ;
; 47.401 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.202      ;
; 47.401 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.202      ;
; 47.401 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.202      ;
; 47.411 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.192      ;
; 47.413 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.190      ;
; 47.413 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.190      ;
; 47.416 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.187      ;
; 47.416 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.596      ; 3.187      ;
; 47.635 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.558      ;
; 47.712 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.882      ; 3.177      ;
; 47.904 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.289      ;
; 47.940 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.253      ;
; 47.942 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.253      ;
; 47.968 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.225      ;
; 48.230 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 1.963      ;
; 48.235 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                        ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 1.952      ;
; 48.265 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 1.930      ;
; 48.266 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 1.929      ;
; 48.280 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 1.910      ;
; 48.361 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 1.831      ;
; 48.371 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 1.824      ;
; 48.514 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                           ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 1.674      ;
; 48.534 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 1.658      ;
; 48.543 ; sld_hub:auto_hub|irsr_reg[10]                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 1.649      ;
; 48.554 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                              ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 1.632      ;
; 48.615 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.882      ; 2.274      ;
; 48.863 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.891      ; 2.035      ;
; 48.875 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                         ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 1.311      ;
; 48.964 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.890      ; 1.933      ;
; 49.080 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 1.109      ;
; 49.134 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.890      ; 1.763      ;
; 49.266 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 0.923      ;
; 49.602 ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 0.586      ;
; 95.968 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.988      ;
; 96.101 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.868      ;
; 96.183 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.775      ;
; 96.281 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.690      ;
; 96.306 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.651      ;
; 96.315 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.641      ;
; 96.316 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.655      ;
; 96.327 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.629      ;
; 96.335 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.625      ;
; 96.340 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.616      ;
; 96.350 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.606      ;
; 96.357 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.610      ;
; 96.393 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.563      ;
; 96.398 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.566      ;
; 96.408 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.548      ;
; 96.417 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.539      ;
; 96.430 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.538      ;
; 96.431 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.536      ;
; 96.432 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.535      ;
; 96.433 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.534      ;
; 96.435 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.523      ;
; 96.438 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.529      ;
; 96.439 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.531      ;
; 96.457 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.510      ;
; 96.459 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.508      ;
; 96.487 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.480      ;
; 96.496 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.470      ;
; 96.496 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.472      ;
; 96.496 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.472      ;
; 96.496 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.471      ;
; 96.496 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.477      ;
; 96.501 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.451      ;
; 96.514 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.440      ;
; 96.514 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.453      ;
; 96.517 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.451      ;
; 96.521 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.446      ;
; 96.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.440      ;
; 96.527 ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                                              ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.431      ;
; 96.528 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.426      ;
; 96.530 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.428      ;
; 96.531 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.436      ;
; 96.532 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.435      ;
; 96.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.423      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[31]                                                      ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[7]                                                       ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                      ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                        ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                      ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[509]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[448]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[447]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[454]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[453]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[459]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[495]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[482]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[513]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[512]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[519]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[518]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[439]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[438]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[442]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[441]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[436]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[508]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[507]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[469]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[468]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[472]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[471]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[478]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[477]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[481]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[480]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[406]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[405]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                            ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[591]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[590]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[552]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[551]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[549]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[531]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[530]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                            ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[589]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[588]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[538]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[537]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[547]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[546]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[532]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[531]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                            ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                            ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                           ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[447]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[446]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[451]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[450]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[502]                                                                          ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[501]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.792 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.871      ; 7.086      ;
; 45.792 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.871      ; 7.086      ;
; 45.792 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.871      ; 7.086      ;
; 45.792 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.871      ; 7.086      ;
; 45.897 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.871      ; 6.981      ;
; 45.897 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.871      ; 6.981      ;
; 45.897 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.871      ; 6.981      ;
; 45.897 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.871      ; 6.981      ;
; 45.897 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.871      ; 6.981      ;
; 48.493 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.871      ; 4.385      ;
; 48.534 ; sld_hub:auto_hub|clr_reg                                                   ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 1.656      ;
; 48.776 ; sld_hub:auto_hub|clr_reg                                                   ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 1.413      ;
; 49.490 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 0.700      ;
; 93.877 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.764     ; 4.366      ;
; 93.877 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.764     ; 4.366      ;
; 93.877 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.764     ; 4.366      ;
; 93.877 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.764     ; 4.366      ;
; 93.982 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.764     ; 4.261      ;
; 93.982 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.764     ; 4.261      ;
; 93.982 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.764     ; 4.261      ;
; 93.982 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.764     ; 4.261      ;
; 93.982 ; sld_hub:auto_hub|virtual_ir_scan_reg                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.764     ; 4.261      ;
; 96.614 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.871      ; 6.264      ;
; 96.614 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.871      ; 6.264      ;
; 96.614 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.871      ; 6.264      ;
; 96.614 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.871      ; 6.264      ;
; 96.713 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.871      ; 6.165      ;
; 96.713 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.871      ; 6.165      ;
; 96.713 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.871      ; 6.165      ;
; 96.713 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.871      ; 6.165      ;
; 96.713 ; altera_reserved_tck                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.871      ; 6.165      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.312      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.309      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.309      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.309      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.309      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.309      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.309      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.309      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.309      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.311      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.311      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.311      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.311      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.311      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.311      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.311      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.311      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.318      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.318      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.318      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.318      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.318      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.318      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.318      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.318      ;
; 97.648 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.318      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.309      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.309      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.309      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.309      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.309      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.309      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.309      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.309      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.309      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.309      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.309      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.309      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.309      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.306      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.306      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.306      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.306      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.306      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.306      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.306      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.306      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.306      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.306      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.306      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.306      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.306      ;
; 97.649 ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.306      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -0.909 ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.796      ; 2.971      ;
; 0.510  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.630      ;
; 0.510  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.630      ;
; 0.586  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.706      ;
; 0.586  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.706      ;
; 0.586  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.706      ;
; 0.586  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.706      ;
; 0.586  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.706      ;
; 0.586  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.706      ;
; 0.586  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.706      ;
; 0.586  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.706      ;
; 0.586  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.706      ;
; 0.586  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.706      ;
; 0.662  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.781      ;
; 0.662  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.781      ;
; 0.662  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.781      ;
; 0.662  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.781      ;
; 0.662  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.781      ;
; 0.662  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.781      ;
; 0.662  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.781      ;
; 0.662  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.781      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.802      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.802      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.802      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.802      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.802      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.802      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.802      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.802      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.802      ;
; 0.696  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.818      ;
; 0.696  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.818      ;
; 0.696  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.818      ;
; 0.696  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.818      ;
; 0.696  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.818      ;
; 0.696  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.818      ;
; 0.696  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.818      ;
; 0.696  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.818      ;
; 0.710  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.833      ;
; 0.710  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.833      ;
; 0.710  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.833      ;
; 0.710  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.833      ;
; 0.710  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.833      ;
; 0.710  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.833      ;
; 0.710  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.833      ;
; 0.710  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.833      ;
; 0.765  ; sld_hub:auto_hub|virtual_ir_scan_reg                   ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.882      ;
; 0.804  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.928      ;
; 0.804  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.928      ;
; 0.804  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.928      ;
; 0.804  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.928      ;
; 0.804  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.928      ;
; 0.804  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.928      ;
; 0.804  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.928      ;
; 0.804  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.928      ;
; 0.807  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.931      ;
; 0.807  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.931      ;
; 0.807  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.931      ;
; 0.807  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.931      ;
; 0.807  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.931      ;
; 0.807  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.931      ;
; 0.807  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.931      ;
; 0.807  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.931      ;
; 0.808  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.930      ;
; 0.808  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.930      ;
; 0.808  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.930      ;
; 0.812  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.934      ;
; 0.812  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.934      ;
; 0.812  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.934      ;
; 0.812  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.934      ;
; 0.812  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.934      ;
; 0.812  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.934      ;
; 0.812  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.934      ;
; 0.812  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.934      ;
; 0.814  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.936      ;
; 0.814  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.936      ;
; 0.814  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.936      ;
; 0.814  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[4][5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.936      ;
; 0.814  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.936      ;
; 0.814  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.936      ;
; 0.814  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.936      ;
; 0.814  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[4][5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.936      ;
; 0.890  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.009      ;
; 0.890  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.009      ;
; 0.890  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.009      ;
; 0.890  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.009      ;
; 0.945  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.067      ;
; 0.945  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.067      ;
; 0.945  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.067      ;
; 0.945  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.067      ;
; 0.945  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.067      ;
; 0.979  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 0.979  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.098      ;
; 1.102  ; sld_hub:auto_hub|clr_reg                               ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.222      ;
+--------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 29.241 ; 49.441       ; 20.200         ; High Pulse Width ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                    ;
; 30.359 ; 50.559       ; 20.200         ; Low Pulse Width  ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                    ;
; 49.334 ; 49.518       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                            ;
; 49.334 ; 49.518       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                            ;
; 49.334 ; 49.518       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                            ;
; 49.334 ; 49.518       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                            ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                         ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                         ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[12]                                                                                                         ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[1]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[2]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[3]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[4]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[5]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                               ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                          ;
; 49.441 ; 49.441       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|clkdruser                                                                                                                                                    ;
; 49.441 ; 49.441       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|tck                                                                                                                                                          ;
; 49.441 ; 49.441       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|tckutap                                                                                                                                                      ;
; 49.441 ; 49.441       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|updateuser                                                                                                                                                   ;
; 49.441 ; 49.441       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_reserved_tck~input|o                                                                                                                                                       ;
; 49.512 ; 49.512       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|FWCA1915[0]|clk                                                                                                                                           ;
; 49.512 ; 49.512       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|FWCA1915[1]|clk                                                                                                                                           ;
; 49.512 ; 49.512       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|FWCA1915[2]|clk                                                                                                                                           ;
; 49.512 ; 49.512       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|FWCA1915[3]|clk                                                                                                                                           ;
; 49.521 ; 49.521       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag~UPDATEUSERclkctrl|inclk[0]                                                                                                                                   ;
; 49.521 ; 49.521       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag~UPDATEUSERclkctrl|outclk                                                                                                                                     ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|KNOR6738|clk                                                                                                                                              ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|RUWH6717|IHBU8818[0]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|RUWH6717|IHBU8818[10]|clk                                                                                                                                 ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|RUWH6717|IHBU8818[11]|clk                                                                                                                                 ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|RUWH6717|IHBU8818[12]|clk                                                                                                                                 ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|RUWH6717|IHBU8818[1]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|RUWH6717|IHBU8818[2]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|RUWH6717|IHBU8818[3]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|RUWH6717|IHBU8818[4]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|RUWH6717|IHBU8818[5]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|RUWH6717|IHBU8818[6]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|RUWH6717|IHBU8818[7]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|RUWH6717|IHBU8818[8]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|RUWH6717|IHBU8818[9]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|VWQM3427|RUGG7005[0]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|VWQM3427|RUGG7005[1]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|VWQM3427|RUGG7005[2]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|VWQM3427|RUGG7005[3]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|VWQM3427|RUGG7005[4]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|VWQM3427|YROJ4113[0]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|VWQM3427|YROJ4113[1]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|VWQM3427|YROJ4113[2]|clk                                                                                                                                  ;
; 49.522 ; 49.522       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|VWQM3427|YROJ4113[3]|clk                                                                                                                                  ;
; 49.532 ; 49.532       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag~CLKDRUSERclkctrl|inclk[0]                                                                                                                                    ;
; 49.532 ; 49.532       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag~CLKDRUSERclkctrl|outclk                                                                                                                                      ;
; 49.542 ; 49.772       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a0~portb_address_reg0   ;
; 49.542 ; 49.772       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a117~portb_address_reg0 ;
; 49.542 ; 49.772       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a171~portb_address_reg0 ;
; 49.542 ; 49.772       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a180~portb_address_reg0 ;
; 49.542 ; 49.772       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a189~portb_address_reg0 ;
; 49.542 ; 49.772       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a81~portb_address_reg0  ;
; 49.542 ; 49.772       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a90~portb_address_reg0  ;
; 49.542 ; 49.772       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a99~portb_address_reg0  ;
; 49.543 ; 49.773       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a144~portb_address_reg0 ;
; 49.543 ; 49.773       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a198~portb_address_reg0 ;
; 49.543 ; 49.773       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a45~portb_address_reg0  ;
; 49.544 ; 49.774       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a108~portb_address_reg0 ;
; 49.544 ; 49.774       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a153~portb_address_reg0 ;
; 49.544 ; 49.774       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a162~portb_address_reg0 ;
; 49.544 ; 49.774       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a18~portb_address_reg0  ;
; 49.544 ; 49.774       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a27~portb_address_reg0  ;
; 49.544 ; 49.774       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a36~portb_address_reg0  ;
; 49.544 ; 49.774       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a63~portb_address_reg0  ;
; 49.545 ; 49.775       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a126~portb_address_reg0 ;
; 49.545 ; 49.775       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a135~portb_address_reg0 ;
; 49.545 ; 49.775       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a54~portb_address_reg0  ;
; 49.545 ; 49.775       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a72~portb_address_reg0  ;
; 49.545 ; 49.775       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ram_block1a9~portb_address_reg0   ;
; 49.557 ; 49.773       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                              ;
; 49.557 ; 49.773       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                ;
; 49.557 ; 49.773       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                               ;
; 49.600 ; 49.784       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                          ;
; 49.600 ; 49.784       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                  ;
; 49.600 ; 49.784       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                  ;
; 49.600 ; 49.784       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                      ;
; 49.600 ; 49.784       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                      ;
; 49.600 ; 49.784       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                      ;
; 49.600 ; 49.784       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                      ;
; 49.600 ; 49.784       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                      ;
; 49.600 ; 49.784       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -1.445 ; -1.006 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.542  ; 1.113  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.601 ; 3.111 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.297 ; 1.796 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.955 ; 9.792 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.713 ; 8.550 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 1.282 ;    ;    ; 1.803 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 1.058 ;    ;    ; 1.580 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 198.512 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                           ; Synchronization Node                                                                                                                                                                                                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; system:qsys_system_0|system_cpu_0:cpu_0|hbreak_enabled                                                                                                                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|monitor_ready ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:qsys_system_0|system_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                       ; 198.512                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  system:qsys_system_0|system_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.597       ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.915       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                        ; 198.954                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                           ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.597       ;
;  system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.357       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 43.414 ; 0.145 ; 43.191   ; -2.222  ; 29.241              ;
;  altera_reserved_tck ; 43.414 ; 0.145 ; 43.191   ; -2.222  ; 29.241              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; -2.222  ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; -2.222  ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.876 ; -0.618 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.542  ; 3.786  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 5.305 ; 5.118 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.570 ; 2.243 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.424 ; 16.447 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.713 ; 8.550 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 2.145 ;    ;    ; 2.284 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 1.058 ;    ;    ; 1.580 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.08 V              ; -0.00596 V          ; 0.305 V                              ; 0.266 V                              ; 5.3e-09 s                   ; 4.39e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.08e-06 V                  ; 3.08 V             ; -0.00596 V         ; 0.305 V                             ; 0.266 V                             ; 5.3e-09 s                  ; 4.39e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_LDQM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.08 V              ; -0.00596 V          ; 0.305 V                              ; 0.266 V                              ; 5.3e-09 s                   ; 4.39e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.08e-06 V                  ; 3.08 V             ; -0.00596 V         ; 0.305 V                             ; 0.266 V                             ; 5.3e-09 s                  ; 4.39e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.08e-06 V                   ; 3.1 V               ; 9.08e-06 V          ; 0.109 V                              ; 0.122 V                              ; 1.19e-09 s                  ; 3.37e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.08e-06 V                  ; 3.1 V              ; 9.08e-06 V         ; 0.109 V                             ; 0.122 V                             ; 1.19e-09 s                 ; 3.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.48 V              ; -0.0142 V           ; 0.362 V                              ; 0.291 V                              ; 3.89e-09 s                  ; 3.25e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.9e-07 V                   ; 3.48 V             ; -0.0142 V          ; 0.362 V                             ; 0.291 V                             ; 3.89e-09 s                 ; 3.25e-09 s                 ; No                        ; No                        ;
; DRAM_UDQM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_LDQM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.48 V              ; -0.0142 V           ; 0.362 V                              ; 0.291 V                              ; 3.89e-09 s                  ; 3.25e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.9e-07 V                   ; 3.48 V             ; -0.0142 V          ; 0.362 V                             ; 0.291 V                             ; 3.89e-09 s                 ; 3.25e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.66e-07 V                   ; 3.51 V              ; -0.00919 V          ; 0.247 V                              ; 0.285 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.66e-07 V                  ; 3.51 V             ; -0.00919 V         ; 0.247 V                             ; 0.285 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.0654 V           ; 0.234 V                              ; 0.088 V                              ; 2.93e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.0654 V          ; 0.234 V                             ; 0.088 V                             ; 2.93e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 9989     ; 22       ; 53       ; 3        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 9989     ; 22       ; 53       ; 3        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1025     ; 10       ; 3        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1025     ; 10       ; 3        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 133   ; 133  ;
; Unconstrained Output Ports      ; 53    ; 53   ;
; Unconstrained Output Port Paths ; 249   ; 249  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Mon Feb 20 20:58:15 2012
Info: Command: quartus_sta de0_vga_qsys -c de0_vga_qsys
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[10]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[18]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[21]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[16]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[15]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[17]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[11]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[12]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[22]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[13]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[14]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[9]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[19]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[20]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[8]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[7]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[6]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[5]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[4]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[3]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[29]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[27]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[28]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[30]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[31]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[2]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[1]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[26]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[25]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[24]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[23]~latch|combout" is a latch
    Warning (335094): Node "qsys_system_0|vga_0|dma|address[0]~latch|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_cti1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_id9:dffpipe14|dffe15a* 
        Info (332166): set_false_path -from * -to *fifo_ram* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Warning (332174): Ignored filter at altera_reset_controller.sdc(17): *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr could not be matched with a pin
Warning (332049): Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr]
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_cpu_0.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: system:qsys_system_0|vga_controller:vga_0|vga_controll_slave:ctrl|registers[1][0] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: qsys_system_0|sysclks|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: qsys_system_0|sysclks|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: qsys_system_0|vga_0|vga_s|pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 43.432
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    43.432         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 43.191
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    43.191         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case removal slack is -2.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.222        -2.222 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 29.545
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    29.545         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 197.307 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: system:qsys_system_0|vga_controller:vga_0|vga_controll_slave:ctrl|registers[1][0] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: qsys_system_0|sysclks|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: qsys_system_0|sysclks|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: qsys_system_0|vga_0|vga_s|pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 43.414
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    43.414         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.145
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.145         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 43.633
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    43.633         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case removal slack is -2.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.222        -2.222 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 29.545
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    29.545         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 197.595 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: system:qsys_system_0|vga_controller:vga_0|vga_controll_slave:ctrl|registers[1][0] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: qsys_system_0|sysclks|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: qsys_system_0|sysclks|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: qsys_system_0|vga_0|vga_s|pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 46.967
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    46.967         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.185         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 45.792
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    45.792         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case removal slack is -0.909
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.909        -0.909 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 29.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    29.241         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 198.512 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 370 megabytes
    Info: Processing ended: Mon Feb 20 20:58:39 2012
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:22


