# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:43 on Sep 12,2025
# vlog -reportprogress 300 q9_tb.v 
# -- Compiling module mux_4x1
# -- Compiling module mux_8x1_using_4x1
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:51:43 on Sep 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 17:51:44 on Sep 12,2025
# Loading work.top
# Loading work.mux_8x1_using_4x1
# Loading work.mux_4x1
# i0  i1  i2  i3  i4  i5  i6  i7  s2  s1  s0  y
# 0   0   0   0   0   0   1   0   1   0   0   0
# 1   0   1   0   0   0   0   0   0   0   0   1
# 1   0   0   0   1   1   1   1   1   1   1   1
# 0   0   1   1   0   0   0   0   1   0   1   0
# 1   1   0   1   0   0   1   1   1   0   1   0
# 1   0   1   1   0   1   0   0   1   1   0   0
# 1   0   1   1   0   0   1   0   1   1   1   0
# 1   1   1   1   1   1   0   0   0   0   1   1
# 0   0   1   0   0   0   1   0   0   0   1   0
# 0   0   1   1   0   0   1   1   0   1   1   1
# 0   0   1   1   1   1   1   1   1   1   0   1
# 0   1   1   0   0   0   1   1   0   0   0   0
# 1   1   1   0   1   1   1   1   0   1   0   1
# 0   0   0   0   1   1   0   1   0   0   0   0
# 1   0   0   0   0   0   1   0   1   0   1   0
# 1   0   1   0   1   1   1   1   1   1   1   1
# 0   0   0   1   1   0   0   0   1   1   0   0
# 1   1   0   1   0   0   1   1   0   1   1   1
# 1   1   1   0   1   1   0   1   1   1   1   1
# 1   1   1   1   0   1   0   1   0   1   1   1
# End time: 17:55:37 on Sep 12,2025, Elapsed time: 0:03:53
# Errors: 0, Warnings: 0
