
*** Running vivado
    with args -log riscv_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/soe/gmejiama/.Xilinx/Vivado/2019.2/Vivado_init.tcl'
source riscv_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mada/software/Xilinx/Vivado/2019.2/data/ip'.
<<<<<<< HEAD
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mdio_clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mdio_clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'async_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mdio_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'async_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'mdio_clock': Added interface parameter 'ASSOCIATED_RESET' with value 'mdio_reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PROTOCOL' with value 'AXI4LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'mdio_clock': Added interface parameter 'FREQ_HZ' with value '2500000'.
WARNING: [IP_Flow 19-3153] Bus Interface 'mdio_clock': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'async_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'async_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'sdio_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'sdio_reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PROTOCOL' with value 'AXI4LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'sdio_clk': Added interface parameter 'FREQ_HZ' with value '50000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'sdio_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-3153] Bus Interface 'sdio_clk': ASSOCIATED_BUSIF bus parameter is missing.
=======
INFO: [IP_Flow 19-5107] Inferred bus interface 'mem_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'mem_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
>>>>>>> sd-card-picorv32
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'RS232' of definition 'xilinx.com:interface:uart:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RS232' of definition 'xilinx.com:interface:uart:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'async_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'async_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PROTOCOL' with value 'AXI4LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
<<<<<<< HEAD
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock125' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock125' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock200' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock200' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'RGMII' of definition 'xilinx.com:interface:rgmii:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RGMII' of definition 'xilinx.com:interface:rgmii:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clock125': Added interface parameter 'ASSOCIATED_BUSIF' with value 'TX_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock125': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock125': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock200': Added interface parameter 'FREQ_HZ' with value '200000000'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clock200': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_ok' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'MEM_AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'ADDR_WIDTH' with value '34'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'ADDR_WIDTH' with value '31'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'ADDR_WIDTH' with value '34'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clock_ok': ASSOCIATED_BUSIF bus parameter is missing.
=======
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'mem' has a dependency on the module local parameter or undefined parameter 'VALID_ADDR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axil_awaddr_valid' has a dependency on the module local parameter or undefined parameter 'VALID_ADDR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axil_awaddr_valid' has a dependency on the module local parameter or undefined parameter 'VALID_ADDR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axil_araddr_valid' has a dependency on the module local parameter or undefined parameter 'VALID_ADDR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 's_axil_araddr_valid' has a dependency on the module local parameter or undefined parameter 'VALID_ADDR_WIDTH'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axil' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axil'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.DATA_WIDTH')) / 8)" into user parameter "STRB_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.ADDR_WIDTH')) - spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.STRB_WIDTH')))))" into user parameter "VALID_ADDR_WIDTH".
>>>>>>> sd-card-picorv32
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk_sync_rst' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk_sync_rst' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mem_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mem_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_ok' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ui_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ui_clk_sync_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'ui_clk_sync_rst': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'mem_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clock': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'ui_clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'clock_ok': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
<<<<<<< HEAD
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1700.570 ; gain = 251.855 ; free physical = 38666 ; free virtual = 57640
=======
>>>>>>> sd-card-picorv32
Command: synth_design -top riscv_wrapper -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2022.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
<<<<<<< HEAD
INFO: Helper process launched with PID 2852672 
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:145]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:147]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_gmii_tx with formal parameter declaration list [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_tx.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_mac_1g with formal parameter declaration list [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g.v:191]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_mac_1g with formal parameter declaration list [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g.v:192]
WARNING: [Synth 8-2507] parameter declaration becomes local in lfsr with formal parameter declaration list [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/rtl/lfsr.v:355]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.977 ; gain = 253.562 ; free physical = 38043 ; free virtual = 57017
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_wrapper' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/imports/hdl/riscv_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'riscv' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:1332]
INFO: [Synth 8-6157] synthesizing module 'DDR_imp_10J4PB3' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:12]
INFO: [Synth 8-6157] synthesizing module 'riscv_axi_smc_1_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/synth/riscv_axi_smc_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_4PYXJS' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:788]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_one_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_0/synth/bd_fe52_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (1#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_one_0' (2#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_0/synth/bd_fe52_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_fe52_psr0_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_fe52_psr0_0.vhd:74]
=======
INFO: Helper process launched with PID 367078 
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_ram with formal parameter declaration list [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/rtl/axil_ram.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_ram with formal parameter declaration list [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/rtl/axil_ram.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_ram with formal parameter declaration list [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/rtl/axil_ram.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2055.914 ; gain = 225.594 ; free physical = 26992 ; free virtual = 52145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_wrapper' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/hdl/riscv_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'riscv' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:1837]
INFO: [Synth 8-6157] synthesizing module 'DDR_imp_10J4PB3' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:12]
INFO: [Synth 8-6157] synthesizing module 'riscv_axi_smc_1_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/synth/riscv_axi_smc_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_4PYXJS' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:768]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_one_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_0/synth/bd_fe52_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (1#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_one_0' (2#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_0/synth/bd_fe52_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_fe52_psr0_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_fe52_psr0_0.vhd:74]
>>>>>>> sd-card-picorv32
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_fe52_psr0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
=======
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_fe52_psr0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
>>>>>>> sd-card-picorv32
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
<<<<<<< HEAD
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
=======
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
>>>>>>> sd-card-picorv32
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
<<<<<<< HEAD
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
=======
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
>>>>>>> sd-card-picorv32
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
<<<<<<< HEAD
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
=======
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
>>>>>>> sd-card-picorv32
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
<<<<<<< HEAD
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
=======
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
>>>>>>> sd-card-picorv32
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
<<<<<<< HEAD
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
=======
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
>>>>>>> sd-card-picorv32
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
<<<<<<< HEAD
INFO: [Synth 8-3491] module 'SRL16' declared at '/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949' bound to instance 'POR_SRL_I' of component 'SRL16' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
=======
INFO: [Synth 8-3491] module 'SRL16' declared at '/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949' bound to instance 'POR_SRL_I' of component 'SRL16' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
>>>>>>> sd-card-picorv32
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
<<<<<<< HEAD
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_fe52_psr0_0' (9#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_fe52_psr0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_fe52_psr0_0' has 10 connections declared, but only 6 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:829]
INFO: [Synth 8-638] synthesizing module 'bd_fe52_psr_aclk_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_fe52_psr_aclk_0.vhd:74]
=======
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_fe52_psr0_0' (9#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_fe52_psr0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_fe52_psr0_0' has 10 connections declared, but only 6 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:809]
INFO: [Synth 8-638] synthesizing module 'bd_fe52_psr_aclk_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_fe52_psr_aclk_0.vhd:74]
>>>>>>> sd-card-picorv32
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_fe52_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_fe52_psr_aclk_0' (10#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_fe52_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_fe52_psr_aclk_0' has 10 connections declared, but only 6 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:836]
INFO: [Synth 8-638] synthesizing module 'bd_fe52_psr_aclk1_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/synth/bd_fe52_psr_aclk1_0.vhd:74]
=======
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_fe52_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_fe52_psr_aclk_0' (10#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_fe52_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_fe52_psr_aclk_0' has 10 connections declared, but only 6 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:816]
INFO: [Synth 8-638] synthesizing module 'bd_fe52_psr_aclk1_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/synth/bd_fe52_psr_aclk1_0.vhd:74]
>>>>>>> sd-card-picorv32
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/synth/bd_fe52_psr_aclk1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_fe52_psr_aclk1_0' (11#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/synth/bd_fe52_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk1' of module 'bd_fe52_psr_aclk1_0' has 10 connections declared, but only 6 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:843]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_4PYXJS does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:806]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_4PYXJS' (12#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:788]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1SU1NR7' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:852]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_m00e_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_14/synth/bd_fe52_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_m00e_0' (21#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_14/synth/bd_fe52_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1SU1NR7' (22#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:852]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_m00s2a_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_13/synth/bd_fe52_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_m00s2a_0' (24#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_13/synth/bd_fe52_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_s00a2s_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_7/synth/bd_fe52_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_s00a2s_0' (26#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_7/synth/bd_fe52_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_TJWV40' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:1223]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_s00mmu_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_4/synth/bd_fe52_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_s00mmu_0' (29#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_4/synth/bd_fe52_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_s00sic_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_6/synth/bd_fe52_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_s00sic_0' (34#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_6/synth/bd_fe52_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_s00tr_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_5/synth/bd_fe52_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_s00tr_0' (37#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_5/synth/bd_fe52_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_TJWV40' (38#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:1223]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_ZAW716' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:1872]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_sarn_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_8/synth/bd_fe52_sarn_0.sv:58]
=======
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/synth/bd_fe52_psr_aclk1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_fe52_psr_aclk1_0' (11#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/synth/bd_fe52_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk1' of module 'bd_fe52_psr_aclk1_0' has 10 connections declared, but only 6 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:823]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_4PYXJS does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:786]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_4PYXJS' (12#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:768]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1SU1NR7' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:832]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_m00e_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_14/synth/bd_fe52_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_m00e_0' (21#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_14/synth/bd_fe52_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1SU1NR7' (22#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:832]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_m00s2a_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_13/synth/bd_fe52_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_m00s2a_0' (24#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_13/synth/bd_fe52_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_s00a2s_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_7/synth/bd_fe52_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_s00a2s_0' (26#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_7/synth/bd_fe52_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_TJWV40' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:1203]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_s00mmu_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_4/synth/bd_fe52_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_s00mmu_0' (29#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_4/synth/bd_fe52_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_s00sic_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_6/synth/bd_fe52_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_s00sic_0' (34#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_6/synth/bd_fe52_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_s00tr_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_5/synth/bd_fe52_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_s00tr_0' (37#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_5/synth/bd_fe52_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_TJWV40' (38#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:1203]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_ZAW716' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:1820]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_sarn_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_8/synth/bd_fe52_sarn_0.sv:58]
>>>>>>> sd-card-picorv32
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5120 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 160 - type: integer 
	Parameter rstb_loop_iter bound to: 160 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (43#1) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (44#1) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (46#1) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_sarn_0' (54#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_8/synth/bd_fe52_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_sawn_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_10/synth/bd_fe52_sawn_0.sv:58]
=======
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_sarn_0' (54#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_8/synth/bd_fe52_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_sawn_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_10/synth/bd_fe52_sawn_0.sv:58]
>>>>>>> sd-card-picorv32
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_sawn_0' (55#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_10/synth/bd_fe52_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_sbn_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_12/synth/bd_fe52_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 768 - type: integer 
=======
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_sawn_0' (55#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_10/synth/bd_fe52_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_sbn_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_12/synth/bd_fe52_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 800 - type: integer 
>>>>>>> sd-card-picorv32
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
<<<<<<< HEAD
	Parameter WRITE_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 24 - type: integer 
=======
	Parameter WRITE_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 25 - type: integer 
>>>>>>> sd-card-picorv32
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
<<<<<<< HEAD
	Parameter WRITE_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 24 - type: integer 
=======
	Parameter WRITE_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 25 - type: integer 
>>>>>>> sd-card-picorv32
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
<<<<<<< HEAD
	Parameter P_MIN_WIDTH_DATA_A bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 24 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 24 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 24 - type: integer 
=======
	Parameter P_MIN_WIDTH_DATA_A bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 25 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 25 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 25 - type: integer 
>>>>>>> sd-card-picorv32
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
<<<<<<< HEAD
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 24 - type: integer 
=======
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 25 - type: integer 
>>>>>>> sd-card-picorv32
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (55#1) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (55#1) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_sbn_0' (56#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_12/synth/bd_fe52_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_srn_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_9/synth/bd_fe52_srn_0.sv:58]
=======
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_sbn_0' (56#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_12/synth/bd_fe52_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_srn_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_9/synth/bd_fe52_srn_0.sv:58]
>>>>>>> sd-card-picorv32
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 148 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 148 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 148 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 148 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 148 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 148 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 148 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 148 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 148 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 148 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 148 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 148 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 148 - type: integer 
	Parameter rstb_loop_iter bound to: 148 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 148 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (57#1) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (57#1) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4704 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 147 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 147 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 147 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 147 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 147 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 147 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 147 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 147 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 147 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 148 - type: integer 
	Parameter rstb_loop_iter bound to: 148 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (57#1) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (57#1) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_srn_0' (58#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_9/synth/bd_fe52_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_swn_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_11/synth/bd_fe52_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
=======
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_srn_0' (58#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_9/synth/bd_fe52_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fe52_swn_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_11/synth/bd_fe52_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
>>>>>>> sd-card-picorv32
	Parameter MEMORY_SIZE bound to: 5152 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 161 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 161 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 161 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 161 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 161 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 161 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 161 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 161 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 161 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 164 - type: integer 
	Parameter rstb_loop_iter bound to: 164 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (60#1) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (60#1) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
=======
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (60#1) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (60#1) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
>>>>>>> sd-card-picorv32
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_swn_0' (61#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_11/synth/bd_fe52_swn_0.sv:58]
=======
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52_swn_0' (61#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_11/synth/bd_fe52_swn_0.sv:58]
>>>>>>> sd-card-picorv32
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
<<<<<<< HEAD
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_ZAW716' (62#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:1872]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52' (63#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:10]
INFO: [Synth 8-6155] done synthesizing module 'riscv_axi_smc_1_0' (64#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/synth/riscv_axi_smc_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'riscv_mem_reset_control_0_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/synth/riscv_mem_reset_control_0_0.v:58]
=======
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_ZAW716' (62#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:1820]
INFO: [Synth 8-6155] done synthesizing module 'bd_fe52' (63#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/bd_fe52.v:10]
INFO: [Synth 8-6155] done synthesizing module 'riscv_axi_smc_1_0' (64#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/synth/riscv_axi_smc_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'riscv_mem_reset_control_0_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/synth/riscv_mem_reset_control_0_0.v:58]
>>>>>>> sd-card-picorv32
INFO: [Synth 8-6157] synthesizing module 'mem_reset_control' [/mada/users/gmejiama/Documents/vivado-risc-v/board/mem-reset-control.v:1]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/mada/users/gmejiama/Documents/vivado-risc-v/board/mem-reset-control.v:35]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/mada/users/gmejiama/Documents/vivado-risc-v/board/mem-reset-control.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/mada/users/gmejiama/Documents/vivado-risc-v/board/mem-reset-control.v:39]
INFO: [Synth 8-6155] done synthesizing module 'mem_reset_control' (65#1) [/mada/users/gmejiama/Documents/vivado-risc-v/board/mem-reset-control.v:1]
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'riscv_mem_reset_control_0_0' (66#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/synth/riscv_mem_reset_control_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'riscv_mig_7series_0_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'riscv_mig_7series_0_0_mig' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:75]
=======
INFO: [Synth 8-6155] done synthesizing module 'riscv_mem_reset_control_0_0' (66#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/synth/riscv_mem_reset_control_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'riscv_mig_7series_0_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'riscv_mig_7series_0_0_mig' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:75]
>>>>>>> sd-card-picorv32
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 
	Parameter MEM_DENSITY bound to: 4Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 107E - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 4 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 35000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 34000 - type: integer 
	Parameter tRCD bound to: 13910 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter tRP bound to: 13910 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b001111111110111111111100110000010000000000000011 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011 
	Parameter ADDR_MAP bound to: 192'b000000000000000100010100000100111001000100111000000100110111000100110110000100110101000100110100000100110011000100110010000100110001000100100101000100101000000100100111000100100110000100101011 
	Parameter BANK_MAP bound to: 36'b000100101010000100101001000100100100 
	Parameter CAS_MAP bound to: 12'b000100100010 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011011 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011010 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100100011 
	Parameter WE_MAP bound to: 12'b000100000001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110001000000110010000000110011000000110100000000110101000000110110000000110111000000111000 
	Parameter DATA1_MAP bound to: 96'b000000100001000000100010000000100011000000100100000000100101000000100110000000100111000000101000 
	Parameter DATA2_MAP bound to: 96'b000000010001000000010010000000010011000000010100000000010101000000010110000000010111000000011000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000001000000000010000000000011000000000100000000000101000000000110000000000111 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000001001000000011001000000101001000000111001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
<<<<<<< HEAD
	Parameter USER_REFRESH bound to: ON - type: string 
=======
	Parameter USER_REFRESH bound to: OFF - type: string 
>>>>>>> sd-card-picorv32
	Parameter WRLVL bound to: ON - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: TRUE - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MEM_SIZE bound to: 1073741824 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
=======
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:133]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (67#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
=======
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:133]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (67#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: TRUE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:142]
=======
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:142]
>>>>>>> sd-card-picorv32
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (68#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (69#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (70#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (71#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:83]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (72#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (71#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:83]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (72#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
>>>>>>> sd-card-picorv32
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 4 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter VCO_PERIOD bound to: 625 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 20000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: double 
	Parameter CLKOUT3_PERIOD_NS bound to: 5.000000 - type: double 
	Parameter CLKOUT4_PERIOD_NS bound to: 2.500000 - type: double 
	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: double 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 224 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 223 - type: integer 
	Parameter QCNTR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (72#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: double 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (73#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (74#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1311]
<<<<<<< HEAD
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (75#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_axi' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:72]
=======
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (75#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_axi' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:72]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 35000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 34000 - type: integer 
	Parameter tRCD bound to: 13910 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter tRP bound to: 13910 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
<<<<<<< HEAD
	Parameter USER_REFRESH bound to: ON - type: string 
=======
	Parameter USER_REFRESH bound to: OFF - type: string 
>>>>>>> sd-card-picorv32
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b001111111110111111111100110000010000000000000011 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011 
	Parameter ADDR_MAP bound to: 192'b000000000000000100010100000100111001000100111000000100110111000100110110000100110101000100110100000100110011000100110010000100110001000100100101000100101000000100100111000100100110000100101011 
	Parameter BANK_MAP bound to: 36'b000100101010000100101001000100100100 
	Parameter CAS_MAP bound to: 12'b000100100010 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011011 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100100011 
	Parameter WE_MAP bound to: 12'b000100000001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110001000000110010000000110011000000110100000000110101000000110110000000110111000000111000 
	Parameter DATA1_MAP bound to: 96'b000000100001000000100010000000100011000000100100000000100101000000100110000000100111000000101000 
	Parameter DATA2_MAP bound to: 96'b000000010001000000010010000000010011000000010100000000010101000000010110000000010111000000011000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000001000000000010000000000011000000000100000000000101000000000110000000000111 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000001001000000011001000000101001000000111001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter INTERFACE bound to: AXI4 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_MC_DATA_WIDTH_LCL bound to: 256 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
=======
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b001111111110111111111100110000010000000000000011 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011 
	Parameter ADDR_MAP bound to: 192'b000000000000000100010100000100111001000100111000000100110111000100110110000100110101000100110100000100110011000100110010000100110001000100100101000100101000000100100111000100100110000100101011 
	Parameter BANK_MAP bound to: 36'b000100101010000100101001000100100100 
	Parameter CAS_MAP bound to: 12'b000100100010 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011011 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100100011 
	Parameter WE_MAP bound to: 12'b000100000001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110001000000110010000000110011000000110100000000110101000000110110000000110111000000111000 
	Parameter DATA1_MAP bound to: 96'b000000100001000000100010000000100011000000100100000000100101000000100110000000100111000000101000 
	Parameter DATA2_MAP bound to: 96'b000000010001000000010010000000010011000000010100000000010101000000010110000000010111000000011000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000001000000000010000000000011000000000100000000000101000000000110000000000111 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000001001000000011001000000101001000000111001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 11 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 35000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 34000 - type: integer 
	Parameter tRCD bound to: 13910 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter tRP bound to: 13910 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter nDQS_COL0 bound to: 4 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
<<<<<<< HEAD
	Parameter USER_REFRESH bound to: ON - type: string 
=======
	Parameter USER_REFRESH bound to: OFF - type: string 
>>>>>>> sd-card-picorv32
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 12210 - type: integer 
	Parameter CWL_T bound to: 8 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter nCL bound to: 11 - type: integer 
	Parameter nCWL bound to: 8 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
=======
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 11 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 35000 - type: integer 
	Parameter tRAS bound to: 34000 - type: integer 
	Parameter tRCD bound to: 13910 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter tRP bound to: 13910 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
<<<<<<< HEAD
	Parameter USER_REFRESH bound to: ON - type: string 
=======
	Parameter USER_REFRESH bound to: OFF - type: string 
>>>>>>> sd-card-picorv32
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 4 - type: integer 
	Parameter nRP bound to: 12 - type: integer 
	Parameter nRCD bound to: 12 - type: integer 
	Parameter nRAS bound to: 28 - type: integer 
	Parameter nFAW bound to: 28 - type: integer 
	Parameter nRFC bound to: 208 - type: integer 
	Parameter nWR_CK bound to: 12 - type: integer 
	Parameter nWR bound to: 12 - type: integer 
	Parameter nRRD_CK bound to: 5 - type: integer 
	Parameter nRRD bound to: 5 - type: integer 
	Parameter nWTR_CK bound to: 6 - type: integer 
	Parameter nWTR bound to: 6 - type: integer 
	Parameter nRTP_CK bound to: 6 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter CWL_M bound to: 8 - type: integer 
	Parameter CL_M bound to: 11 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 5 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
<<<<<<< HEAD
	Parameter REFRESH_TIMER_DIV bound to: 0 - type: integer 
=======
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
>>>>>>> sd-card-picorv32
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 32 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
=======
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
>>>>>>> sd-card-picorv32
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 5 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 28 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 5 - type: integer 
	Parameter nWTR bound to: 6 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
<<<<<<< HEAD
	Parameter REFRESH_TIMER_DIV bound to: 0 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
=======
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 28 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 5 - type: integer 
	Parameter nWTR bound to: 6 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
<<<<<<< HEAD
	Parameter REFRESH_TIMER_DIV bound to: 0 - type: integer 
=======
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
>>>>>>> sd-card-picorv32
	Parameter nADD_RRD bound to: -3 - type: integer 
	Parameter nRRD_CLKS bound to: 1 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 7 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 18 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 5 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 3 - type: integer 
	Parameter CASRD2CASWR bound to: 11 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78115]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (76#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78115]
<<<<<<< HEAD
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:487]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (77#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
=======
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:487]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (77#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 5 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
<<<<<<< HEAD
	Parameter REFRESH_TIMER_DIV bound to: 0 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 6 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 2 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:172]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (78#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (78#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (79#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (80#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
=======
	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 6 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 2 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:172]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (78#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (78#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (79#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (80#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 28 - type: integer 
	Parameter nRCD bound to: 12 - type: integer 
	Parameter nRFC bound to: 208 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 12 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 12 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 59 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nWTP bound to: 24 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
=======
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 12 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRP bound to: 12 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
=======
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
>>>>>>> sd-card-picorv32
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
<<<<<<< HEAD
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '15' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (81#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
=======
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '15' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (81#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 12 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRCD bound to: 12 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 4 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 2 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (82#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (82#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (83#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (84#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (83#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (84#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 12 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRP bound to: 12 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
=======
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 12 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRCD bound to: 12 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 4 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 2 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (84#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (84#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (84#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (84#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (84#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (84#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 12 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRP bound to: 12 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
=======
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 12 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRCD bound to: 12 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 4 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 2 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (84#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (84#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (84#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (84#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (84#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (84#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRCD bound to: 12 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRP bound to: 12 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
=======
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 7 - type: integer 
	Parameter nRP bound to: 12 - type: integer 
	Parameter nRTP bound to: 6 - type: integer 
	Parameter nRCD bound to: 12 - type: integer 
	Parameter nWTP_CLKS bound to: 8 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 4 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 2 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 3 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (84#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (84#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (84#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (84#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (84#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (84#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 208 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 52 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (85#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (85#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 28 - type: integer 
	Parameter nRCD bound to: 12 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 12 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 59 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
=======
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 8 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 28 - type: integer 
	Parameter nRCD bound to: 12 - type: integer 
	Parameter nWR bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (85#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (86#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
=======
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (85#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (86#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 59 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 22 - type: integer 
	Parameter ONE bound to: 1'b1 
<<<<<<< HEAD
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (87#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (88#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (89#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
=======
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (87#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (88#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (89#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 28 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (90#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
<<<<<<< HEAD
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (91#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (92#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:70]
=======
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (91#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (92#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:70]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 11 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b001111111110111111111100110000010000000000000011 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011 
	Parameter ADDR_MAP bound to: 192'b000000000000000100010100000100111001000100111000000100110111000100110110000100110101000100110100000100110011000100110010000100110001000100100101000100101000000100100111000100100110000100101011 
	Parameter BANK_MAP bound to: 36'b000100101010000100101001000100100100 
	Parameter CAS_MAP bound to: 12'b000100100010 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011011 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100100011 
	Parameter WE_MAP bound to: 12'b000100000001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110001000000110010000000110011000000110100000000110101000000110110000000110111000000111000 
	Parameter DATA1_MAP bound to: 96'b000000100001000000100010000000100011000000100100000000100101000000100110000000100111000000101000 
	Parameter DATA2_MAP bound to: 96'b000000010001000000010010000000010011000000010100000000010101000000010110000000010111000000011000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000001000000000010000000000011000000000100000000000101000000000110000000000111 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000001001000000011001000000101001000000111001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: ON - type: string 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter CTL_BYTE_LANE bound to: 8'b11100100 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
=======
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b001111111110111111111100110000010000000000000011 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011 
	Parameter ADDR_MAP bound to: 192'b000000000000000100010100000100111001000100111000000100110111000100110110000100110101000100110100000100110011000100110010000100110001000100100101000100101000000100100111000100100110000100101011 
	Parameter BANK_MAP bound to: 36'b000100101010000100101001000100100100 
	Parameter CAS_MAP bound to: 12'b000100100010 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011011 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011010 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100100011 
	Parameter WE_MAP bound to: 12'b000100000001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110001000000110010000000110011000000110100000000110101000000110110000000110111000000111000 
	Parameter DATA1_MAP bound to: 96'b000000100001000000100010000000100011000000100100000000100101000000100110000000100111000000101000 
	Parameter DATA2_MAP bound to: 96'b000000010001000000010010000000010011000000010100000000010101000000010110000000010111000000011000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000001000000000010000000000011000000000100000000000101000000000110000000000111 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000001001000000011001000000101001000000111001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000010000000000011000000000100000000000101000000000110000000000111000000010001000000010010000000010011000000010100000000010101000000010110000000010111000000011000000000100001000000100010000000100011000000100100000000100101000000100110000000100111000000101000000000110001000000110010000000110011000000110100000000110101000000110110000000110111000000111000 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000011001000000101001000000111001 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000100 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000001000000000001000000000001000000000 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b001000000000001000000000001000000000001000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: B - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter INT_DELAY bound to: 0.519200 - type: double 
	Parameter HALF_CYCLE_DELAY bound to: 0.500000 - type: double 
	Parameter MC_OCLK_DELAY bound to: 14.540400 - type: double 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 29 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 8 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
<<<<<<< HEAD
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:596]
=======
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:596]
>>>>>>> sd-card-picorv32
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46211]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (93#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46211]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46504]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (94#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46504]
INFO: [Synth 8-6157] synthesizing module 'IOBUF_DCIEN' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36511]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF_DCIEN' (95#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36511]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36351]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' (96#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36351]
<<<<<<< HEAD
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_pd' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v:70]
=======
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_pd' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v:70]
>>>>>>> sd-card-picorv32
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34892]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (97#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34892]
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_pd' (98#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v:70]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_pd' (98#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v:70]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' has 9 connections declared, but only 8 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1261]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (99#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
=======
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (99#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (99#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (99#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
>>>>>>> sd-card-picorv32
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b001000000000001000000000001000000000001000000000 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b1111 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b001111111110111111111100110000010000000000000011 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 1250 - type: integer 
	Parameter N_LANES bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 1250 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 1250.000000 - type: double 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: double 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 744.000000 - type: double 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: double 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 769.250000 - type: double 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 511.000000 - type: double 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1280.250000 - type: double 
	Parameter PO_S2_TAPS_SIZE bound to: 9.765625 - type: double 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: double 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b0 
	Parameter PO_CIRC_BUF_OFFSET bound to: 30.250000 - type: double 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 9.765625 - type: double 
	Parameter PI_MAX_STG2_DELAY bound to: 615.234375 - type: double 
	Parameter PI_INTRINSIC_DELAY bound to: 744.000000 - type: double 
	Parameter PO_INTRINSIC_DELAY bound to: 1280.250000 - type: double 
	Parameter PO_DELAY bound to: 1866.187500 - type: double 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 1944 - type: integer 
	Parameter PO_DELAY_INT bound to: 1866 - type: integer 
	Parameter PI_OFFSET bound to: -78 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 547.000000 - type: double 
	Parameter PI_STG2_DELAY bound to: 547.000000 - type: double 
	Parameter DEFAULT_RCLK_DELAY bound to: 56 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-5534] Detected attribute (* IOB = "FORCE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:371]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
=======
INFO: [Synth 8-5534] Detected attribute (* IOB = "FORCE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:371]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
>>>>>>> sd-card-picorv32
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1111 
	Parameter BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b001000000000001000000000001000000000001000000000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1111 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 4 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:750]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
=======
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:750]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
>>>>>>> sd-card-picorv32
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
=======
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' (100#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
=======
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' (100#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (100#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (100#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
>>>>>>> sd-card-picorv32
INFO: [Synth 8-6157] synthesizing module 'PHASER_IN_PHY' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61102]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: NONE - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: double 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.250000 - type: double 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: double 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_IN_PHY' (101#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61102]
INFO: [Synth 8-6157] synthesizing module 'IN_FIFO' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36128]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IN_FIFO' (102#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36128]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61239]
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: double 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OCLK_DELAY bound to: 29 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: double 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: double 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY' (103#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61239]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50403]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (104#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50403]
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
=======
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
>>>>>>> sd-card-picorv32
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2_FINEDELAY' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35069]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter FINEDELAY bound to: ADD_DLY - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 400.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2_FINEDELAY' (105#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35069]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
<<<<<<< HEAD
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
=======
>>>>>>> sd-card-picorv32
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (106#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
<<<<<<< HEAD
=======
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
>>>>>>> sd-card-picorv32
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (107#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
<<<<<<< HEAD
=======
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
>>>>>>> sd-card-picorv32
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (107#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (108#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' (109#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane' (110#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' (109#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane' (110#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
>>>>>>> sd-card-picorv32
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' (110#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' (110#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
=======
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' (110#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' (110#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
>>>>>>> sd-card-picorv32
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
<<<<<<< HEAD
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' (110#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
=======
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' (110#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
>>>>>>> sd-card-picorv32
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
<<<<<<< HEAD
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' (110#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
=======
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' (110#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
>>>>>>> sd-card-picorv32
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (111#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PHY_CONTROL' (112#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61330]
<<<<<<< HEAD
INFO: [Synth 8-226] default block is never used [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_REF' (113#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61314]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' (114#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
=======
INFO: [Synth 8-226] default block is never used [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'PHASER_REF' (113#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61314]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' (114#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
>>>>>>> sd-card-picorv32
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0000 
	Parameter BITLANES bound to: 48'b001111111110111111111100110000010000000000000011 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0000 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 0 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b1 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b1 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b1 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b1 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b0 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b0 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b000000000011 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: double 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OCLK_DELAY bound to: 29 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: double 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: double 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
<<<<<<< HEAD
=======
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (114#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61239]
>>>>>>> sd-card-picorv32
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
<<<<<<< HEAD
=======
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO__parameterized0' (114#1) [/mada/software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50403]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
>>>>>>> sd-card-picorv32
	Parameter BITLANES bound to: 12'b000000000011 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
<<<<<<< HEAD
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized1 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized1 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized1 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized1 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
=======
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized1 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized1 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized1 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized1 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
>>>>>>> sd-card-picorv32
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b110000010000 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
	Parameter BITLANES bound to: 12'b110000010000 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
<<<<<<< HEAD
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
=======
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
>>>>>>> sd-card-picorv32
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
<<<<<<< HEAD
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
=======
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
>>>>>>> sd-card-picorv32
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: B - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 56 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: double 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: RISCV_MIG_7SERIES_0_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 1250.000000 - type: double 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: TRUE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
<<<<<<< HEAD
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
=======
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized6 does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
>>>>>>> sd-card-picorv32
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: FALSE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: FALSE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-226] default block is never used [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (8) of module 'mig_7series_v4_2_ddr_mc_phy' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (8) of module 'mig_7series_v4_2_ddr_mc_phy' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
=======
INFO: [Synth 8-226] default block is never used [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (8) of module 'mig_7series_v4_2_ddr_mc_phy' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (8) of module 'mig_7series_v4_2_ddr_mc_phy' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter CTL_BYTE_LANE bound to: 8'b11100100 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 11 - type: integer 
	Parameter nCWL bound to: 8 - type: integer 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 4 - type: integer 
	Parameter DQSFOUND_CAL bound to: RIGHT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 12210 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 14 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WL_IDLE bound to: 5'b00000 
	Parameter WL_INIT bound to: 5'b00001 
	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
	Parameter WL_FINE_INC bound to: 5'b00111 
	Parameter WL_WAIT bound to: 5'b01000 
	Parameter WL_EDGE_CHECK bound to: 5'b01001 
	Parameter WL_DQS_CHECK bound to: 5'b01010 
	Parameter WL_DQS_CNT bound to: 5'b01011 
	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
	Parameter WL_FINE_DEC bound to: 5'b01110 
	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
	Parameter WL_CORSE_INC bound to: 5'b10000 
	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
	Parameter WL_CORSE_DEC bound to: 5'b10100 
	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
	Parameter COARSE_TAPS bound to: 7 - type: integer 
	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
	Parameter REDO_COARSE bound to: 2 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:797]
WARNING: [Synth 8-5856] 3D RAM wl_corse_cnt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM wl_dqs_tap_count_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:792]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[2] was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[3] was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[2] was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[3] was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
=======
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:797]
WARNING: [Synth 8-5856] 3D RAM wl_corse_cnt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM wl_dqs_tap_count_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:792]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[2] was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[3] was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[2] was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[3] was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 1250 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter PHASER_TAP_RES bound to: 9 - type: integer 
	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter TAP_DEC bound to: 29 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
=======
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter OCAL_SIMPLE_SCAN_SAMPS bound to: 512 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SCAN_PCT_SAMPS_SOLID bound to: 95 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter TDQSS_DEGREES bound to: 60 - type: integer 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter DIV_FACTOR bound to: 6 - type: integer 
	Parameter TDQSS_LIM_MMCM_TAPS bound to: 9 - type: integer 
	Parameter WAIT_CNT bound to: 15 - type: integer 
	Parameter IDLE bound to: 14'b00000000000001 
	Parameter INIT bound to: 14'b00000000000010 
	Parameter WAIT_WR_REQ bound to: 14'b00000000000100 
	Parameter WAIT_POC_DONE bound to: 14'b00000000001000 
	Parameter WAIT_STG3 bound to: 14'b00000000010000 
	Parameter STAGE3_INC bound to: 14'b00000000100000 
	Parameter STAGE3_DEC bound to: 14'b00000001000000 
	Parameter STAGE2_INC bound to: 14'b00000010000000 
	Parameter STAGE2_DEC bound to: 14'b00000100000000 
	Parameter STG3_INCDEC_WAIT bound to: 14'b00001000000000 
	Parameter STG2_INCDEC_WAIT bound to: 14'b00010000000000 
	Parameter STAGE2_TAP_CHK bound to: 14'b00100000000000 
	Parameter PRECH_REQUEST bound to: 14'b01000000000000 
	Parameter LIMIT_DONE bound to: 14'b10000000000000 
<<<<<<< HEAD
WARNING: [Synth 8-6014] Unused sequential element oclkdelay_calib_done_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:268]
WARNING: [Synth 8-6014] Unused sequential element cmplx_stg3_left_lim_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:394]
WARNING: [Synth 8-6014] Unused sequential element cmplx_stg3_right_lim_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:409]
=======
WARNING: [Synth 8-6014] Unused sequential element oclkdelay_calib_done_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:268]
WARNING: [Synth 8-6014] Unused sequential element cmplx_stg3_left_lim_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:394]
WARNING: [Synth 8-6014] Unused sequential element cmplx_stg3_right_lim_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:409]
>>>>>>> sd-card-picorv32
	Parameter LANE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CCENABLE bound to: 0 - type: integer 
	Parameter SCANFROMRIGHT bound to: 1 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter SAMP_WAIT_WIDTH bound to: 8 - type: integer 
<<<<<<< HEAD
WARNING: [Synth 8-6014] Unused sequential element pd_out_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:138]
=======
WARNING: [Synth 8-6014] Unused sequential element pd_out_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v:138]
>>>>>>> sd-card-picorv32
	Parameter SCANFROMRIGHT bound to: 1 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter NINETY bound to: 14 - type: integer 
	Parameter TAPSPERKCLKX2 bound to: 112 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:193]
WARNING: [Synth 8-6014] Unused sequential element prev_valid_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:281]
=======
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:193]
WARNING: [Synth 8-6014] Unused sequential element prev_valid_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v:281]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CCENABLE bound to: 0 - type: integer 
	Parameter LANE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 6 - type: integer 
	Parameter SAMPS_SOLID_THRESH bound to: 410 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PO_WAIT bound to: 15 - type: integer 
	Parameter POW_WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter OCAL_DQ_MASK bound to: 8'b00000000 
<<<<<<< HEAD
WARNING: [Synth 8-6014] Unused sequential element second_half_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v:170]
WARNING: [Synth 8-3936] Found unconnected internal register 'word_shifted_reg' and it is trimmed from '32' to '8' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v:190]
=======
WARNING: [Synth 8-6014] Unused sequential element second_half_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v:170]
WARNING: [Synth 8-3936] Found unconnected internal register 'word_shifted_reg' and it is trimmed from '32' to '8' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v:190]
>>>>>>> sd-card-picorv32
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter OCAL_SIMPLE_SCAN_SAMPS bound to: 512 - type: integer 
	Parameter SCAN_PCT_SAMPS_SOLID bound to: 95 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter ONE bound to: 1 - type: integer 
	Parameter CMPLX_DATA_CNT bound to: 157 - type: integer 
	Parameter SIMP_DATA_CNT bound to: 1 - type: integer 
	Parameter DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter CMPLX_SAMPS bound to: 50 - type: integer 
	Parameter SAMP_CNT_WIDTH bound to: 10 - type: integer 
	Parameter SIMP_SAMPS_SOLID_THRESH bound to: 486 - type: integer 
	Parameter SIMP_SAMPS_HALF_THRESH bound to: 243 - type: integer 
	Parameter CMPLX_SAMPS_SOLID_THRESH bound to: 48 - type: integer 
	Parameter CMPLX_SAMPS_HALF_THRESH bound to: 24 - type: integer 
	Parameter NULL bound to: 2'b11 
	Parameter FUZZ bound to: 2'b00 
	Parameter ONEEIGHTY bound to: 2'b10 
	Parameter ZERO bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NULL bound to: 2'b11 
	Parameter FUZZ bound to: 2'b00 
	Parameter ONEEIGHTY bound to: 2'b10 
	Parameter ZERO bound to: 2'b01 
<<<<<<< HEAD
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v:184]
=======
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v:184]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter POC_SAMPLE_CLEAR_WAIT bound to: 1024 - type: integer 
	Parameter MAX_RESUME_WAIT bound to: 1024 - type: integer 
	Parameter RESUME_WAIT_WIDTH bound to: 11 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:420]
WARNING: [Synth 8-6014] Unused sequential element phy_rddata_en_3_second_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:359]
WARNING: [Synth 8-3848] Net dbg_oclkdelay_rd_data in module/entity mig_7series_v4_2_ddr_phy_oclkdelay_cal does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v:207]
=======
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:420]
WARNING: [Synth 8-6014] Unused sequential element phy_rddata_en_3_second_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:359]
WARNING: [Synth 8-3848] Net dbg_oclkdelay_rd_data in module/entity mig_7series_v4_2_ddr_phy_oclkdelay_cal does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v:207]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 11 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 8 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000001111 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
<<<<<<< HEAD
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:207]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:691]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:131]
=======
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:207]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:691]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v:131]
>>>>>>> sd-card-picorv32
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: ON - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
<<<<<<< HEAD
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2697]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[2:0]' into 'rd_mux_sel_r_reg[2:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
=======
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2697]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[2:0]' into 'rd_mux_sel_r_reg[2:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter FINE_PER_BIT bound to: ON - type: string 
	Parameter CENTER_COMP_MODE bound to: ON - type: string 
	Parameter PI_VAL_ADJ bound to: ON - type: string 
	Parameter PRBS_IDLE bound to: 6'b000000 
	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
	Parameter PRBS_DEC_DQS bound to: 6'b000011 
	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
	Parameter PRBS_INC_DQS bound to: 6'b000101 
	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
	Parameter PRBS_NEXT_DQS bound to: 6'b001000 
	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001001 
	Parameter PRBS_DONE bound to: 6'b001010 
	Parameter PRBS_CALC_TAPS_PRE bound to: 6'b001011 
	Parameter PRBS_CALC_TAPS_WAIT bound to: 6'b001100 
	Parameter FINE_PI_DEC bound to: 6'b001101 
	Parameter FINE_PI_DEC_WAIT bound to: 6'b001110 
	Parameter FINE_PI_INC bound to: 6'b001111 
	Parameter FINE_PI_INC_WAIT bound to: 6'b010000 
	Parameter FINE_PAT_COMPARE_PER_BIT bound to: 6'b010001 
	Parameter FINE_CALC_TAPS bound to: 6'b010010 
	Parameter FINE_CALC_TAPS_WAIT bound to: 6'b010011 
	Parameter RD_DONE_WAIT_FOR_PI_INC_INC bound to: 6'b010100 
	Parameter RD_DONE_WAIT_FOR_PI_INC_DEC bound to: 6'b010101 
	Parameter NUM_SAMPLES_CNT bound to: 12'b000000001100 
	Parameter NUM_SAMPLES_CNT1 bound to: 12'b000000010100 
	Parameter NUM_SAMPLES_CNT2 bound to: 12'b000000001010 
	Parameter MIN_WIN bound to: 8 - type: integer 
	Parameter MATCH_ALL_ONE bound to: 8'b11111111 
	Parameter MIN_PASS bound to: 8'b00000000 
	Parameter MIN_LEFT bound to: 8'b10000000 
<<<<<<< HEAD
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1152]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise0_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall0_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise1_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall1_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise2_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall2_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise3_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall3_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise0_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall0_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise1_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall1_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise2_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall2_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise3_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall3_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise0_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall0_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise1_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall1_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise2_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall2_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise3_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall3_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise0_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall0_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise1_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall1_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise2_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall2_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise3_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall3_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise0_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall0_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise1_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall1_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise2_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall2_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise3_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall3_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise0_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall0_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise1_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall1_r4_reg was removed.  [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
=======
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1152]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise0_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall0_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise1_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall1_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise2_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall2_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise3_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall3_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise0_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall0_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise1_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall1_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise2_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall2_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise3_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall3_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise0_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall0_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise1_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall1_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise2_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall2_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise3_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall3_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise0_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall0_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise1_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall1_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise2_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall2_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise3_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall3_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise0_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall0_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise1_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall1_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise2_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall2_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise3_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall3_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise0_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall0_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise1_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall1_r4_reg was removed.  [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
>>>>>>> sd-card-picorv32
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
=======
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
>>>>>>> sd-card-picorv32
	Parameter tCK bound to: 1250 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 11 - type: integer 
	Parameter nCWL bound to: 8 - type: integer 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter REFRESH_TIMER bound to: 12210 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 14 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 40 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 1250 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 40 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 140 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 79 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 64 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 12 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0011 
	Parameter REG_RC10 bound to: 8'b10011010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 8 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
<<<<<<< HEAD
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5273]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
=======
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5273]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 5000 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 3 - type: integer 
	Parameter FINE_CNT bound to: 22 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
<<<<<<< HEAD
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[2:0]' into 'po_stg2_wrcal_cnt_reg[2:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
=======
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[2:0]' into 'po_stg2_wrcal_cnt_reg[2:0]' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
>>>>>>> sd-card-picorv32
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
<<<<<<< HEAD
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2262]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (8) of module 'mig_7series_v4_2_ddr_calib_top' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
=======
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2262]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (8) of module 'mig_7series_v4_2_ddr_calib_top' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter CWL_M bound to: 9 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 9 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 288 - type: integer 
	Parameter FULL_RAM_CNT bound to: 48 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 48 - type: integer 
	Parameter RAM_WIDTH bound to: 288 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
=======
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
>>>>>>> sd-card-picorv32
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 256 - type: integer 
	Parameter FULL_RAM_CNT bound to: 42 - type: integer 
	Parameter REMAINDER bound to: 4 - type: integer 
	Parameter RAM_CNT bound to: 43 - type: integer 
	Parameter RAM_WIDTH bound to: 258 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:327]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:432]
=======
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:327]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:432]
>>>>>>> sd-card-picorv32
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 5 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 32 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 33 - type: integer 
	Parameter C_WDATA_LEN bound to: 256 - type: integer 
	Parameter C_WID_RIGHT bound to: 289 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 293 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 256 - type: integer 
	Parameter C_RID_RIGHT bound to: 259 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 263 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v:206]
=======
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v:206]
>>>>>>> sd-card-picorv32
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 293 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 263 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 29'b11111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:126]
=======
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:126]
>>>>>>> sd-card-picorv32
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
<<<<<<< HEAD
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_2_axi_mc_w_channel does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:96]
=======
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_2_axi_mc_w_channel does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:96]
>>>>>>> sd-card-picorv32
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter P_WIDTH bound to: 4 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter B_RESP_PERF bound to: 1'b1 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 29'b11111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 7 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 257 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
<<<<<<< HEAD
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:189]
=======
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:189]
>>>>>>> sd-card-picorv32
	Parameter C_WIDTH bound to: 257 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
<<<<<<< HEAD
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:315]
=======
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:315]
>>>>>>> sd-card-picorv32
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
<<<<<<< HEAD
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:500]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:752]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:754]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:756]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:758]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:761]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:764]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:766]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:769]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:779]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:780]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'riscv_mig_7series_0_0' has 64 connections declared, but only 58 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:367]
	Parameter burst_size bound to: 16 - type: integer 
	Parameter dma_word_bits bound to: 32 - type: integer 
	Parameter dma_addr_bits bound to: 32 - type: integer 
	Parameter axis_word_bits bound to: 8 - type: integer 
	Parameter pkt_ptr_bits bound to: 4 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/ethernet.v:167]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/ethernet.v:659]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/ethernet.v:280]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/ethernet.v:300]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/ethernet.v:310]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/ethernet.v:334]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/ethernet.v:345]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/ethernet.v:353]
	Parameter dma_addr_bits bound to: 32 - type: integer 
	Parameter fifo_addr_bits bound to: 7 - type: integer 
	Parameter sdio_card_detect_level bound to: 0 - type: integer 
	Parameter voltage_controll_reg bound to: 3300 - type: integer 
	Parameter capabilies_reg bound to: 16'b0000000000000011 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/mada/users/gmejiama/Documents/vivado-risc-v/sdc/axi_sdc_controller.v:193]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/sdc/axi_sdc_controller.v:350]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/sdc/axi_sdc_controller.v:391]
	Parameter IDLE bound to: 3'b001 
	Parameter EXECUTE bound to: 3'b010 
	Parameter BUSY_CHECK bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/sdc/sd_cmd_master.v:90]
	Parameter INIT_DELAY bound to: 4 - type: integer 
	Parameter BITS_TO_SEND bound to: 48 - type: integer 
	Parameter CMD_SIZE bound to: 40 - type: integer 
	Parameter RESP_SIZE bound to: 128 - type: integer 
	Parameter STATE_SIZE bound to: 8 - type: integer 
	Parameter INIT bound to: 8'b00000001 
	Parameter IDLE bound to: 8'b00000010 
	Parameter SETUP_CRC bound to: 8'b00000100 
	Parameter WRITE bound to: 8'b00001000 
	Parameter READ_WAIT bound to: 8'b00010000 
	Parameter READ bound to: 8'b00100000 
	Parameter FINISH_WR bound to: 8'b01000000 
	Parameter FINISH_WO bound to: 8'b10000000 
	Parameter IDLE bound to: 4'b0001 
	Parameter START_TX_FIFO bound to: 4'b0010 
	Parameter START_RX_FIFO bound to: 4'b0100 
	Parameter DATA_TRANSFER bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/sdc/sd_data_master.v:80]
	Parameter IDLE bound to: 7'b0000001 
	Parameter WRITE_DAT bound to: 7'b0000010 
	Parameter WRITE_WAIT bound to: 7'b0000100 
	Parameter WRITE_DRT bound to: 7'b0001000 
	Parameter WRITE_BUSY bound to: 7'b0010000 
	Parameter READ_WAIT bound to: 7'b0100000 
	Parameter READ_DAT bound to: 7'b1000000 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/mada/users/gmejiama/Documents/vivado-risc-v/uart/uart.v:85]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/uart/uart.v:178]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/uart/uart.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/uart/uart.v:281]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/uart/uart.v:303]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_axi_xadc' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_axi_xadc.vhd:236]
	Parameter C_INSTANCE bound to: riscv_XADC_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_axi_lite_ipif' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/riscv_XADC_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_slave_attachment' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/riscv_XADC_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_address_decoder' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/riscv_XADC_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized0' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized1' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized1' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized2' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized2' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized3' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized3' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized4' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized4' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized5' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized5' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized6' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized6' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized7' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized7' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized8' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized8' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized9' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized9' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized10' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized10' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized11' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized11' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized12' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized12' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized13' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized13' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized14' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized14' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized15' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized15' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized16' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized16' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized17' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized17' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized18' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized18' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized19' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized19' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized20' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized20' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized21' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized21' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized22' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized22' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized23' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized23' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized24' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized24' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_pselect_f__parameterized25' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_pselect_f__parameterized25' (179#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_address_decoder' (180#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/riscv_XADC_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/riscv_XADC_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_slave_attachment' (181#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/riscv_XADC_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_axi_lite_ipif' (182#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/riscv_XADC_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'riscv_XADC_0_xadc_core_drp' declared at '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_xadc_core_drp.vhd:141' bound to instance 'AXI_XADC_CORE_I' of component 'riscv_XADC_0_xadc_core_drp' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_axi_xadc.vhd:691]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_xadc_core_drp' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_xadc_core_drp.vhd:187]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'temperature_update' declared at '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_temperature_update.vhd:53' bound to instance 'temperature_update_inst' of component 'temperature_update' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_xadc_core_drp.vhd:936]
INFO: [Synth 8-638] synthesizing module 'temperature_update' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_temperature_update.vhd:71]
INFO: [Synth 8-226] default block is never used [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_temperature_update.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'temperature_update' (183#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_temperature_update.vhd:71]
INFO: [Synth 8-3491] module 'drp_arbiter' declared at '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_drp_arbiter.vhd:51' bound to instance 'Inst_drp_arbiter' of component 'drp_arbiter' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_xadc_core_drp.vhd:951]
INFO: [Synth 8-638] synthesizing module 'drp_arbiter' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_drp_arbiter.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'drp_arbiter' (184#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_drp_arbiter.vhd:82]
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010000111111100 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100111100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1010100100111010 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010010000100101 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_xadc_core_drp.vhd:1064]
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_xadc_core_drp' (185#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_xadc_core_drp.vhd:187]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_soft_reset' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_soft_reset' (186#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/proc_common_v3_30_a/hdl/src/vhdl/riscv_XADC_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'riscv_XADC_0_interrupt_control' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/interrupt_control_v2_01_a/hdl/src/vhdl/riscv_XADC_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_interrupt_control' (187#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/interrupt_control_v2_01_a/hdl/src/vhdl/riscv_XADC_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'riscv_XADC_0_axi_xadc' (188#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0_axi_xadc.vhd:236]
WARNING: [Synth 8-7023] instance 'XADC' of module 'riscv_XADC_0' has 30 connections declared, but only 23 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:1061]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 25 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: FALSE - type: string 
	Parameter AXIS_DATA_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b0 
	Parameter AXIS_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TX_FIFO_RAM_PIPELINE bound to: 1 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter TX_DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter TX_DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter TX_DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 16384 - type: integer 
	Parameter RX_FIFO_RAM_PIPELINE bound to: 1 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter RX_DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter RX_DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: FALSE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_rgmii.v:115]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_rgmii.v:122]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_rgmii.v:136]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: FALSE - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_FMT_TOD bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_PTP_TS_CTRL_IN_TUSER bound to: 0 - type: integer 
	Parameter TX_PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter TX_PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_USER_WIDTH bound to: 1 - type: integer 
	Parameter RX_USER_WIDTH bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 1'b0 
	Parameter TX_USER_WIDTH_INT bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_PAYLOAD bound to: 3'b001 
	Parameter STATE_WAIT_LAST bound to: 3'b010 
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_rx.v:189]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_CTRL_IN_TUSER bound to: 0 - type: integer 
	Parameter PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter MIN_LEN_WIDTH bound to: 6 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_PREAMBLE bound to: 3'b001 
	Parameter STATE_PAYLOAD bound to: 3'b010 
	Parameter STATE_LAST bound to: 3'b011 
	Parameter STATE_PAD bound to: 3'b100 
	Parameter STATE_FCS bound to: 3'b101 
	Parameter STATE_IFG bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_tx.v:367]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_tx.v:241]
WARNING: [Synth 8-7023] instance 'eth_mac_1g_inst' of module 'eth_mac_1g' has 98 connections declared, but only 29 given [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_rgmii.v:222]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b0 
	Parameter S_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter S_BYTE_LANES bound to: 1 - type: integer 
	Parameter M_BYTE_LANES bound to: 1 - type: integer 
	Parameter S_BYTE_SIZE bound to: 8 - type: integer 
	Parameter M_BYTE_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:218]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:220]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:222]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:224]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:226]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:231]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:233]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:235]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:237]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:239]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:242]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:244]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:246]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:248]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:250]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:252]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:259]
WARNING: [Synth 8-7023] instance 'tx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_rgmii_fifo.v:273]
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b0 
	Parameter M_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter S_BYTE_LANES bound to: 1 - type: integer 
	Parameter M_BYTE_LANES bound to: 1 - type: integer 
	Parameter S_BYTE_SIZE bound to: 8 - type: integer 
	Parameter M_BYTE_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/verilog-ethernet/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mada/users/gmejiama/Documents/vivado-risc-v/board/genesys2/ethernet-genesys2.v:131]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: ODATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_ODATAIN_INVERTED bound to: 1'b0 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 23 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
WARNING: [Synth 8-7023] instance 'rgmii_odelay_clk' of module 'ODELAYE2' has 12 connections declared, but only 11 given [/mada/users/gmejiama/Documents/vivado-risc-v/board/genesys2/ethernet-genesys2.v:209]
INFO: [Synth 8-638] synthesizing module 'bd_9c60_psr0_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/synth/bd_9c60_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/synth/bd_9c60_psr0_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_9c60_psr0_0' (208#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/synth/bd_9c60_psr0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_9c60_psr0_0' has 10 connections declared, but only 6 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/bd_9c60.v:1423]
INFO: [Synth 8-638] synthesizing module 'bd_9c60_psr_aclk_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/synth/bd_9c60_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/synth/bd_9c60_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_9c60_psr_aclk_0' (209#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/synth/bd_9c60_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_9c60_psr_aclk_0' has 10 connections declared, but only 6 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/bd_9c60.v:1430]
INFO: [Synth 8-638] synthesizing module 'bd_9c60_psr_aclk2_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/synth/bd_9c60_psr_aclk2_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/synth/bd_9c60_psr_aclk2_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_9c60_psr_aclk2_0' (210#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/synth/bd_9c60_psr_aclk2_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk2' of module 'bd_9c60_psr_aclk2_0' has 10 connections declared, but only 6 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/bd_9c60.v:1437]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_ISWRG1 does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/bd_9c60.v:1398]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5056 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 158 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 158 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 158 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 158 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 158 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 158 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 158 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 158 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 158 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 160 - type: integer 
	Parameter rstb_loop_iter bound to: 160 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 224 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 7 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 7 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 7 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 7 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 7 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 7 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2720 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 85 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 85 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 85 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 85 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 85 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 85 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 85 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 85 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 85 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 85 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 85 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 85 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 88 - type: integer 
	Parameter rstb_loop_iter bound to: 88 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 85 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3392 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 106 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 106 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 106 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 108 - type: integer 
	Parameter rstb_loop_iter bound to: 108 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_9c60_s00tr_0' has 82 connections declared, but only 80 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/bd_9c60.v:2650]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 140 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 140 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 140 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 140 - type: integer 
	Parameter rstb_loop_iter bound to: 140 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 800 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 25 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 25 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 25 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3296 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 103 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 103 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 103 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 103 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 103 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 103 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 103 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 103 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 103 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 104 - type: integer 
	Parameter rstb_loop_iter bound to: 104 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 88 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 88 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 88 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 88 - type: integer 
	Parameter rstb_loop_iter bound to: 88 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_9c60_s01tr_0' has 82 connections declared, but only 80 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/bd_9c60.v:3557]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 140 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 140 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 140 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 140 - type: integer 
	Parameter rstb_loop_iter bound to: 140 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 800 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 25 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 25 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 25 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3296 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 103 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 103 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 103 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 103 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 103 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 103 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 103 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 103 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 103 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 104 - type: integer 
	Parameter rstb_loop_iter bound to: 104 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 88 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 88 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 88 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 88 - type: integer 
	Parameter rstb_loop_iter bound to: 88 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_9a00_psr0_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/synth/bd_9a00_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/synth/bd_9a00_psr0_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_9a00_psr0_0' (255#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/synth/bd_9a00_psr0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_9a00_psr0_0' has 10 connections declared, but only 6 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/synth/bd_9a00.v:2063]
INFO: [Synth 8-638] synthesizing module 'bd_9a00_psr_aclk_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/synth/bd_9a00_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/synth/bd_9a00_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_9a00_psr_aclk_0' (256#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/synth/bd_9a00_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_9a00_psr_aclk_0' has 10 connections declared, but only 6 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/synth/bd_9a00.v:2070]
INFO: [Synth 8-638] synthesizing module 'bd_9a00_psr_aclk2_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/synth/bd_9a00_psr_aclk2_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/synth/bd_9a00_psr_aclk2_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_9a00_psr_aclk2_0' (257#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/synth/bd_9a00_psr_aclk2_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk2' of module 'bd_9a00_psr_aclk2_0' has 10 connections declared, but only 6 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/synth/bd_9a00.v:2077]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_64RM6X does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/synth/bd_9a00.v:2034]
INFO: [Synth 8-5534] Detected attribute (* DIRECT_ENABLE = "yes" *) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:560]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-7023] instance 'io_axi_s' of module 'riscv_io_axi_s_0' has 117 connections declared, but only 106 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:1212]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
WARNING: [Synth 8-7023] instance 'IO' of module 'IO_imp_44488Y' has 97 connections declared, but only 96 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:1650]
INFO: [Synth 8-638] synthesizing module 'Rocket64b2' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:385]
	Parameter RAM_ADDR_OFFSET_MB bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:671]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:672]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:673]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:11]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:13]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (336#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:11]
INFO: [Synth 8-3491] module 'RocketSystem' declared at '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:105700' bound to instance 'rocket_system' of component 'RocketSystem' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:728]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_resp_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_resp_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_extra_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_extra_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:86176]
INFO: [Synth 8-638] synthesizing module 'plusarg_reader' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:889]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plusarg_reader' (483#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:889]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_tlrr_extra_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_tlrr_extra_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_tlrr_extra_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_tlrr_extra_size_reg" dissolved into registers
INFO: [Synth 8-638] synthesizing module 'JtagSeries7' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:54]
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'jtag' to cell 'BSCANE2' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:119]
INFO: [Synth 8-113] binding component instance 'tck_buf' to cell 'BUFG' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:137]
INFO: [Synth 8-256] done synthesizing module 'JtagSeries7' (542#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'Rocket64b2' (543#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/rocket.vhdl:385]
WARNING: [Synth 8-7023] instance 'RocketChip' of module 'riscv_RocketChip_0' has 118 connections declared, but only 116 given [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:1747]
=======
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:500]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:752]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:754]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:756]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:758]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:761]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:764]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:766]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:769]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:779]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity riscv_mig_7series_0_0_mig does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/riscv_mig_7series_0_0_mig.v:780]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'riscv_mig_7series_0_0' has 64 connections declared, but only 58 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:347]
WARNING: [Synth 8-7023] instance 'DDR' of module 'DDR_imp_10J4PB3' has 55 connections declared, but only 54 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:2098]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: lut - type: string 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_AXI_READ_FIFO_TYPE bound to: lut - type: string 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter P_WIDTH_RACH bound to: 47 - type: integer 
	Parameter P_WIDTH_WACH bound to: 47 - type: integer 
	Parameter P_WIDTH_RDCH bound to: 37 - type: integer 
	Parameter P_WIDTH_WDCH bound to: 38 - type: integer 
	Parameter P_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_READ_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-7023] instance 'axi_data_fifo_0' of module 'riscv_axi_data_fifo_0_0' has 40 connections declared, but only 37 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:2153]
INFO: [Synth 8-638] synthesizing module 'riscv_axi_gpio_0_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_gpio_0_0/synth/riscv_axi_gpio_0_0.vhd:86]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_gpio_0_0/synth/riscv_axi_gpio_0_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (168#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (168#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (168#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (168#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (169#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (170#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (171#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-226] default block is never used [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (171#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (172#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (173#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'riscv_axi_gpio_0_0' (174#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_gpio_0_0/synth/riscv_axi_gpio_0_0.vhd:86]
WARNING: [Synth 8-7023] instance 'axi_gpio_0' of module 'riscv_axi_gpio_0_0' has 22 connections declared, but only 21 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:2191]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 46 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 46 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'riscv_auto_pc_2' has 56 connections declared, but only 54 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:1779]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'riscv_auto_pc_3' has 56 connections declared, but only 54 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:4378]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'riscv_auto_us_0' has 72 connections declared, but only 70 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:4433]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 0 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'riscv_auto_us_1' has 76 connections declared, but only 74 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:4801]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001110000000000000000000000000000011110 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: kintex7 - type: string 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001100000000000001111111111111111000000000000000000000000000000000101000000000000111111111111111100000000000000000000000000000000010011111111111111111111111111110000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 68 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001100000000000001111111111111111000000000000000000000000000000000101000000000000111111111111111100000000000000000000000000000000010011111111111111111111111111110000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 75 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-7023] instance 'xbar' of module 'riscv_xbar_0' has 74 connections declared, but only 72 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:3721]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter VALID_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter WORD_WIDTH bound to: 4 - type: integer 
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-4471] merging register 's_axil_awready_reg_reg' into 's_axil_wready_reg_reg' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/rtl/axil_ram.v:92]
>>>>>>> sd-card-picorv32
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
<<<<<<< HEAD
INFO: [Synth 8-638] synthesizing module 'riscv_util_ds_buf_0_0' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/synth/riscv_util_ds_buf_0_0.vhd:64]
=======
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'riscv_clk_wiz_0_0' has 6 connections declared, but only 4 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:2433]
WARNING: [Synth 8-7023] instance 'inst' of module 'jtag_axi_v1_2_10_jtag_axi' has 41 connections declared, but only 39 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_jtag_axi_0_0/synth/riscv_jtag_axi_0_0.v:191]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b0 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b0 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b0 
	Parameter ENABLE_FAST_MUL bound to: 1'b0 
	Parameter ENABLE_DIV bound to: 1'b0 
	Parameter ENABLE_IRQ bound to: 1'b0 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b0 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 1073741824 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: 1342177280 - type: integer 
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter LATCHED_MEM_RDATA bound to: 1'b0 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b0 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b0 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b0 
	Parameter ENABLE_FAST_MUL bound to: 1'b0 
	Parameter ENABLE_DIV bound to: 1'b0 
	Parameter ENABLE_IRQ bound to: 1'b0 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b0 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 1073741824 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: 1342177280 - type: integer 
	Parameter irq_timer bound to: 0 - type: integer 
	Parameter irq_ebreak bound to: 1 - type: integer 
	Parameter irq_buserror bound to: 2 - type: integer 
	Parameter irqregs_offset bound to: 32 - type: integer 
	Parameter regfile_size bound to: 32 - type: integer 
	Parameter regindex_bits bound to: 5 - type: integer 
	Parameter WITH_PCPI bound to: 1'b0 
	Parameter TRACE_BRANCH bound to: 36'b000100000000000000000000000000000000 
	Parameter TRACE_ADDR bound to: 36'b001000000000000000000000000000000000 
	Parameter TRACE_IRQ bound to: 36'b100000000000000000000000000000000000 
	Parameter cpu_state_trap bound to: 8'b10000000 
	Parameter cpu_state_fetch bound to: 8'b01000000 
	Parameter cpu_state_ld_rs1 bound to: 8'b00100000 
	Parameter cpu_state_ld_rs2 bound to: 8'b00010000 
	Parameter cpu_state_exec bound to: 8'b00001000 
	Parameter cpu_state_shift bound to: 8'b00000100 
	Parameter cpu_state_stmem bound to: 8'b00000010 
	Parameter cpu_state_ldmem bound to: 8'b00000001 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:403]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1120]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1252]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1252]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1269]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1269]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1269]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1315]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1315]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1315]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1486]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1486]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1498]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1498]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1498]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1584]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1584]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1584]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1584]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1584]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1584]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1628]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1628]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1736]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1767]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1837]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1837]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1845]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1845]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1860]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1860]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1885]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1885]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1902]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1902]
INFO: [Synth 8-4471] merging register 'trace_valid_reg' into 'do_waitirq_reg' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1452]
WARNING: [Synth 8-7023] instance 'picorv32_core' of module 'picorv32' has 27 connections declared, but only 22 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:2674]
WARNING: [Synth 8-7023] instance 'picorv32_axi_0' of module 'riscv_picorv32_axi_0_1' has 32 connections declared, but only 24 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:2478]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/mada/users/gmejiama/Documents/vivado-risc-v/uart/uart.v:85]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/uart/uart.v:178]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/uart/uart.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/uart/uart.v:281]
INFO: [Synth 8-155] case statement is not full and has no default [/mada/users/gmejiama/Documents/vivado-risc-v/uart/uart.v:303]
WARNING: [Synth 8-7023] instance 'uart_0' of module 'riscv_uart_0_0' has 23 connections declared, but only 21 given [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/synth/riscv.v:2503]
INFO: [Synth 8-638] synthesizing module 'riscv_util_ds_buf_0_0' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/synth/riscv_util_ds_buf_0_0.vhd:64]
>>>>>>> sd-card-picorv32
	Parameter C_BUF_TYPE bound to: IBUFDS - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
<<<<<<< HEAD
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:72' bound to instance 'U0' of component 'util_ds_buf' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/synth/riscv_util_ds_buf_0_0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:134]
=======
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:72' bound to instance 'U0' of component 'util_ds_buf' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/synth/riscv_util_ds_buf_0_0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:134]
>>>>>>> sd-card-picorv32
	Parameter C_BUF_TYPE bound to: IBUFDS - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
<<<<<<< HEAD
INFO: [Synth 8-113] binding component instance 'IBUFDS_I' to cell 'IBUFDS' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:240]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:105]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:110]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:115]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:120]
WARNING: [Synth 8-3848] Net BUFG_GT_O in module/entity util_ds_buf does not have driver. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (547#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'riscv_util_ds_buf_0_0' (548#1) [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/synth/riscv_util_ds_buf_0_0.vhd:64]
=======
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:105]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:110]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:115]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:120]
WARNING: [Synth 8-3848] Net BUFG_GT_O in module/entity util_ds_buf does not have driver. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (283#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'riscv_util_ds_buf_0_0' (284#1) [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/synth/riscv_util_ds_buf_0_0.vhd:64]
>>>>>>> sd-card-picorv32
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
WARNING: [Synth 8-3331] design util_vector_logic_v2_0_1_util_vector_logic has unconnected port Op2[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFH_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_IO[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IBUF_DS_CEB[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port OBUF_IN[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_T[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_CLR[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFH_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CEMASK[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CLR[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CLRMASK[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[2]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[1]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[0]
<<<<<<< HEAD
WARNING: [Synth 8-3331] design TLROM has unconnected port auto_in_a_bits_address[16]
WARNING: [Synth 8-3331] design TLROM has unconnected port auto_in_a_bits_address[2]
WARNING: [Synth 8-3331] design TLROM has unconnected port auto_in_a_bits_address[1]
WARNING: [Synth 8-3331] design TLROM has unconnected port auto_in_a_bits_address[0]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[127]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[126]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[125]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[124]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[123]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[122]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[121]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[120]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[119]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[118]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[117]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[116]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[115]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[114]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[113]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[112]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[111]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[110]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[109]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[108]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[107]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[106]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[105]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[104]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[103]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[102]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[101]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[100]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[99]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[98]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[97]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[96]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[95]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[94]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[93]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[92]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[91]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[90]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[89]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[88]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[87]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[86]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[85]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[84]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[83]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[82]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[81]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[80]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[79]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[78]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[77]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[76]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[75]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[74]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[73]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[72]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[71]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[70]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[69]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[68]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[67]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[66]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[65]
WARNING: [Synth 8-3331] design SBToTL has unconnected port io_dataIn[64]
WARNING: [Synth 8-3331] design TLDebugModuleInner has unconnected port auto_tl_in_a_bits_address[2]
WARNING: [Synth 8-3331] design TLDebugModuleInner has unconnected port auto_tl_in_a_bits_address[1]
WARNING: [Synth 8-3331] design TLDebugModuleInner has unconnected port auto_tl_in_a_bits_address[0]
WARNING: [Synth 8-3331] design TLDebugModuleInner has unconnected port auto_dmi_in_a_bits_address[1]
WARNING: [Synth 8-3331] design TLDebugModuleInner has unconnected port auto_dmi_in_a_bits_address[0]
WARNING: [Synth 8-3331] design TLDebugModuleOuter has unconnected port auto_dmi_in_a_bits_address[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3391.836 ; gain = 1539.422 ; free physical = 36958 ; free virtual = 55964
=======
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wr
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[31]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[30]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[29]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[28]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[27]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[26]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[25]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[24]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[23]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[22]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[21]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[20]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[19]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[18]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[17]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[16]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[15]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[14]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[13]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[12]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[11]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[10]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[9]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[8]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[6]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[5]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[4]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[3]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[2]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[1]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[0]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wait
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_ready
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[31]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[30]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[29]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[28]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[27]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[26]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[25]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[24]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[23]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[22]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[21]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[20]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[19]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[18]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[17]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[16]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[15]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[14]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[13]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[12]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[11]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[10]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[9]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[8]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[6]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[5]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[4]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[3]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[2]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[1]
WARNING: [Synth 8-3331] design picorv32 has unconnected port irq[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_10_read_axi has unconnected port axi_rd_reset
WARNING: [Synth 8-3331] design jtag_axi_v1_2_10_read_axi has unconnected port rx_fifo_full
WARNING: [Synth 8-3331] design jtag_axi_v1_2_10_read_axi has unconnected port axi_rid[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_10_write_axi has unconnected port axi_wr_reset
WARNING: [Synth 8-3331] design jtag_axi_v1_2_10_write_axi has unconnected port tx_fifo_empty
WARNING: [Synth 8-3331] design jtag_axi_v1_2_10_write_axi has unconnected port write_data_valid
WARNING: [Synth 8-3331] design jtag_axi_v1_2_10_write_axi has unconnected port axi_bid[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 2735.117 ; gain = 904.797 ; free physical = 26651 ; free virtual = 51817
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 3400.742 ; gain = 1548.328 ; free physical = 37215 ; free virtual = 56221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 3400.742 ; gain = 1548.328 ; free physical = 37215 ; free virtual = 56221
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3847.883 ; gain = 9.008 ; free physical = 36271 ; free virtual = 55276
INFO: [Netlist 29-17] Analyzing 343 Unisim elements for replacement
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2744.023 ; gain = 913.703 ; free physical = 26744 ; free virtual = 51910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2744.023 ; gain = 913.703 ; free physical = 26744 ; free virtual = 51910
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2749.961 ; gain = 0.000 ; free physical = 26481 ; free virtual = 51648
INFO: [Netlist 29-17] Analyzing 417 Unisim elements for replacement
>>>>>>> sd-card-picorv32
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
<<<<<<< HEAD
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc:527]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc:534]
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/riscv_util_ds_buf_0_0_board.xdc] for cell 'riscv_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/riscv_util_ds_buf_0_0_board.xdc] for cell 'riscv_i/util_ds_buf_0/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/riscv_util_ds_buf_0_0.xdc] for cell 'riscv_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/riscv_util_ds_buf_0_0.xdc] for cell 'riscv_i/util_ds_buf_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
=======
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc:527]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc:534]
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/riscv_util_ds_buf_0_0_board.xdc] for cell 'riscv_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/riscv_util_ds_buf_0_0_board.xdc] for cell 'riscv_i/util_ds_buf_0/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/riscv_util_ds_buf_0_0.xdc] for cell 'riscv_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_util_ds_buf_0_0/riscv_util_ds_buf_0_0.xdc] for cell 'riscv_i/util_ds_buf_0/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'riscv_i/jtag_axi_0/inst'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'riscv_i/jtag_axi_0/inst'
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_gpio_0_0/riscv_axi_gpio_0_0_board.xdc] for cell 'riscv_i/axi_gpio_0/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_gpio_0_0/riscv_axi_gpio_0_0_board.xdc] for cell 'riscv_i/axi_gpio_0/U0'
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_gpio_0_0/riscv_axi_gpio_0_0.xdc] for cell 'riscv_i/axi_gpio_0/U0'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_axi_gpio_0_0/riscv_axi_gpio_0_0.xdc] for cell 'riscv_i/axi_gpio_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
>>>>>>> sd-card-picorv32
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
<<<<<<< HEAD
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
=======
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
>>>>>>> sd-card-picorv32
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
<<<<<<< HEAD
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
=======
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
>>>>>>> sd-card-picorv32
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
<<<<<<< HEAD
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
=======
>>>>>>> sd-card-picorv32
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4789.066 ; gain = 0.000 ; free physical = 35418 ; free virtual = 54424
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 272 instances were transformed.
  FDR => FDRE: 108 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 96 instances
  SRL16 => SRL16E: 9 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4789.066 ; gain = 0.000 ; free physical = 35417 ; free virtual = 54422
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:17 . Memory (MB): peak = 4789.066 ; gain = 2936.652 ; free physical = 37086 ; free virtual = 56092
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-4471] merging register 'largest_reg[0][5:0]' into 'smallest_reg[0][5:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[1][5:0]' into 'smallest_reg[1][5:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[2][5:0]' into 'smallest_reg[2][5:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[3][5:0]' into 'smallest_reg[3][5:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-802] inferred FSM for state register 'wl_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
INFO: [Synth 8-5546] ROM "dqs_count_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dq_cnt_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dual_rnk_dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:342]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v:354]
INFO: [Synth 8-5546] ROM "ktap_right" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prech_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_r_reg' in module 'mig_7series_v4_2_poc_tap_base'
INFO: [Synth 8-4471] merging register 'complex_wrlvl_final_r_reg' into 'complex_oclkdelay_calib_done_r_reg' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v:107]
INFO: [Synth 8-4471] merging register 'wrlvl_final_r_reg' into 'oclkdelay_calib_done_r_reg' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v:106]
INFO: [Synth 8-802] inferred FSM for state register 'sm_r_reg' in module 'mig_7series_v4_2_ddr_phy_ocd_cntlr'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:207]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v:570]
INFO: [Synth 8-5544] ROM "stg2_ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "po_finish_scan" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "po_slew" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "po_center_wait" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal'
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][9][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][10][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][11][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][12][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][13][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][14][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][15][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][16][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][17][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][18][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][19][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][20][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][21][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][22][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][23][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][24][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][25][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][26][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][27][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][28][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][29][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][30][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][31][4:0]' into 'dlyval_dq_reg_r_reg[0][8][4:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0:0]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1:1]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2:2]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2:2]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2:2]' [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1648]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
INFO: [Synth 8-5546] ROM "cal1_dq_idel_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_sr_req_pulsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_dq_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1152]
INFO: [Synth 8-5546] ROM "prbs_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_rdlvl_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_rd_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_init_pi_dec_done_r" won't be mapped to RAM because it is too sparse
=======
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3058.199 ; gain = 0.000 ; free physical = 26174 ; free virtual = 51341
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 363 instances were transformed.
  FDR => FDRE: 228 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 96 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3058.199 ; gain = 0.000 ; free physical = 26173 ; free virtual = 51339
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 3058.199 ; gain = 1227.879 ; free physical = 26703 ; free virtual = 51869
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
>>>>>>> sd-card-picorv32
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal2_done_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
INFO: [Synth 8-5546] ROM "tempmon_state_init" won't be mapped to RAM because it is too sparse
<<<<<<< HEAD
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:406]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v4_2_axi_mc_r_channel'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_cmd_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_cmd_serial_host'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_data_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_data_serial_host'
INFO: [Synth 8-5546] ROM "cmd_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_int_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_int_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "command_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_timeout_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_timeout_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_size_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controller_setting_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_int_enable_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_int_enable_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "software_reset_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_divider_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_count_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_insert_ie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_addr_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'riscv_XADC_0_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'temperature_update'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'drp_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_tx'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_10_reg_fifo_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_10_reg_fifo_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_10_reg_fifo_async'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_10_reg_fifo_async'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized3'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_8_decerr_slave__parameterized1'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_9_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_9_axilite_conv'
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_a_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:20957]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore2_addr_reg' and it is trimmed from '40' to '12' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:56322]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore1_addr_reg' and it is trimmed from '40' to '12' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:56303]
WARNING: [Synth 8-3936] Found unconnected internal register 'release_ack_addr_reg' and it is trimmed from '34' to '21' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:56158]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_btb_update_pipe_b_br_pc_reg' and it is trimmed from '39' to '2' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:66727]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:69293]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:69597]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in1_reg' and it is trimmed from '65' to '33' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:69977]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in3_reg' and it is trimmed from '65' to '33' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:69979]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_fmt_reg' and it is trimmed from '2' to '1' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:70436]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_typeTagOut_reg' and it is trimmed from '2' to '1' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:70353]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_pipe_b_typeTagIn_reg' and it is trimmed from '2' to '1' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:71041]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:72168]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_inst_reg' and it is trimmed from '32' to '12' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:75030]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_inst_reg' and it is trimmed from '32' to '28' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:74541]
WARNING: [Synth 8-3936] Found unconnected internal register 'load_wb_typeTag_reg' and it is trimmed from '2' to '1' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:74379]
INFO: [Synth 8-5544] ROM "_GEN_272" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_GEN_272" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:85729]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:86782]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:86709]
INFO: [Synth 8-802] inferred FSM for state register 'sbState_reg' in module 'SBToTL'
=======
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:406]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v:141]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v4_2_axi_mc_r_channel'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_21_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_axi_v1_2_10_cmd_decode'
INFO: [Synth 8-802] inferred FSM for state register 'wr_done_state_reg' in module 'jtag_axi_v1_2_10_jtag_axi_engine'
INFO: [Synth 8-802] inferred FSM for state register 'rd_done_state_reg' in module 'jtag_axi_v1_2_10_jtag_axi_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            READ_TX_FIFO |                             0001 |                             0001
             AXI_WR_ADDR |                             0010 |                             0010
             AXI_WR_DATA |                             0100 |                             0100
         AXI_WR_RESPONSE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_axi_v1_2_10_write_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_axi_v1_2_10_read_axi'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/imports/picorv32/picorv32.v:1240]
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WL_IDLE |                            01110 |                            00000
                 WL_INIT |                            10010 |                            00001
        WL_INIT_FINE_INC |                            01100 |                            00010
  WL_INIT_FINE_INC_WAIT1 |                            01000 |                            00011
   WL_INIT_FINE_INC_WAIT |                            01001 |                            00100
        WL_INIT_FINE_DEC |                            11001 |                            00101
  WL_INIT_FINE_DEC_WAIT1 |                            10111 |                            11001
   WL_INIT_FINE_DEC_WAIT |                            11000 |                            00110
                 WL_WAIT |                            00110 |                            01000
           WL_EDGE_CHECK |                            11011 |                            01001
              WL_DQS_CNT |                            10100 |                            01011
             WL_FINE_DEC |                            00000 |                            01110
       WL_FINE_DEC_WAIT1 |                            00001 |                            11010
        WL_FINE_DEC_WAIT |                            10001 |                            01111
            WL_CORSE_DEC |                            10110 |                            10100
       WL_CORSE_DEC_WAIT |                            11010 |                            10101
      WL_CORSE_DEC_WAIT1 |                            10101 |                            10110
        WL_2RANK_DQS_CNT |                            00010 |                            01101
            WL_DQS_CHECK |                            00011 |                            01010
             WL_FINE_INC |                            01101 |                            00111
        WL_FINE_INC_WAIT |                            10011 |                            10111
      WL_2RANK_FINAL_TAP |                            01111 |                            11000
            WL_CORSE_INC |                            01011 |                            10000
   WL_CORSE_INC_WAIT_TMP |                            10000 |                            11011
       WL_CORSE_INC_WAIT |                            01010 |                            10001
      WL_CORSE_INC_WAIT1 |                            00111 |                            10010
      WL_CORSE_INC_WAIT2 |                            00101 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wl_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_poc_tap_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE5 |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                 iSTATE3 |                              101 |                              101
                 iSTATE4 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_ocd_cntlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE | 000000000000000000000000000000000100 |                           000000
       CAL1_NEW_DQS_WAIT | 000000000000000000000100000000000000 |                           000001
   CAL1_STORE_FIRST_WAIT | 000000000000000000100000000000000000 |                           000010
         CAL1_PAT_DETECT | 000000000000001000000000000000000000 |                           000011
    CAL1_DQ_IDEL_TAP_INC | 000000000000000000000000000000100000 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT | 000000000000000000000000000001000000 |                           000101
     CAL1_MPR_PAT_DETECT | 000000000000000000000000100000000000 |                           011111
         CAL1_VALID_WAIT | 100000000000000000000000000000000000 |                           011110
        CAL1_DETECT_EDGE | 000100000000000000000000000000000000 |                           001000
          CAL1_CALC_IDEL | 000000100000000000000000000000000000 |                           001011
        CAL1_CENTER_WAIT | 000000000000000000000000000000001000 |                           100010
       CAL1_IDEL_DEC_CPT | 000000000000000000000000000000010000 |                           001100
    CAL1_DQ_IDEL_TAP_DEC | 000000000000000000010000000000000000 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT | 001000000000000000000000000000000000 |                           000111
           CAL1_NEXT_DQS | 000000000000000000000000000010000000 |                           001110
          CAL1_REGL_LOAD | 000000000000000000000000000100000000 |                           011011
               CAL1_DONE | 000000000000000000000000000000000001 |                           001111
                  iSTATE | 000000000000000000000000000000000010 |                           111111
    CAL1_NEW_DQS_PREWAIT | 000000000000000000000000001000000000 |                           100000
   CAL1_MPR_NEW_DQS_WAIT | 000000000000000000000000010000000000 |                           011101
  CAL1_IDEL_DEC_CPT_WAIT | 000000000000000000001000000000000000 |                           001101
 CAL1_RD_STOP_FOR_PI_INC | 000000000000000000000001000000000000 |                           100001
       CAL1_IDEL_INC_CPT | 000000000000000000000010000000000000 |                           001001
  CAL1_IDEL_INC_CPT_WAIT | 000010000000000000000000000000000000 |                           001010
          CAL1_RDLVL_ERR | 000000000000010000000000000000000000 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                    INIT |                      00000000010 |                      00000000010
                 NEUTRAL |                      00001000000 |                      00001000000
                 ONE_DEC |                      00010000000 |                      00010000000
                 TWO_DEC |                      00100000000 |                      00100000000
               THREE_DEC |                      01000000000 |                      01000000000
                FOUR_DEC |                      10000000000 |                      10000000000
                 ONE_INC |                      00000100000 |                      00000100000
                 TWO_INC |                      00000010000 |                      00000010000
               THREE_INC |                      00000001000 |                      00000001000
                FOUR_INC |                      00000000100 |                      00000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               11 |                               10
                     ONE |                               01 |                               11
                     TWO |                               00 |                               01
                  iSTATE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mig_7series_v4_2_axi_mc_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
<<<<<<< HEAD
*
                    IDLE |                              001 |                              001
                 EXECUTE |                              010 |                              010
              BUSY_CHECK |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'sd_cmd_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    INIT |                         00000001 |                         00000001
                    IDLE |                         00000010 |                         00000010
               SETUP_CRC |                         00000100 |                         00000100
                   WRITE |                         00001000 |                         00001000
               READ_WAIT |                         00010000 |                         00010000
                    READ |                         00100000 |                         00100000
               FINISH_WR |                         01000000 |                         01000000
               FINISH_WO |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'sd_cmd_serial_host'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
           START_TX_FIFO |                             0010 |                             0010
           START_RX_FIFO |                             0100 |                             0100
           DATA_TRANSFER |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'sd_data_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
               WRITE_DAT |                          0000010 |                          0000010
              WRITE_WAIT |                          0000100 |                          0000100
               WRITE_DRT |                          0001000 |                          0001000
              WRITE_BUSY |                          0010000 |                          0010000
               READ_WAIT |                          0100000 |                          0100000
                READ_DAT |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'sd_data_serial_host'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'riscv_XADC_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      wait_update_enable |                             0001 |                               01
     rd_en_ctrl_reg_temp |                             0010 |                               10
        rd_ctrl_reg_temp |                             0100 |                               11
       wait_timer_update |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'temperature_update'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 nogrant |                               00 |                              000
                 grant_a |                               01 |                              001
                 grant_b |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'drp_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
           STATE_PAYLOAD |                              010 |                              001
         STATE_WAIT_LAST |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
          STATE_PREAMBLE |                              001 |                              001
           STATE_PAYLOAD |                              010 |                              010
              STATE_LAST |                              011 |                              011
               STATE_PAD |                              100 |                              100
               STATE_FCS |                              101 |                              101
               STATE_IFG |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_gmii_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_10_reg_fifo_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_10_reg_fifo_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_10_reg_fifo_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_10_reg_fifo_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_10_reg_fifo_async__parameterized3'
=======
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
<<<<<<< HEAD
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_8_decerr_slave__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_9_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
                    R_RX |                               01 | 00000000000000000000000000000001
                    R_TX |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_9_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                            00100 |                              000
                 iSTATE0 |                            01000 |                              001
                  iSTATE |                            10000 |                              010
*
                 iSTATE1 |                            00001 |                              011
                 iSTATE3 |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sbState_reg' using encoding 'one-hot' in module 'SBToTL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 5602.535 ; gain = 3750.121 ; free physical = 34024 ; free virtual = 53064
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/tlb/entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_1'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_2'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_3'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_4'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_5'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_6'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_7'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_8'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_9'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_10'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_11'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/frontend/tlb/entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/intsource_1' (IntSyncCrossingSource_1) to 'TilePRCIDomain:/intsource_3'
=======
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_21_decerr_slave'
WARNING: [Synth 8-6841] Block RAM (mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           READ_CMD_FIFO |                               01 |                               01
         AXI_TRANSACTION |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_axi_v1_2_10_cmd_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                RDQ_IDLE |                              001 |                              001
             RDQ_CMD_CNT |                              010 |                              010
            RDQ_DONE_CNT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rd_done_state_reg' in module 'jtag_axi_v1_2_10_jtag_axi_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                WRQ_IDLE |                              001 |                              001
             WRQ_CMD_CNT |                              010 |                              010
            WRQ_DONE_CNT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'wr_done_state_reg' in module 'jtag_axi_v1_2_10_jtag_axi_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                READ_AXI |                             0001 |                             0001
             AXI_RD_ADDR |                             0010 |                             0010
             AXI_RD_DATA |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_axi_v1_2_10_read_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:26 . Memory (MB): peak = 3058.199 ; gain = 1227.879 ; free physical = 23633 ; free virtual = 48812
---------------------------------------------------------------------------------
>>>>>>> sd-card-picorv32

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
<<<<<<< HEAD
|1     |sc_util_v1_0_4_axi_reg_stall__parameterized0         |          12|      6610|
|2     |sc_si_converter_v1_0_9_wrap_narrow__GC0              |           1|      4708|
|3     |sc_si_converter_v1_0_9_top__GC0                      |           1|       300|
|4     |s00_entry_pipeline_imp_TJWV40__GC0                   |           1|      1216|
|5     |bd_fe52__GC0                                         |           1|     23782|
|6     |mig_7series_v4_2_ddr_byte_lane__parameterized6__GC0  |           1|       464|
|7     |mig_7series_v4_2_ddr_phy_4lanes__parameterized0__GC0 |           1|      2853|
|8     |mig_7series_v4_2_ddr_mc_phy__GC0                     |           1|      5067|
|9     |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0             |           1|     34017|
|10    |mig_7series_v4_2_ddr_calib_top__GB0                  |           1|     36790|
|11    |mig_7series_v4_2_ddr_calib_top__GB1                  |           1|      8065|
|12    |mig_7series_v4_2_ddr_phy_top__GC0                    |           1|       414|
|13    |mig_7series_v4_2_mc                                  |           1|      5174|
|14    |mig_7series_v4_2_memc_ui_top_axi__GC0                |           1|      6022|
|15    |riscv_mig_7series_0_0_mig__GC0                       |           1|       265|
|16    |riscv_mem_reset_control_0_0                          |           1|        31|
|17    |ethernet__GC0                                        |           1|      6051|
|18    |sdc_controller__GC0                                  |           1|     13007|
|19    |sc_exit_v1_0_9_top__parameterized0__GC0              |           1|       539|
|20    |sc_mmu_v1_0_8_top__parameterized0__GC0               |           1|       858|
|21    |s00_entry_pipeline_imp_FLZ0A1__GC0                   |           1|       280|
|22    |s01_entry_pipeline_imp_19A34L9__GC0                  |           1|       280|
|23    |bd_9c60__GC0                                         |           1|     23656|
|24    |sc_mmu_v1_0_8_top__parameterized1__GB0               |           1|     27653|
|25    |sc_mmu_v1_0_8_top__parameterized1__GB1               |           1|     16322|
|26    |s00_entry_pipeline_imp_UEW05D__GC0                   |           1|      3415|
|27    |bd_9a00__GC0                                         |           1|      7539|
|28    |IO_imp_44488Y__GC0                                   |           1|      8765|
|29    |FPU__GB0                                             |           1|     34399|
|30    |FPU__GB1                                             |           1|     33606|
|31    |RocketTile__GCB0                                     |           1|     38593|
|32    |RocketTile__GCB1                                     |           1|     34915|
|33    |RocketTile__GCB2                                     |           1|     24155|
|34    |TilePRCIDomain__GC0                                  |           1|        96|
|35    |RocketSystem__GCB0                                   |           1|     30861|
|36    |RocketSystem__GCB1                                   |           1|     25319|
|37    |Rocket64b2__GC0                                      |           1|      1458|
|38    |riscv__GC0                                           |           1|         6|
=======
|1     |bd_fe52__GB0                                         |           1|     23784|
|2     |bd_fe52__GB1                                         |           1|     19180|
|3     |mig_7series_v4_2_ddr_byte_lane__parameterized6__GC0  |           1|       464|
|4     |mig_7series_v4_2_ddr_phy_4lanes__parameterized0__GC0 |           1|      2853|
|5     |mig_7series_v4_2_ddr_mc_phy__GC0                     |           1|      5067|
|6     |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0             |           1|     34017|
|7     |mig_7series_v4_2_ddr_calib_top__GB0                  |           1|     36790|
|8     |mig_7series_v4_2_ddr_calib_top__GB1                  |           1|      8065|
|9     |mig_7series_v4_2_ddr_phy_top__GC0                    |           1|       414|
|10    |mig_7series_v4_2_mc                                  |           1|      5203|
|11    |mig_7series_v4_2_memc_ui_top_axi__GC0                |           1|      6022|
|12    |riscv_mig_7series_0_0_mig__GC0                       |           1|       265|
|13    |riscv_mem_reset_control_0_0                          |           1|        31|
|14    |riscv__GC0                                           |           1|     39216|
>>>>>>> sd-card-picorv32
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
<<<<<<< HEAD
	   2 Input    109 Bit       Adders := 2     
	   2 Input    107 Bit       Adders := 2     
	   2 Input     73 Bit       Adders := 2     
	   3 Input     65 Bit       Adders := 2     
	   2 Input     65 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 11    
	   3 Input     64 Bit       Adders := 2     
	   3 Input     58 Bit       Adders := 2     
	   2 Input     58 Bit       Adders := 4     
	   2 Input     55 Bit       Adders := 8     
	   2 Input     51 Bit       Adders := 2     
	   2 Input     49 Bit       Adders := 2     
	   2 Input     40 Bit       Adders := 6     
	   3 Input     40 Bit       Adders := 4     
	   2 Input     39 Bit       Adders := 4     
	   2 Input     34 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 26    
	   3 Input     32 Bit       Adders := 6     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 3     
	   3 Input     29 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 10    
	   2 Input     25 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 5     
	   3 Input     15 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 12    
	   3 Input     14 Bit       Adders := 3     
	   4 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 7     
	   3 Input     13 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 26    
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 10    
	   4 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 24    
	   4 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 43    
	   3 Input      9 Bit       Adders := 14    
	   2 Input      8 Bit       Adders := 36    
	   3 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 38    
	   3 Input      7 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 38    
	   2 Input      6 Bit       Adders := 280   
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 62    
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 240   
	   3 Input      4 Bit       Adders := 5     
	   4 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 122   
	   3 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 103   
	   3 Input      2 Bit       Adders := 16    
	   4 Input      2 Bit       Adders := 9     
	   8 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 25    
	   2 Input      1 Bit       Adders := 75    
	   4 Input      1 Bit       Adders := 264   
=======
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 6     
	   2 Input     30 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 40    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 12    
	   2 Input      8 Bit       Adders := 60    
	   3 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 16    
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 100   
	   3 Input      6 Bit       Adders := 36    
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 90    
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 87    
	   3 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 60    
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 66    
	   3 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 5     
	   8 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 5     
	   4 Input      1 Bit       Adders := 1     
>>>>>>> sd-card-picorv32
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---XORs : 
<<<<<<< HEAD
	   2 Input    128 Bit         XORs := 8     
	   2 Input     65 Bit         XORs := 4     
	   2 Input     64 Bit         XORs := 4     
	   2 Input     56 Bit         XORs := 32    
	   2 Input     40 Bit         XORs := 40    
	   2 Input     34 Bit         XORs := 62    
	   2 Input     33 Bit         XORs := 2     
	   2 Input     31 Bit         XORs := 32    
	   2 Input     28 Bit         XORs := 9     
	   2 Input     27 Bit         XORs := 52    
	   2 Input     21 Bit         XORs := 4     
	   2 Input     15 Bit         XORs := 5     
	   2 Input     13 Bit         XORs := 5     
	   2 Input     12 Bit         XORs := 4     
	   2 Input      9 Bit         XORs := 15    
	   3 Input      9 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 26    
	   2 Input      3 Bit         XORs := 38    
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1285  
	   3 Input      1 Bit         XORs := 22    
	   4 Input      1 Bit         XORs := 18    
	   5 Input      1 Bit         XORs := 14    
	   6 Input      1 Bit         XORs := 12    
	   8 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 6     
+---XORs : 
	               15 Bit    Wide XORs := 28    
	               13 Bit    Wide XORs := 24    
+---Registers : 
	             2178 Bit    Registers := 36    
	              512 Bit    Registers := 1     
	              288 Bit    Registers := 1     
	              256 Bit    Registers := 7     
	              165 Bit    Registers := 2     
	              162 Bit    Registers := 4     
	              161 Bit    Registers := 2     
	              160 Bit    Registers := 3     
	              158 Bit    Registers := 2     
	              148 Bit    Registers := 1     
	              147 Bit    Registers := 1     
	              144 Bit    Registers := 1     
	              140 Bit    Registers := 6     
	              130 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	              120 Bit    Registers := 1     
	              107 Bit    Registers := 2     
	              106 Bit    Registers := 1     
	              103 Bit    Registers := 2     
	               88 Bit    Registers := 4     
	               85 Bit    Registers := 3     
	               80 Bit    Registers := 4     
	               78 Bit    Registers := 1     
	               76 Bit    Registers := 2     
	               75 Bit    Registers := 2     
	               73 Bit    Registers := 1     
	               65 Bit    Registers := 88    
	               64 Bit    Registers := 66    
	               62 Bit    Registers := 4     
	               60 Bit    Registers := 1     
	               58 Bit    Registers := 4     
	               56 Bit    Registers := 2     
	               55 Bit    Registers := 7     
	               54 Bit    Registers := 2     
	               53 Bit    Registers := 2     
	               49 Bit    Registers := 2     
	               47 Bit    Registers := 6     
	               44 Bit    Registers := 150   
	               43 Bit    Registers := 1     
	               40 Bit    Registers := 39    
	               39 Bit    Registers := 32    
	               34 Bit    Registers := 39    
	               33 Bit    Registers := 10    
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 10    
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 9     
	               27 Bit    Registers := 63    
	               26 Bit    Registers := 7     
	               25 Bit    Registers := 16    
	               24 Bit    Registers := 30    
	               23 Bit    Registers := 9     
	               22 Bit    Registers := 19    
	               21 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 16    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 39    
	               15 Bit    Registers := 26    
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 134   
	               12 Bit    Registers := 46    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 51    
	                8 Bit    Registers := 350   
	                7 Bit    Registers := 53    
	                6 Bit    Registers := 414   
	                5 Bit    Registers := 135   
	                4 Bit    Registers := 329   
	                3 Bit    Registers := 426   
	                2 Bit    Registers := 378   
	                1 Bit    Registers := 5268  
+---Multipliers : 
	                53x53  Multipliers := 2     
	                 9x65  Multipliers := 2     
+---RAMs : 
	             160K Bit         RAMs := 1     
	              40K Bit         RAMs := 1     
	              16K Bit         RAMs := 16    
	               4K Bit         RAMs := 65    
	               1K Bit         RAMs := 18    
	              512 Bit         RAMs := 17    
	              224 Bit         RAMs := 3     
	              128 Bit         RAMs := 49    
	               68 Bit         RAMs := 8     
	               64 Bit         RAMs := 68    
	               62 Bit         RAMs := 2     
	               56 Bit         RAMs := 1     
	               48 Bit         RAMs := 13    
	               32 Bit         RAMs := 23    
	               28 Bit         RAMs := 4     
	               16 Bit         RAMs := 18    
	               12 Bit         RAMs := 4     
	               10 Bit         RAMs := 2     
	                8 Bit         RAMs := 35    
	                6 Bit         RAMs := 24    
	                4 Bit         RAMs := 26    
	                2 Bit         RAMs := 20    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 19    
	   2 Input   2080 Bit        Muxes := 2     
	   4 Input    800 Bit        Muxes := 2     
	   2 Input    800 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 13    
	   4 Input    256 Bit        Muxes := 1     
	   2 Input    255 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 10    
	   2 Input    140 Bit        Muxes := 2     
	   2 Input    130 Bit        Muxes := 6     
	   2 Input    129 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 5     
	   9 Input    128 Bit        Muxes := 2     
	   9 Input    120 Bit        Muxes := 1     
	   2 Input    109 Bit        Muxes := 2     
	   2 Input    108 Bit        Muxes := 2     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 2     
	   2 Input     80 Bit        Muxes := 12    
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 74    
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 281   
	   3 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 9     
	  10 Input     64 Bit        Muxes := 2     
	  24 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 2     
	   2 Input     60 Bit        Muxes := 17    
	   2 Input     58 Bit        Muxes := 8     
	   2 Input     57 Bit        Muxes := 5     
	   2 Input     56 Bit        Muxes := 10    
	   2 Input     55 Bit        Muxes := 24    
	   2 Input     54 Bit        Muxes := 11    
	   4 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 6     
	   2 Input     52 Bit        Muxes := 16    
	   3 Input     52 Bit        Muxes := 4     
	   2 Input     51 Bit        Muxes := 18    
	   2 Input     50 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 2     
	   4 Input     44 Bit        Muxes := 32    
	   2 Input     44 Bit        Muxes := 10    
	   2 Input     40 Bit        Muxes := 109   
	   4 Input     40 Bit        Muxes := 4     
	   2 Input     39 Bit        Muxes := 40    
	  24 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 24    
	  15 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 58    
	   4 Input     34 Bit        Muxes := 2     
	  10 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 178   
	  13 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	  23 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	  31 Input     32 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 10    
	   2 Input     30 Bit        Muxes := 37    
	   4 Input     30 Bit        Muxes := 8     
	   2 Input     29 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 24    
	   2 Input     27 Bit        Muxes := 12    
	   2 Input     26 Bit        Muxes := 31    
	   4 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 34    
	   2 Input     24 Bit        Muxes := 36    
	  10 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 16    
	   3 Input     23 Bit        Muxes := 6     
	   2 Input     22 Bit        Muxes := 97    
	   2 Input     21 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 17    
	   4 Input     18 Bit        Muxes := 2     
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 17    
	   8 Input     16 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 15    
	   4 Input     15 Bit        Muxes := 1     
	   8 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 25    
	  15 Input     14 Bit        Muxes := 1     
	   7 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 86    
	   2 Input     12 Bit        Muxes := 42    
	   3 Input     12 Bit        Muxes := 4     
	   5 Input     12 Bit        Muxes := 1     
=======
	   2 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 4     
	   2 Input      6 Bit         XORs := 10    
	   2 Input      4 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 413   
+---Registers : 
	             2178 Bit    Registers := 4     
	              288 Bit    Registers := 1     
	              256 Bit    Registers := 5     
	              161 Bit    Registers := 2     
	              160 Bit    Registers := 3     
	              148 Bit    Registers := 2     
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 4     
	               77 Bit    Registers := 2     
	               73 Bit    Registers := 4     
	               68 Bit    Registers := 6     
	               64 Bit    Registers := 20    
	               62 Bit    Registers := 12    
	               60 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               46 Bit    Registers := 8     
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 11    
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 51    
	               30 Bit    Registers := 13    
	               29 Bit    Registers := 2     
	               26 Bit    Registers := 12    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 10    
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 39    
	               15 Bit    Registers := 11    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 51    
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 33    
	                8 Bit    Registers := 199   
	                7 Bit    Registers := 19    
	                6 Bit    Registers := 219   
	                5 Bit    Registers := 139   
	                4 Bit    Registers := 204   
	                3 Bit    Registers := 152   
	                2 Bit    Registers := 194   
	                1 Bit    Registers := 2944  
+---RAMs : 
	             512K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
	              128 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 2     
	   4 Input    800 Bit        Muxes := 2     
	   2 Input    800 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 11    
	   4 Input    256 Bit        Muxes := 1     
	   2 Input    255 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 12    
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 4     
	   2 Input     68 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 14    
	   2 Input     62 Bit        Muxes := 4     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 8     
	   2 Input     37 Bit        Muxes := 4     
	  24 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 33    
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 86    
	   5 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 8     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 34    
	   4 Input     30 Bit        Muxes := 8     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 26    
	  10 Input     24 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 9     
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 29    
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 8     
	   4 Input     15 Bit        Muxes := 1     
	   8 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  15 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 23    
	   3 Input     12 Bit        Muxes := 2     
>>>>>>> sd-card-picorv32
	   7 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
<<<<<<< HEAD
	   2 Input     11 Bit        Muxes := 11    
	   2 Input     10 Bit        Muxes := 39    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 13    
	   2 Input      9 Bit        Muxes := 130   
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 394   
	   4 Input      8 Bit        Muxes := 18    
	   3 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 13    
	   5 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 170   
	   3 Input      7 Bit        Muxes := 5     
	   5 Input      7 Bit        Muxes := 3     
	   9 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 275   
	   4 Input      6 Bit        Muxes := 21    
	   3 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 4     
=======
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 8     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 11    
	   2 Input      9 Bit        Muxes := 48    
	   5 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 244   
	   4 Input      8 Bit        Muxes := 13    
	   8 Input      8 Bit        Muxes := 21    
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 79    
	   4 Input      7 Bit        Muxes := 12    
	   3 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 159   
	   4 Input      6 Bit        Muxes := 19    
	   3 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 2     
>>>>>>> sd-card-picorv32
	  23 Input      6 Bit        Muxes := 6     
	  25 Input      6 Bit        Muxes := 5     
	  16 Input      6 Bit        Muxes := 1     
	  27 Input      6 Bit        Muxes := 6     
<<<<<<< HEAD
	   7 Input      6 Bit        Muxes := 1     
	  51 Input      6 Bit        Muxes := 4     
	  54 Input      6 Bit        Muxes := 2     
	  63 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 210   
	   8 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 20    
	   5 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 7     
	  25 Input      5 Bit        Muxes := 4     
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 2     
	  31 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 278   
	   4 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 4     
	  32 Input      4 Bit        Muxes := 2     
	  47 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 45    
	  11 Input      3 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 615   
	   5 Input      3 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 22    
	  10 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 35    
	   9 Input      3 Bit        Muxes := 2     
	  23 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 3     
	  27 Input      3 Bit        Muxes := 11    
	   7 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 5     
	  13 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 762   
	   3 Input      2 Bit        Muxes := 35    
	   8 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 11    
	  10 Input      2 Bit        Muxes := 4     
	  23 Input      2 Bit        Muxes := 6     
	  25 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 12    
	  14 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 2     
	  13 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 146   
	   4 Input      1 Bit        Muxes := 335   
	  10 Input      1 Bit        Muxes := 95    
	   7 Input      1 Bit        Muxes := 53    
	  12 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 4792  
	   3 Input      1 Bit        Muxes := 123   
	   8 Input      1 Bit        Muxes := 82    
	  15 Input      1 Bit        Muxes := 29    
	   5 Input      1 Bit        Muxes := 51    
=======
	   2 Input      5 Bit        Muxes := 61    
	   8 Input      5 Bit        Muxes := 12    
	   4 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 7     
	  25 Input      5 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 176   
	   4 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	  32 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 24    
	  11 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 170   
	   8 Input      3 Bit        Muxes := 42    
	   5 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	  23 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	  27 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 295   
	   3 Input      2 Bit        Muxes := 14    
	   8 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 17    
	   5 Input      2 Bit        Muxes := 15    
	  10 Input      2 Bit        Muxes := 2     
	  23 Input      2 Bit        Muxes := 6     
	  25 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1607  
	   6 Input      1 Bit        Muxes := 45    
	  12 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 248   
	   7 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 60    
	  10 Input      1 Bit        Muxes := 45    
	   3 Input      1 Bit        Muxes := 73    
	  15 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 9     
>>>>>>> sd-card-picorv32
	  23 Input      1 Bit        Muxes := 33    
	  25 Input      1 Bit        Muxes := 30    
	  16 Input      1 Bit        Muxes := 21    
	  27 Input      1 Bit        Muxes := 35    
	   9 Input      1 Bit        Muxes := 26    
<<<<<<< HEAD
	  17 Input      1 Bit        Muxes := 18    
	  11 Input      1 Bit        Muxes := 7     
	  32 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 1     
=======
	  11 Input      1 Bit        Muxes := 7     
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
<<<<<<< HEAD
Module sc_util_v1_0_4_axi_reg_stall__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               76 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_9_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               76 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 50    
	   4 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
Module sc_mmu_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__3 
=======
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
<<<<<<< HEAD
Module sequence_psr__3 
=======
Module sequence_psr 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
<<<<<<< HEAD
Module sc_util_v1_0_4_axic_reg_srl_fifo__1 
=======
Module sc_util_v1_0_4_axic_reg_srl_fifo 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
<<<<<<< HEAD
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0__1 
=======
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_9_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_9_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_pipeline__9 
=======
Module sc_util_v1_0_4_pipeline 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__parameterized0__16 
=======
Module sc_util_v1_0_4_counter__parameterized0 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
<<<<<<< HEAD
Module xpm_cdc_gray__34 
=======
Module xpm_cdc_gray__18 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
<<<<<<< HEAD
Module xpm_cdc_gray__35 
=======
Module xpm_cdc_gray 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__24 
=======
Module sc_util_v1_0_4_counter__14 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__25 
=======
Module sc_util_v1_0_4_counter 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__parameterized1__5 
=======
Module sc_util_v1_0_4_counter__parameterized1 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__parameterized0__15 
=======
Module sc_util_v1_0_4_counter__parameterized0__5 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
<<<<<<< HEAD
Module xpm_cdc_gray__32 
=======
Module xpm_cdc_gray__16 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
<<<<<<< HEAD
Module xpm_cdc_gray__33 
=======
Module xpm_cdc_gray__17 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__22 
=======
Module sc_util_v1_0_4_counter__12 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__23 
=======
Module sc_util_v1_0_4_counter__13 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__parameterized0__14 
=======
Module sc_util_v1_0_4_counter__parameterized0__4 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
<<<<<<< HEAD
Module xpm_cdc_gray__30 
=======
Module xpm_cdc_gray__14 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
<<<<<<< HEAD
Module xpm_cdc_gray__31 
=======
Module xpm_cdc_gray__15 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
<<<<<<< HEAD
	               24 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__20 
=======
	               25 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__10 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__21 
=======
Module sc_util_v1_0_4_counter__11 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__parameterized0__13 
=======
Module sc_util_v1_0_4_counter__parameterized0__3 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
<<<<<<< HEAD
Module xpm_cdc_gray__28 
=======
Module xpm_cdc_gray__12 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
<<<<<<< HEAD
Module xpm_cdc_gray__29 
=======
Module xpm_cdc_gray__13 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
<<<<<<< HEAD
=======
Module xpm_memory_base__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	              148 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
>>>>>>> sd-card-picorv32
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              148 Bit    Registers := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__16 
=======
Module sc_util_v1_0_4_counter__8 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              147 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__19 
=======
Module sc_util_v1_0_4_counter__9 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_pipeline__parameterized6__1 
=======
Module sc_util_v1_0_4_pipeline__parameterized6 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 33    
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   4 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 12    
	   8 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 122   
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 40    
<<<<<<< HEAD
Module sc_node_v1_0_10_fi_regulator__1 
=======
Module sc_node_v1_0_10_fi_regulator 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__parameterized0__12 
=======
Module sc_util_v1_0_4_counter__parameterized0__2 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
<<<<<<< HEAD
Module xpm_cdc_gray__26 
=======
Module xpm_cdc_gray__10 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
<<<<<<< HEAD
Module xpm_cdc_gray__27 
=======
Module xpm_cdc_gray__11 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
<<<<<<< HEAD
Module xpm_memory_base__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__12 
=======
Module xpm_memory_base__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__2 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__13 
=======
Module sc_util_v1_0_4_counter__3 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
<<<<<<< HEAD
Module xpm_memory_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__14 
=======
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__4 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
<<<<<<< HEAD
Module sc_util_v1_0_4_counter__15 
=======
Module sc_util_v1_0_4_counter__5 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
<<<<<<< HEAD
=======
Module sc_mmu_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axi_reg_stall__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axi_reg_stall__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               77 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_9_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               77 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 50    
	   4 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module sc_si_converter_v1_0_9_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
>>>>>>> sd-card-picorv32
Module mem_reset_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
Module mig_7series_v4_2_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_rank_common 
Detailed RTL Component Info : 
+---Adders : 
<<<<<<< HEAD
	   2 Input      6 Bit       Adders := 1     
=======
	   2 Input      6 Bit       Adders := 2     
>>>>>>> sd-card-picorv32
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---Registers : 
<<<<<<< HEAD
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
=======
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
>>>>>>> sd-card-picorv32
Module mig_7series_v4_2_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 3     
	   8 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_round_robin_arb__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_2_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module mig_7series_v4_2_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module mig_7series_v4_2_mc 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_lane__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_lane__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_lane__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_lane__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_phy_4lanes__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 62    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_2_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_byte_group_io__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mig_7series_v4_2_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_2_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_2_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_poc_pd__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_poc_pd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module mig_7series_v4_2_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 303   
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 17    
Module mig_7series_v4_2_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 132   
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   4 Input    256 Bit        Muxes := 1     
	   2 Input    255 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 7     
	   4 Input     15 Bit        Muxes := 1     
	   8 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 63    
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 22    
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 23    
	   4 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_ocd_lim 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	  15 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 6     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_poc_tap_base 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module mig_7series_v4_2_poc_meta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_poc_edge_store__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mig_7series_v4_2_poc_edge_store__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mig_7series_v4_2_poc_edge_store 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mig_7series_v4_2_poc_cc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    800 Bit        Muxes := 2     
	   2 Input    800 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_ocd_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_phy_ocd_data 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_phy_ocd_samp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module mig_7series_v4_2_ddr_phy_ocd_edge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_2_ddr_phy_ocd_cntlr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 11    
Module mig_7series_v4_2_ddr_phy_ocd_po_cntlr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 12    
	  10 Input     24 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 42    
	   4 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_phy_prbs_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 14    
	   4 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 46    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 351   
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 29    
	  23 Input      6 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  23 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 167   
	  23 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              160 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 25    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 683   
+---Muxes : 
	  24 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 23    
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 8     
	  25 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	  25 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 127   
	   4 Input      1 Bit        Muxes := 7     
	  25 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_2_ddr_phy_dqs_found_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 7     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 13    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module mig_7series_v4_2_ddr_phy_wrlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 11    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 17    
	  27 Input      6 Bit        Muxes := 6     
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 14    
	  27 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
	   3 Input      1 Bit        Muxes := 5     
	  27 Input      1 Bit        Muxes := 35    
Module mig_7series_v4_2_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	                1 Bit    Registers := 23    
+---Muxes : 
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 30    
Module mig_7series_v4_2_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_2_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              288 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_2_ddr_axi_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_ddr_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_translator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_w_channel 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_b_channel 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_2_axi_mc_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_axi_mc_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_2_axi_mc_cmd_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_2_axi_mc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_memc_ui_top_axi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_2_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_2_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
Module mig_7series_v4_2_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
<<<<<<< HEAD
Module ethernet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   5 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 13    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 34    
+---RAMs : 
	              512 Bit         RAMs := 4     
	              224 Bit         RAMs := 3     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	  13 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   7 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 73    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 4     
Module sd_cmd_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module sd_crc_7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                7 Bit    Registers := 1     
Module sd_cmd_serial_host 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	              120 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   9 Input    128 Bit        Muxes := 2     
	   9 Input    120 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 22    
Module sd_data_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     28 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 8     
Module sd_crc_16__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
Module sd_crc_16__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
Module sd_crc_16__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
Module sd_crc_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
Module sd_data_serial_host 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   8 Input      4 Bit        Muxes := 6     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 21    
Module sdc_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 27    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	  23 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 56    
	  17 Input      1 Bit        Muxes := 18    
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_9_exit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_9_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_splitter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_top__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_transaction_regulator_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_splitter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_transaction_regulator_v1_0_8_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_node_v1_0_10_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_pipeline__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	              106 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized10__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized11__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	              103 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 6     
Module sc_node_v1_0_10_fi_regulator__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_counter__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized16__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized17__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized16__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized17__2 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_reg_slice3__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	              103 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized12__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 6     
Module sc_node_v1_0_10_fi_regulator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_counter__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized16__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized13__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    140 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    140 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     85 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     85 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     88 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axi_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_8_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module sc_mmu_v1_0_8_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module sc_mmu_v1_0_8_decerr_slave__parameterized1 
=======
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_dwidth_converter_v2_1_20_b_downsizer 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
<<<<<<< HEAD
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module sc_util_v1_0_4_axi_reg_stall__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axi_reg_stall__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_8_top__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 4     
Module sc_si_converter_v1_0_9_axilite_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   5 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
	   5 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 18    
Module sc_si_converter_v1_0_9_top__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 2     
Module sc_transaction_regulator_v1_0_8_singleorder__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_8_singleorder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_8_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module lpf__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_exit_v1_0_9_exit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_9_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized17__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized18__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_9_exit__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_9_top__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized19__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized19__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized20__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized20__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized21__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized21__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized17__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized22__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized22__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized18__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized23__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized23__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_9_exit__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_9_top__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_single__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_handshake__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_reg_fifo_async__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_single__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_single__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_handshake 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_reg_fifo_async 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_single__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_single__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_handshake__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_reg_fifo_async__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_single__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_single__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_handshake__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_reg_fifo_async__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_single__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_single__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_handshake__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_reg_fifo_async__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2__7 
=======
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_20_a_downsizer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_20_w_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xpm_cdc_async_rst__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_20_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_20_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_20_b_downsizer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_20_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_20_w_downsizer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xpm_cdc_async_rst__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_20_r_downsizer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_aw_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_b_channel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_ar_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_r_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_20_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_20_b_downsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_20_a_downsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_20_w_downsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xpm_cdc_async_rst__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_20_a_downsizer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_20_r_downsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_aw_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_ar_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_20_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 43    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_20_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_20_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_20_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_20_w_upsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 43    
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_command_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_20_a_upsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_20_r_upsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_20_a_upsizer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_crossbar_v2_1_21_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_21_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_21_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_21_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axil_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jtag_axi_v1_2_10_xsdb2txfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module jtag_axi_v1_2_10_xsdb2txfifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module jtag_axi_v1_2_10_xsdb2txfifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module jtag_axi_v1_2_10_rxfifo2xsdb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module jtag_axi_v1_2_10_xsdb_fifo_interface 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module jtag_axi_v1_2_10_cmd_decode__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module jtag_axi_v1_2_10_cmd_decode 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
Module compare__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fwft__parameterized0 
>>>>>>> sd-card-picorv32
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
<<<<<<< HEAD
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_single__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_single__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_handshake__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_reg_fifo_async__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_single__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_single__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_handshake__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_reg_fifo_async__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_exit_v1_0_9_exit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_9_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized17__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized18__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized17__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized18__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized3__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized3__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              165 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	              165 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     54 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     57 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     57 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized8__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     57 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized8__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     57 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized8__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     57 Bit        Muxes := 1     
=======
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
Module compare__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized1__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
Module compare__parameterized0__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module rd_status_flags_as__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fwft__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
Module compare__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module compare__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module wr_status_flags_as__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized3__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fwft__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module blk_mem_gen_prim_width__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized3__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized3__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized1__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized1__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fwft__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__parameterized1__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized1__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jtag_axi_v1_2_10_jtag_axi_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 43    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 12    
Module jtag_axi_v1_2_10_write_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 7     
Module jtag_axi_v1_2_10_read_axi 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
Module picorv32_axi_adapter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module picorv32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 78    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   8 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 7     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 26    
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
>>>>>>> sd-card-picorv32
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 7     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---RAMs : 
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
<<<<<<< HEAD
Module riscv_XADC_0_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_XADC_0_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 29    
Module riscv_XADC_0_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module temperature_update 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 5     
Module drp_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   3 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 22    
Module riscv_XADC_0_xadc_core_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module riscv_XADC_0_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module riscv_XADC_0_interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module riscv_XADC_0_axi_xadc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 14    
Module rgmii_phy_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 7     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 3     
Module axis_gmii_rx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 3     
Module lfsr__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 7     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 3     
Module axis_gmii_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 16    
Module eth_mac_1g_rgmii 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axis_async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 4     
+---XORs : 
	   2 Input     13 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 8     
+---XORs : 
	               13 Bit    Wide XORs := 24    
+---Registers : 
	               13 Bit    Registers := 15    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 35    
Module axis_async_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 4     
+---XORs : 
	   2 Input     15 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 7     
+---XORs : 
	               15 Bit    Wide XORs := 28    
+---Registers : 
	               15 Bit    Registers := 15    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---RAMs : 
	             160K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 28    
Module eth_mac_1g_rgmii_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 4     
Module DivSqrtRawFN_small_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     58 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               55 Bit    Registers := 2     
	               53 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 3     
	   2 Input     55 Bit        Muxes := 5     
	   2 Input     53 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RoundAnyRawFNToRecFN_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 2     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module DivSqrtRawFN_small 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RoundAnyRawFNToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module MulAddRecFNToRaw_preMul_1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MulAddRecFNToRaw_postMul_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    109 Bit       Adders := 1     
	   2 Input     55 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    108 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN_4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 2     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module MulAddRecFNPipe_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    107 Bit       Adders := 1     
+---Registers : 
	              107 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Multipliers : 
	                53x53  Multipliers := 1     
Module FPUFMAPipe_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
Module RoundAnyRawFNToRecFN_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module FPToFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module INToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  63 Input      6 Bit        Muxes := 1     
Module RoundAnyRawFNToRecFN_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module INToRecFN_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  63 Input      6 Bit        Muxes := 1     
Module IntToFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  51 Input      6 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module RecFNToIN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RecFNToIN_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FPToInt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module MulAddRecFNToRaw_preMul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MulAddRecFNToRaw_postMul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module MulAddRecFNPipe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
Module FPUFMAPipe 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 32    
	               64 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input   2080 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 20    
	   4 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	  51 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	  22 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 19    
Module RVCExpander 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
Module IBuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module CSRFile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 10    
	               58 Bit    Registers := 2     
	               40 Bit    Registers := 5     
	               39 Bit    Registers := 9     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               22 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 129   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 48    
	   2 Input     60 Bit        Muxes := 8     
	   2 Input     58 Bit        Muxes := 4     
	   4 Input     40 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 28    
	   2 Input     39 Bit        Muxes := 17    
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 21    
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 7     
	  47 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 23    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 76    
Module BreakpointUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module MulDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	              130 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 9x65  Multipliers := 1     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 3     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 83    
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module Rocket 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               62 Bit    Registers := 2     
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 64    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
	   4 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
Module MaxPeriodFibonacciLFSR__1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ICache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               23 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	              16K Bit         RAMs := 8     
	               1K Bit         RAMs := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ShiftQueue 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 35    
Module PMPChecker_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     34 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module TLB_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 10    
	   2 Input     27 Bit         XORs := 13    
+---Registers : 
	               44 Bit    Registers := 37    
	               27 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   4 Input     44 Bit        Muxes := 8     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 14    
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 375   
	   4 Input      1 Bit        Muxes := 9     
Module BTB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input      9 Bit         XORs := 2     
	   3 Input      9 Bit         XORs := 1     
+---Registers : 
	               39 Bit    Registers := 7     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 6     
	               13 Bit    Registers := 56    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 59    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 5     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 28    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 67    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 6     
Module Frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 2     
	   2 Input     39 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 9     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 24    
Module HellaCacheArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PTW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     56 Bit         XORs := 16    
+---Registers : 
	               64 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               34 Bit    Registers := 8     
	               27 Bit    Registers := 1     
	               22 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     44 Bit        Muxes := 5     
	   4 Input     34 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 8     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 44    
	   5 Input      1 Bit        Muxes := 4     
Module PMPChecker__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     31 Bit         XORs := 8     
	   2 Input      3 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module TLB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     40 Bit         XORs := 10    
	   2 Input     27 Bit         XORs := 13    
+---Registers : 
	               44 Bit    Registers := 37    
	               27 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   4 Input     44 Bit        Muxes := 8     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 14    
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 9     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 377   
	   4 Input      1 Bit        Muxes := 8     
Module PMPChecker 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     31 Bit         XORs := 8     
	   2 Input      3 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module MaxPeriodFibonacciLFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DCacheDataArray 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
+---RAMs : 
	               4K Bit         RAMs := 32    
Module AMOALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module DCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     21 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               34 Bit    Registers := 5     
	               24 Bit    Registers := 8     
	               21 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 33    
+---RAMs : 
	               1K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	  10 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 6     
	   2 Input     34 Bit        Muxes := 11    
	  10 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	  10 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 17    
	   8 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 25    
	  16 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module TLXbar_8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module RocketTile 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Queue_90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               68 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
Module Queue_91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 3     
	                2 Bit         RAMs := 2     
Module Queue_92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               68 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 2     
Module Queue_93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               68 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
Module Queue_94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                4 Bit         RAMs := 1     
Module NonSyncResetSynchronizerPrimitiveShiftReg_d3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetRegVec_w1_i0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetRegVec_w1_i0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NonSyncResetSynchronizerPrimitiveShiftReg_d3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NonSyncResetSynchronizerPrimitiveShiftReg_d3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NonSyncResetSynchronizerPrimitiveShiftReg_d3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NonSyncResetSynchronizerPrimitiveShiftReg_d3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NonSyncResetSynchronizerPrimitiveShiftReg_d3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NonSyncResetSynchronizerPrimitiveShiftReg_d3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NonSyncResetSynchronizerPrimitiveShiftReg_d3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NonSyncResetSynchronizerPrimitiveShiftReg_d3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module TLXbar 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 7     
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     34 Bit         XORs := 12    
+---Registers : 
	                9 Bit    Registers := 7     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 20    
	   2 Input     34 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 39    
	   2 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 55    
Module TLFIFOFixer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input     34 Bit         XORs := 4     
+---Registers : 
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 50    
Module Queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               62 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 3     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               62 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 3     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_5__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
Module Queue_8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
Module Queue_5__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
Module Queue_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
Module Queue_5__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_23__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_23__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_23__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_23__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_23__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_23__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_23__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_23__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module AXI4Deinterleaver 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	                4 Bit    Registers := 10    
	                1 Bit    Registers := 1     
Module Queue_32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Queue_33 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module TLToAXI4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 7     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  32 Input      1 Bit        Muxes := 1     
Module TLROM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module AsyncResetRegVec_w8_i0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Queue_52__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
Module Queue_32__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Queue_85 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module TLToAXI4_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   4 Input      1 Bit       Adders := 256   
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 260   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module Queue_86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_86__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_86__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_86__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TLBroadcast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     34 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 28    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelGateway__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLICFanIn__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module PLICFanIn__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module PLICFanIn__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module PLICFanIn 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module Queue_100 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLPLIC 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 12    
+---Muxes : 
	  15 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 1     
Module AsyncResetRegVec_w2_i0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module AsyncResetRegVec_w1_i0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetRegVec_w1_i0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetRegVec_w2_i0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module AsyncResetRegVec_w1_i0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetRegVec_w1_i0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLXbar_12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 7     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module DMIToTL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module TLDebugModuleOuter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module TLBusBypassBar 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module TLError_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncQueueSource 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ClockCrossingReg_w43 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncQueueSink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncQueueSource_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module Queue_101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               16 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module SBToTL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 8     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module TLDebugModuleInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 81    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	  24 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	  31 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 80    
	  25 Input      5 Bit        Muxes := 1     
	  31 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 100   
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 1     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ClockCrossingReg_w55 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncQueueSink_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncQueueSource_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ClockCrossingReg_w17 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncQueueSink_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module CLINT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module TLFIFOFixer_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input     28 Bit         XORs := 4     
+---Registers : 
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
Module TLXbar_5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 4     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Queue_47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               56 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	               12 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
Module Queue_48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               12 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module TLAtomicAutomata_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module Queue_49 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TLError 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Queue_50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               12 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
Module Queue_48__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               12 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module Repeater_1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Repeater_2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Repeater_3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Repeater_4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module TLXbar_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module Queue_34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               68 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
Module Queue_35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module Repeater 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TLWidthWidget_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 6     
+---Registers : 
	                8 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               68 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 2     
Module Queue_37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module TLFIFOFixer_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
Module Queue_38 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AXI4ToTL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input     34 Bit         XORs := 15    
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Queue_40__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module Queue_40__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module Queue_40__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module Queue_40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module AXI4UserYanker_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_44__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_44 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_46 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AXI4Fragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input     34 Bit         XORs := 15    
+---Registers : 
	               34 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RocketSystem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module JtagSeries7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 720   
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module Rocket64b2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
=======
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
<<<<<<< HEAD
WARNING: [Synth 8-3936] Found unconnected internal register 'tx_pkt_addr_reg' and it is trimmed from '32' to '2' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/ethernet/ethernet.v:404]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/axi_smc_1 /\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_fill_mask_reg[0] )
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][0]' (FDRE) to 'riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][1]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][1]' (FDRE) to 'riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][2]' (FDRE) to 'riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][3]' (FDRE) to 'riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][4]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][4]' (FDRE) to 'riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][5]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][5]' (FDRE) to 'riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][6]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][6]' (FDRE) to 'riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/axi_smc_1 /\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[user][7] )
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[1]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[0]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[30]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[28]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[27]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[26]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[25]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[24]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[23]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[22]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[21]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[20]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[19]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[18]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[17]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[16]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[15]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[14]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[13]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[12]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[11]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[10]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[9]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[8]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[7]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[6]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[5]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[4]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[3]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[2]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[29]' (FDRE) to 'riscv_i/DDR/axi_smc_1/s00_entry_pipelinei_0/s00_mmu/inst/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/axi_smc_1 /s00_entry_pipelinei_0/\s00_mmu/inst /\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /\u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[0] )
=======
>>>>>>> sd-card-picorv32
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /\u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0] )
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_aux_out_r_reg[0]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[1]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/sent_col_r1_reg' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /\u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_0.offset_r1_reg[0] )
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_rank_cnt_reg[0]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[0]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[1]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[2]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[2]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[3]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[0]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_offset_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[2]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[1]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_odt_reg[1]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_offset_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[2]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[3]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[9]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[10]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[11]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[13]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[14]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[14]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[45]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[46]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[47]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[48]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[49]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[50]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[52]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[53]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[54]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[56]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[57]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[58]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[59]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[3]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riscv_i/\DDR/mig_7series_0 /\u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/offset_pipe_0.offset_r1_reg[0]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/offset_pipe_1.offset_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /\u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] )
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[12]' (FD) to 'riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /\u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.wr_data_offset_reg[0] )
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
<<<<<<< HEAD
=======
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'riscv_i/DDR/mig_7series_0/ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
>>>>>>> sd-card-picorv32
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /u_ddr_calib_topi_5/\mb_wrlvl_inst.u_ddr_phy_wrlvl /\add_smallest_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /u_ddr_calib_topi_5/\dqsfind_calib_right.u_ddr_phy_dqs_found_cal /\pi_dqs_found_any_bank_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /u_ddr_calib_topi_5/\mb_wrlvl_inst.u_ddr_phy_wrlvl /dual_rnk_dec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /u_ddr_calib_topi_5/\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riscv_i/\DDR/mig_7series_0 /u_ddr_calib_topi_5/\calib_zero_ctrl_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /u_ddr_calib_topi_5/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /u_ddr_calib_topi_5/\dqsfind_calib_right.u_ddr_phy_dqs_found_cal /\pi_dqs_found_any_bank_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /ddr_phy_top0i_6/\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /u_memc_ui_top_axii_7/u_axi_mc/\axi_mc_r_channel_0/r_ignore_end_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /u_memc_ui_top_axii_7/\u_ui_top/ui_cmd0/app_addr_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /u_memc_ui_top_axii_7/\u_ui_top/ui_cmd0/app_sz_r1_reg )
<<<<<<< HEAD
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/Ethernet /insti_0/\m_axi_arlen_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/Ethernet /insti_0/\m_axi_araddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/Ethernet /insti_0/\rx_axis_byte_shift_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/Ethernet /insti_0/\m_axi_awaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/Ethernet /insti_0/\s_axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/Ethernet /insti_0/\m_axi_awlen_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/Ethernet /insti_0/\s_axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__parameterized0:/i_0/\gen_endpoint.w_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][size][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][size][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][size][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\IO/io_axi_s /s00_entry_pipelinei_0/\s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][28] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[4]) is unused and will be removed from module sc_node_v1_0_10_top__parameterized24.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[0]) is unused and will be removed from module sc_node_v1_0_10_top__parameterized24.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[4]) is unused and will be removed from module sc_node_v1_0_10_top__parameterized25.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[0]) is unused and will be removed from module sc_node_v1_0_10_top__parameterized25.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[4]) is unused and will be removed from module sc_node_v1_0_10_top__parameterized26.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[0]) is unused and will be removed from module sc_node_v1_0_10_top__parameterized26.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[4]) is unused and will be removed from module sc_node_v1_0_10_top__parameterized26.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[0]) is unused and will be removed from module sc_node_v1_0_10_top__parameterized26.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[4]) is unused and will be removed from module sc_node_v1_0_10_top__parameterized27.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[0]) is unused and will be removed from module sc_node_v1_0_10_top__parameterized27.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[4]) is unused and will be removed from module sc_node_v1_0_10_top__parameterized27.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[0]) is unused and will be removed from module sc_node_v1_0_10_top__parameterized27.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[4]) is unused and will be removed from module sc_node_v1_0_10_top__parameterized28.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[0]) is unused and will be removed from module sc_node_v1_0_10_top__parameterized28.
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '47' to '17' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/1ddd/hdl/sc_util_v1_0_vl_rfs.sv:3457]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '33' to '3' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/1ddd/hdl/sc_util_v1_0_vl_rfs.sv:3457]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
=======
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /\u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /\u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /\u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /\u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /\u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_data_offset_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /\u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_common0/generate_maint_cmds.send_cnt_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /u_ddr_calib_topi_5/dbg_pi_f_en_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /\ddr_phy_4lanes_1.u_ddr_phy_4lanesi_1 /pi_fine_overflow_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /u_memc_ui_top_axii_7/u_axi_mc/\axi_mc_r_channel_0/trans_buf_out_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv_i/\DDR/mig_7series_0 /u_memc_ui_top_axii_7/u_axi_mc/\axi_mc_r_channel_0/trans_buf_out_r_reg[0] )
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '47' to '18' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/1ddd/hdl/sc_util_v1_0_vl_rfs.sv:3457]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '33' to '4' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/1ddd/hdl/sc_util_v1_0_vl_rfs.sv:3457]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /p_0_out_inferred__4/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /p_0_out_inferred__4/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /p_0_out_inferred__4/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /p_0_out_inferred__4/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr0/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/w_fill_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/w_accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst/aw_reg_slice /\skid_buffer_reg[130] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
>>>>>>> sd-card-picorv32
INFO: [Synth 8-5546] ROM "stg3_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prech_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ktap_right" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design mig_7series_v4_2_ddr_calib_top__GB0 has port dqsfound_retry driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cal1_state_r_reg[25]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_rdlvl.
<<<<<<< HEAD
INFO: [Synth 8-5546] ROM "cmd_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "command_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controller_setting_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_size_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_divider_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dma_addr_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "software_reset_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_int_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_int_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_timeout_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_timeout_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_int_enable_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_int_enable_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_count_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_insert_ie" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:72517]
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP _mulAddResult_T, operation Mode is: A*B.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: Generating DSP _mulAddResult_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_mideleg_reg' and it is trimmed from '64' to '10' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:78094]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_medeleg_reg' and it is trimmed from '64' to '16' bits. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:78097]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/rocket64b2/system-genesys2.v:82777]
DSP Report: Generating DSP _prod_T_3, operation Mode is: A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design RocketTile__GCB1 has port io_requestor_1_resp_bits_tag[6] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "metaArb_io_in_3_bits_data0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design RocketTile__GCB2 has port auto_buffer_out_c_bits_source[1] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'plic/out_back_q/ram_data_reg' and it is trimmed from '64' to '36' bits.
WARNING: [Synth 8-3917] design RocketSystem__GCB0 has port tile_prci_domain_1_auto_tile_reset_domain_tile_hartid_in driven by constant 1
WARNING: [Synth 8-3917] design RocketSystem__GCB0 has port tile_prci_domain_auto_tile_reset_domain_tile_hartid_in driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:10 ; elapsed = 00:04:21 . Memory (MB): peak = 5606.457 ; gain = 3754.043 ; free physical = 33470 ; free virtual = 52722
=======
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '46' to '38' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '46' to '38' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '46' to '38' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '46' to '38' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6841] Block RAM (inst/mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:54 . Memory (MB): peak = 3058.199 ; gain = 1227.879 ; free physical = 23277 ; free virtual = 48559
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|mig_7series_v4_2_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
<<<<<<< HEAD
|TLROM                         | p_0_out    | 4096x64       | LUT            | 
=======
>>>>>>> sd-card-picorv32
|mig_7series_v4_2_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
+------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
<<<<<<< HEAD
+--------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|riscv_i/IOi_1/ethernet_stream_0 | inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|riscv_i/IOi_1/ethernet_stream_0 | inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg | 16 K x 10(NO_CHANGE)   | W |   | 16 K x 10(WRITE_FIRST) |   | R | Port A and B     | 0      | 5      | 
|\frontend/icache                | tag_array_1_reg                             | 64 x 23(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | tag_array_2_reg                             | 64 x 23(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | tag_array_3_reg                             | 64 x 23(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | tag_array_0_reg                             | 64 x 23(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_0_1_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_1_1_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_0_2_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_1_2_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_0_3_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_1_3_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_0_0_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_1_0_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_0_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_1_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_2_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_3_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_4_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_5_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_6_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_7_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_8_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_9_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_10_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_11_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_12_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_13_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_14_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_15_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_16_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_17_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_18_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_19_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_20_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_21_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_22_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_23_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_24_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_25_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_26_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_27_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_28_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_29_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_30_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_31_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache                          | tag_array_2_reg                             | 64 x 24(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache                          | tag_array_3_reg                             | 64 x 24(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache                          | tag_array_0_reg                             | 64 x 24(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache                          | tag_array_1_reg                             | 64 x 24(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
=======
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axil_ram_0  | inst/mem_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
>>>>>>> sd-card-picorv32

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
<<<<<<< HEAD
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------+----------------------+---------------------------+
|Module Name                                                                                                                                                                                    | RTL Object                                                                             | Inference      | Size (Depth x Width) | Primitives                | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------+----------------------+---------------------------+
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 160             | RAM32M x 27	              | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 160             | RAM32M x 27	              | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 24              | RAM32M x 4	               | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 148             | RAM32M x 25	              | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 147             | RAM32M x 25	              | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 161             | RAM32M x 27	              | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 161             | RAM32M x 27	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                                     | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                                     | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                                     | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                                     | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                               | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                  | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                               | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                               | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                  | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                               | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                               | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                  | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                               | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                               | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                  | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                               | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | tx_addr_reg                                                                            | Implied        | 16 x 32              | RAM32M x 12	              | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | tx_size_reg                                                                            | Implied        | 16 x 14              | RAM32M x 6	               | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | rx_addr_reg                                                                            | Implied        | 16 x 32              | RAM32M x 12	              | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | rx_size_reg                                                                            | Implied        | 16 x 14              | RAM32M x 6	               | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | rx_status_reg                                                                          | Implied        | 16 x 2               | RAM16X1D x 2	             | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | rx_done_reg                                                                            | Implied        | 16 x 14              | RAM32M x 3	               | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | rx_burst_buf_reg                                                                       | Implied        | 16 x 32              | RAM16X1D x 32	            | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | tx_burst_buf_reg                                                                       | Implied        | 16 x 32              | RAM32M x 6	               | 
|sdc_controller__GC0                                                                                                                                                                            | fifo_mem_reg                                                                           | Implied        | 128 x 32             | RAM64X1D x 4	RAM64M x 20	 | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 158             | RAM32M x 27	              | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 158             | RAM32M x 27	              | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 19              | RAM32M x 4	               | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 7               | RAM32M x 2	               | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 19              | RAM32M x 4	               | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 85              | RAM32M x 15	              | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 4 x 1                | RAM16X1D x 1	             | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 4 x 1                | RAM16X1D x 1	             | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 106             | RAM32M x 18	              | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 18              | RAM32M x 3	               | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 140             | RAM32M x 24	              | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 18              | RAM32M x 3	               | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 140             | RAM32M x 24	              | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 25              | RAM32M x 5	               | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 103             | RAM32M x 18	              | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 18              | RAM32M x 3	               | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 88              | RAM32M x 15	              | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 18              | RAM32M x 3	               | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 140             | RAM32M x 24	              | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 18              | RAM32M x 3	               | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 140             | RAM32M x 24	              | 
|\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 25              | RAM32M x 5	               | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 103             | RAM32M x 18	              | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 18              | RAM32M x 3	               | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 88              | RAM32M x 15	              | 
|riscv_i/IOi_1/UART                                                                                                                                                                             | inst/rx_buf_reg                                                                        | Implied        | 16 x 8               | RAM32M x 2	               | 
|riscv_i/IOi_1/UART                                                                                                                                                                             | inst/tx_buf_reg                                                                        | Implied        | 16 x 8               | RAM32M x 2	               | 
|core                                                                                                                                                                                           | rf_reg                                                                                 | Implied        | 32 x 64              | RAM32M x 22	              | 
|\frontend/btb                                                                                                                                                                                  | table__reg                                                                             | Implied        | 512 x 1              | RAM128X1D x 4	            | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_a_q/ram_opcode_reg                                                      | Implied        | 2 x 3                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_a_q/ram_param_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_a_q/ram_size_reg                                                        | Implied        | 2 x 4                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_a_q/ram_source_reg                                                      | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_a_q/ram_address_reg                                                     | Implied        | 2 x 34               | RAM32M x 6	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_a_q/ram_mask_reg                                                        | Implied        | 2 x 8                | RAM32M x 2	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_a_q/ram_data_reg                                                        | Implied        | 2 x 64               | RAM32M x 11	              | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_opcode_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_param_reg                                                        | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_size_reg                                                         | Implied        | 2 x 4                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_source_reg                                                       | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_sink_reg                                                         | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_denied_reg                                                       | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_data_reg                                                         | Implied        | 2 x 64               | RAM32M x 11	              | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_corrupt_reg                                                      | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_b_q/ram_param_reg                                                        | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_b_q/ram_size_reg                                                         | Implied        | 2 x 4                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_b_q/ram_source_reg                                                       | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_b_q/ram_address_reg                                                      | Implied        | 2 x 34               | RAM32M x 6	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_c_q/ram_opcode_reg                                                      | Implied        | 2 x 3                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_c_q/ram_param_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_c_q/ram_size_reg                                                        | Implied        | 2 x 4                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_c_q/ram_source_reg                                                      | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_c_q/ram_address_reg                                                     | Implied        | 2 x 34               | RAM32M x 6	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_c_q/ram_data_reg                                                        | Implied        | 2 x 64               | RAM32M x 11	              | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_e_q/ram_sink_reg                                                        | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_id_reg               | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_addr_reg             | Implied        | 2 x 31               | RAM32M x 6	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_len_reg              | Implied        | 2 x 8                | RAM32M x 2	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_size_reg             | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_burst_reg            | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_lock_reg             | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_cache_reg            | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_prot_reg             | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_qos_reg              | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_w_deq_q/ram_data_reg              | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_w_deq_q/ram_strb_reg              | Implied        | 2 x 8                | RAM32M x 2	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_w_deq_q/ram_last_reg              | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_b_deq_q/ram_id_reg                 | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_b_deq_q/ram_resp_reg               | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_id_reg               | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_addr_reg             | Implied        | 2 x 31               | RAM32M x 6	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_len_reg              | Implied        | 2 x 8                | RAM32M x 2	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_size_reg             | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_burst_reg            | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_lock_reg             | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_cache_reg            | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_prot_reg             | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_qos_reg              | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_id_reg                 | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_data_reg               | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_resp_reg               | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_last_reg               | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_13/ram_tl_state_size_reg           | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_12/ram_tl_state_size_reg           | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_13/ram_tl_state_source_reg         | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_12/ram_tl_state_source_reg         | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_4/ram_tl_state_size_reg            | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_3/ram_tl_state_size_reg            | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_4/ram_tl_state_source_reg          | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_3/ram_tl_state_source_reg          | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_8/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_7/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_6/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_8/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_7/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_6/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_8/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_7/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_6/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_8/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_7/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_6/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_8/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_7/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_6/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_8/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_7/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_6/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_tl_state_size_reg      | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_tl_state_source_reg    | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_extra_id_reg           | Implied        | 16 x 4               | RAM32M x 1	               | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker/o_data_q/ram_mask_reg                                               | Implied        | 8 x 8                | RAM32M x 2	               | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker/o_data_q/ram_data_reg                                               | Implied        | 8 x 64               | RAM32M x 11	              | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker_1/o_data_q/ram_mask_reg                                             | Implied        | 8 x 8                | RAM32M x 2	               | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker_1/o_data_q/ram_data_reg                                             | Implied        | 8 x 64               | RAM32M x 11	              | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker_2/o_data_q/ram_mask_reg                                             | Implied        | 8 x 8                | RAM32M x 2	               | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker_2/o_data_q/ram_data_reg                                             | Implied        | 8 x 64               | RAM32M x 11	              | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker_3/o_data_q/ram_mask_reg                                             | Implied        | 8 x 8                | RAM32M x 2	               | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker_3/o_data_q/ram_data_reg                                             | Implied        | 8 x 64               | RAM32M x 11	              | 
|tlDM/\dmInner/dmInner                                                                                                                                                                          | sb2tlOpt/d_q/ram_denied_reg                                                            | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|tlDM/\dmInner/dmInner                                                                                                                                                                          | sb2tlOpt/d_q/ram_data_reg                                                              | Implied        | 2 x 8                | RAM32M x 2	               | 
|tlDM/\dmInner/dmInner                                                                                                                                                                          | sb2tlOpt/d_q/ram_corrupt_reg                                                           | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_opcode_reg                                                      | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_size_reg                                                        | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_source_reg                                                      | Implied        | 2 x 6                | RAM32M x 1	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_address_reg                                                     | Implied        | 2 x 28               | RAM32M x 5	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_mask_reg                                                        | Implied        | 2 x 8                | RAM32M x 2	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_data_reg                                                        | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_opcode_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_param_reg                                                        | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_size_reg                                                         | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_source_reg                                                       | Implied        | 2 x 6                | RAM32M x 1	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_sink_reg                                                         | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_denied_reg                                                       | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_data_reg                                                         | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_corrupt_reg                                                      | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeOut_a_q/ram_opcode_reg                                                      | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeOut_a_q/ram_size_reg                                                        | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_opcode_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_param_reg                                                        | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_size_reg                                                         | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeOut_a_q/ram_source_reg                                                      | Implied        | 2 x 6                | RAM32M x 1	               | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_source_reg                                                       | Implied        | 2 x 6                | RAM32M x 1	               | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_sink_reg                                                         | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_denied_reg                                                       | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_data_reg                                                         | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_corrupt_reg                                                      | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeOut_a_q/ram_opcode_reg                                                      | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeOut_a_q/ram_param_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeOut_a_q/ram_size_reg                                                        | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeOut_a_q/ram_source_reg                                                      | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeOut_a_q/ram_address_reg                                                     | Implied        | 2 x 34               | RAM32M x 6	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeOut_a_q/ram_mask_reg                                                        | Implied        | 2 x 8                | RAM32M x 2	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeOut_a_q/ram_data_reg                                                        | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeIn_d_q/ram_opcode_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeIn_d_q/ram_size_reg                                                         | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeIn_d_q/ram_source_reg                                                       | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeIn_d_q/ram_denied_reg                                                       | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeIn_d_q/ram_data_reg                                                         | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeIn_d_q/ram_corrupt_reg                                                      | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue/ram_extra_id_reg                                                        | Implied        | 4 x 7                | RAM32M x 2	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue/ram_real_last_reg                                                       | Implied        | 4 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue_1/ram_extra_id_reg                                                      | Implied        | 4 x 7                | RAM32M x 2	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue_1/ram_real_last_reg                                                     | Implied        | 4 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue_2/ram_extra_id_reg                                                      | Implied        | 4 x 7                | RAM32M x 2	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue_2/ram_real_last_reg                                                     | Implied        | 4 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue_3/ram_extra_id_reg                                                      | Implied        | 4 x 7                | RAM32M x 2	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue_3/ram_real_last_reg                                                     | Implied        | 4 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_source_reg                                                       | Implied        | 2 x 5                | RAM32M x 1	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_opcode_reg                                                      | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_param_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_size_reg                                                        | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_source_reg                                                      | Implied        | 2 x 5                | RAM32M x 1	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_address_reg                                                     | Implied        | 2 x 34               | RAM32M x 6	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_mask_reg                                                        | Implied        | 2 x 8                | RAM32M x 2	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_data_reg                                                        | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_opcode_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_size_reg                                                         | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_denied_reg                                                       | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_data_reg                                                         | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_corrupt_reg                                                      | Implied        | 2 x 1                | RAM16X1D x 1	             | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FPUFMAPipe_1    | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | (PCIN>>17)+A*B   | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | (PCIN>>17)+A*B   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | A*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | (PCIN>>17)+A*B   | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A2*B2 | 14     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A2*B2 | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
=======
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------------------+
|Module Name                                                                                                                                                                   | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives                | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------------------+
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 32 x 160             | RAM32M x 27	              | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 32 x 160             | RAM32M x 27	              | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 32 x 25              | RAM32M x 5	               | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 32 x 148             | RAM32M x 25	              | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 32 x 148             | RAM32M x 25	              | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 32 x 161             | RAM32M x 27	              | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 32 x 161             | RAM32M x 27	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                    | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                    | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                    | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                    | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                              | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                     | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                              | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                              | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                     | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                              | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                              | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                     | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                              | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                              | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                     | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                              | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2	               | 
|axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5	               | 
|axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5	               | 
|axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2	               | 
|axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5	               | 
|axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5	               | 
|axi_interconnect_0/\m03_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2	               | 
|axi_interconnect_0/\m03_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5	               | 
|axi_interconnect_0/\m03_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5	               | 
|jtag_axi_0/inst                                                                                                                                                               | jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|picorv32_axi_0                                                                                                                                                                | inst/picorv32_core/cpuregs_reg                                                                            | Implied        | 32 x 32              | RAM32M x 12	              | 
|uart_0                                                                                                                                                                        | inst/rx_buf_reg                                                                                           | Implied        | 16 x 8               | RAM32M x 2	               | 
|uart_0                                                                                                                                                                        | inst/tx_buf_reg                                                                                           | Implied        | 16 x 8               | RAM32M x 2	               | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
<<<<<<< HEAD
|1     |sc_util_v1_0_4_axi_reg_stall__parameterized0         |           2|       427|
|2     |sc_si_converter_v1_0_9_wrap_narrow__GC0              |           1|      3735|
|3     |sc_si_converter_v1_0_9_top__GC0                      |           1|       208|
|4     |s00_entry_pipeline_imp_TJWV40__GC0                   |           1|       194|
|5     |bd_fe52__GC0                                         |           1|      4431|
|6     |mig_7series_v4_2_ddr_byte_lane__parameterized6__GC0  |           1|       335|
|7     |mig_7series_v4_2_ddr_phy_4lanes__parameterized0__GC0 |           1|       868|
|8     |mig_7series_v4_2_ddr_mc_phy__GC0                     |           1|      4321|
|9     |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0             |           1|       770|
|10    |mig_7series_v4_2_ddr_calib_top__GB0                  |           1|     17017|
|11    |mig_7series_v4_2_ddr_calib_top__GB1                  |           1|      4663|
|12    |mig_7series_v4_2_ddr_phy_top__GC0                    |           1|      1093|
|13    |mig_7series_v4_2_mc                                  |           1|      2949|
|14    |mig_7series_v4_2_memc_ui_top_axi__GC0                |           1|      5913|
|15    |riscv_mig_7series_0_0_mig__GC0                       |           1|       260|
|16    |riscv_mem_reset_control_0_0                          |           1|        31|
|17    |ethernet__GC0                                        |           1|      3055|
|18    |sdc_controller__GC0                                  |           1|      6314|
|19    |sc_exit_v1_0_9_top__parameterized0__GC0              |           1|       282|
|20    |sc_mmu_v1_0_8_top__parameterized0__GC0               |           2|         7|
|21    |s00_entry_pipeline_imp_FLZ0A1__GC0                   |           1|       257|
|22    |s01_entry_pipeline_imp_19A34L9__GC0                  |           1|       257|
|23    |bd_9c60__GC0                                         |           1|     12158|
|24    |sc_mmu_v1_0_8_top__parameterized1__GB0               |           1|      1823|
|25    |sc_mmu_v1_0_8_top__parameterized1__GB1               |           1|         6|
|26    |s00_entry_pipeline_imp_UEW05D__GC0                   |           1|      1186|
|27    |bd_9a00__GC0                                         |           1|      3135|
|28    |IO_imp_44488Y__GC0                                   |           1|      4066|
|29    |FPU__GB0                                             |           2|     24773|
|30    |FPU__GB1                                             |           2|     23321|
|31    |RocketTile__GCB0                                     |           2|     22365|
|32    |RocketTile__GCB1                                     |           2|     22669|
|33    |RocketTile__GCB2                                     |           2|     13851|
|34    |TilePRCIDomain__GC0                                  |           2|       170|
|35    |RocketSystem__GCB0                                   |           1|     22308|
|36    |RocketSystem__GCB1                                   |           1|     15646|
|37    |Rocket64b2__GC0                                      |           1|      1043|
|38    |riscv__GC0                                           |           1|         6|
|39    |sc_util_v1_0_4_axi_reg_stall__parameterized0__1      |           2|       312|
|40    |sc_util_v1_0_4_axi_reg_stall__parameterized0__2      |           1|       412|
|41    |sc_util_v1_0_4_axi_reg_stall__parameterized0__3      |           1|       382|
|42    |sc_util_v1_0_4_axi_reg_stall__parameterized0__4      |           1|        57|
|43    |sc_util_v1_0_4_axi_reg_stall__parameterized0__5      |           4|       322|
|44    |sc_util_v1_0_4_axi_reg_stall__parameterized0__6      |           2|       232|
|45    |sc_util_v1_0_4_axi_reg_stall__parameterized0__7      |           2|       222|
|46    |sc_util_v1_0_4_axi_reg_stall__parameterized0__8      |           2|        57|
=======
|1     |bd_fe52__GB0                                         |           1|      4746|
|2     |bd_fe52__GB1                                         |           1|      4708|
|3     |mig_7series_v4_2_ddr_byte_lane__parameterized6__GC0  |           1|       335|
|4     |mig_7series_v4_2_ddr_phy_4lanes__parameterized0__GC0 |           1|       868|
|5     |mig_7series_v4_2_ddr_mc_phy__GC0                     |           1|      4321|
|6     |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0             |           1|       770|
|7     |mig_7series_v4_2_ddr_calib_top__GB0                  |           1|     17017|
|8     |mig_7series_v4_2_ddr_calib_top__GB1                  |           1|      4663|
|9     |mig_7series_v4_2_ddr_phy_top__GC0                    |           1|      1093|
|10    |mig_7series_v4_2_mc                                  |           1|      2984|
|11    |mig_7series_v4_2_memc_ui_top_axi__GC0                |           1|      5913|
|12    |riscv_mig_7series_0_0_mig__GC0                       |           1|       260|
|13    |riscv_mem_reset_control_0_0                          |           1|        31|
|14    |riscv__GC0                                           |           1|     26619|
>>>>>>> sd-card-picorv32
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
<<<<<<< HEAD
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 540 of /mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc. [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc:540]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:16 ; elapsed = 00:04:30 . Memory (MB): peak = 5606.457 ; gain = 3754.043 ; free physical = 33206 ; free virtual = 52620
=======
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 540 of /mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc. [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc:540]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:01:59 . Memory (MB): peak = 3058.199 ; gain = 1227.879 ; free physical = 23131 ; free virtual = 48472
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
<<<<<<< HEAD
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_m /insti_2/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_m /insti_2/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_m /insti_2/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_m /insti_2/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:46 ; elapsed = 00:05:00 . Memory (MB): peak = 5606.457 ; gain = 3754.043 ; free physical = 33039 ; free virtual = 52456
=======
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:02:11 . Memory (MB): peak = 3058.199 ; gain = 1227.879 ; free physical = 23096 ; free virtual = 48438
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
<<<<<<< HEAD
+--------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|riscv_i/IOi_1/ethernet_stream_0 | inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|riscv_i/IOi_1/ethernet_stream_0 | inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg | 16 K x 10(NO_CHANGE)   | W |   | 16 K x 10(WRITE_FIRST) |   | R | Port A and B     | 0      | 5      | 
|dcache/data                     | data_arrays_0_0_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_1_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_2_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_3_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_4_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_5_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_6_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_7_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_8_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_9_reg                         | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_10_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_11_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_12_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_13_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_14_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_15_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_16_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_17_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_18_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_19_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_20_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_21_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_22_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_23_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_24_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_25_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_26_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_27_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_28_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_29_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_30_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache/data                     | data_arrays_0_31_reg                        | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache                          | tag_array_2_reg                             | 64 x 24(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache                          | tag_array_3_reg                             | 64 x 24(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache                          | tag_array_0_reg                             | 64 x 24(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dcache                          | tag_array_1_reg                             | 64 x 24(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | tag_array_1_reg                             | 64 x 23(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | tag_array_2_reg                             | 64 x 23(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | tag_array_3_reg                             | 64 x 23(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | tag_array_0_reg                             | 64 x 23(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_0_1_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_1_1_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_0_2_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_1_2_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_0_3_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_1_3_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_0_0_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_1_0_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | tag_array_1_reg                             | 64 x 23(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | tag_array_2_reg                             | 64 x 23(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | tag_array_3_reg                             | 64 x 23(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | tag_array_0_reg                             | 64 x 23(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_0_1_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_1_1_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_0_2_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_1_2_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_0_3_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_1_3_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_0_0_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\frontend/icache                | data_arrays_1_0_reg                         | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------+----------------------+---------------------------+
|Module Name                                                                                                                                                                                    | RTL Object                                                                             | Inference      | Size (Depth x Width) | Primitives                | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------+----------------------+---------------------------+
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 160             | RAM32M x 27	              | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 160             | RAM32M x 27	              | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 24              | RAM32M x 4	               | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 148             | RAM32M x 25	              | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 147             | RAM32M x 25	              | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 161             | RAM32M x 27	              | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 161             | RAM32M x 27	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                                     | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                                     | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                                     | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                                     | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                               | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                  | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                                               | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                               | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                  | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                                               | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                               | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                  | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                                               | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                               | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                  | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                                               | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                              | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | tx_addr_reg                                                                            | Implied        | 16 x 32              | RAM32M x 12	              | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | tx_size_reg                                                                            | Implied        | 16 x 14              | RAM32M x 6	               | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | rx_addr_reg                                                                            | Implied        | 16 x 32              | RAM32M x 12	              | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | rx_size_reg                                                                            | Implied        | 16 x 14              | RAM32M x 6	               | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | rx_status_reg                                                                          | Implied        | 16 x 2               | RAM16X1D x 2	             | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | rx_done_reg                                                                            | Implied        | 16 x 14              | RAM32M x 3	               | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | rx_burst_buf_reg                                                                       | Implied        | 16 x 32              | RAM16X1D x 32	            | 
|riscv_i/\IO/Ethernet                                                                                                                                                                           | tx_burst_buf_reg                                                                       | Implied        | 16 x 32              | RAM32M x 6	               | 
|sdc_controller__GC0                                                                                                                                                                            | fifo_mem_reg                                                                           | Implied        | 128 x 32             | RAM64X1D x 4	RAM64M x 20	 | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 158             | RAM32M x 27	              | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 158             | RAM32M x 27	              | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 19              | RAM32M x 4	               | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 7               | RAM32M x 2	               | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 19              | RAM32M x 4	               | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 85              | RAM32M x 15	              | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 4 x 1                | RAM16X1D x 1	             | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 4 x 1                | RAM16X1D x 1	             | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 106             | RAM32M x 18	              | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 18              | RAM32M x 3	               | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 140             | RAM32M x 24	              | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 18              | RAM32M x 3	               | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 140             | RAM32M x 24	              | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 25              | RAM32M x 5	               | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 103             | RAM32M x 18	              | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 18              | RAM32M x 3	               | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 88              | RAM32M x 15	              | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 18              | RAM32M x 3	               | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 140             | RAM32M x 24	              | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 18              | RAM32M x 3	               | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 140             | RAM32M x 24	              | 
|\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 25              | RAM32M x 5	               | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 103             | RAM32M x 18	              | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 18              | RAM32M x 3	               | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                                                       | User Attribute | 32 x 88              | RAM32M x 15	              | 
|riscv_i/IOi_1/UART                                                                                                                                                                             | inst/rx_buf_reg                                                                        | Implied        | 16 x 8               | RAM32M x 2	               | 
|riscv_i/IOi_1/UART                                                                                                                                                                             | inst/tx_buf_reg                                                                        | Implied        | 16 x 8               | RAM32M x 2	               | 
|core                                                                                                                                                                                           | rf_reg                                                                                 | Implied        | 32 x 64              | RAM32M x 22	              | 
|\frontend/btb                                                                                                                                                                                  | table__reg                                                                             | Implied        | 512 x 1              | RAM128X1D x 4	            | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_a_q/ram_opcode_reg                                                      | Implied        | 2 x 3                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_a_q/ram_param_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_a_q/ram_size_reg                                                        | Implied        | 2 x 4                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_a_q/ram_source_reg                                                      | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_a_q/ram_address_reg                                                     | Implied        | 2 x 34               | RAM32M x 6	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_a_q/ram_mask_reg                                                        | Implied        | 2 x 8                | RAM32M x 2	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_a_q/ram_data_reg                                                        | Implied        | 2 x 64               | RAM32M x 11	              | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_opcode_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_param_reg                                                        | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_size_reg                                                         | Implied        | 2 x 4                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_source_reg                                                       | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_sink_reg                                                         | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_denied_reg                                                       | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_data_reg                                                         | Implied        | 2 x 64               | RAM32M x 11	              | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_d_q/ram_corrupt_reg                                                      | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_b_q/ram_param_reg                                                        | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_b_q/ram_size_reg                                                         | Implied        | 2 x 4                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_b_q/ram_source_reg                                                       | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeIn_b_q/ram_address_reg                                                      | Implied        | 2 x 34               | RAM32M x 6	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_c_q/ram_opcode_reg                                                      | Implied        | 2 x 3                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_c_q/ram_param_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_c_q/ram_size_reg                                                        | Implied        | 2 x 4                | RAM32M x 1	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_c_q/ram_source_reg                                                      | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_c_q/ram_address_reg                                                     | Implied        | 2 x 34               | RAM32M x 6	               | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_c_q/ram_data_reg                                                        | Implied        | 2 x 64               | RAM32M x 11	              | 
|riscv_i/RocketChip                                                                                                                                                                             | buffer/nodeOut_e_q/ram_sink_reg                                                        | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|core                                                                                                                                                                                           | rf_reg                                                                                 | Implied        | 32 x 64              | RAM32M x 22	              | 
|\frontend/btb                                                                                                                                                                                  | table__reg                                                                             | Implied        | 512 x 1              | RAM128X1D x 4	            | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_id_reg               | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_addr_reg             | Implied        | 2 x 31               | RAM32M x 6	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_len_reg              | Implied        | 2 x 8                | RAM32M x 2	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_size_reg             | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_burst_reg            | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_lock_reg             | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_cache_reg            | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_prot_reg             | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/ram_qos_reg              | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_w_deq_q/ram_data_reg              | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_w_deq_q/ram_strb_reg              | Implied        | 2 x 8                | RAM32M x 2	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_w_deq_q/ram_last_reg              | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_b_deq_q/ram_id_reg                 | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_b_deq_q/ram_resp_reg               | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_id_reg               | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_addr_reg             | Implied        | 2 x 31               | RAM32M x 6	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_len_reg              | Implied        | 2 x 8                | RAM32M x 2	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_size_reg             | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_burst_reg            | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_lock_reg             | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_cache_reg            | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_prot_reg             | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_ar_deq_q/ram_qos_reg              | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_id_reg                 | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_data_reg               | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_resp_reg               | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/ram_last_reg               | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_13/ram_tl_state_size_reg           | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_12/ram_tl_state_size_reg           | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_13/ram_tl_state_source_reg         | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_12/ram_tl_state_source_reg         | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_4/ram_tl_state_size_reg            | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_3/ram_tl_state_size_reg            | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_4/ram_tl_state_source_reg          | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_3/ram_tl_state_source_reg          | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_8/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_7/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_6/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_last_reg                 | Implied        | 8 x 1                | RAM16X1D x 1	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_8/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_7/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_6/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_id_reg                   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_8/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_7/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_6/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_data_reg                 | Implied        | 8 x 64               | RAM32M x 11	              | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_8/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_7/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_6/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_resp_reg                 | Implied        | 8 x 2                | RAM16X1D x 2	             | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_8/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_7/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_6/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_size_reg   | Implied        | 8 x 4                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_8/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_7/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_6/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_sbus                                                                                                                                                                                 | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_source_reg | Implied        | 8 x 6                | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_tl_state_size_reg   | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_tl_state_size_reg    | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_tl_state_size_reg      | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_tl_state_source_reg | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_tl_state_source_reg  | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_tl_state_source_reg    | Implied        | 16 x 8               | RAM32M x 2	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_extra_id_reg        | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_extra_id_reg         | Implied        | 16 x 4               | RAM32M x 1	               | 
|subsystem_mbus                                                                                                                                                                                 | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_extra_id_reg           | Implied        | 16 x 4               | RAM32M x 1	               | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker/o_data_q/ram_mask_reg                                               | Implied        | 8 x 8                | RAM32M x 2	               | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker/o_data_q/ram_data_reg                                               | Implied        | 8 x 64               | RAM32M x 11	              | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker_1/o_data_q/ram_mask_reg                                             | Implied        | 8 x 8                | RAM32M x 2	               | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker_1/o_data_q/ram_data_reg                                             | Implied        | 8 x 64               | RAM32M x 11	              | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker_2/o_data_q/ram_mask_reg                                             | Implied        | 8 x 8                | RAM32M x 2	               | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker_2/o_data_q/ram_data_reg                                             | Implied        | 8 x 64               | RAM32M x 11	              | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker_3/o_data_q/ram_mask_reg                                             | Implied        | 8 x 8                | RAM32M x 2	               | 
|\subsystem_l2_wrapper/broadcast_1                                                                                                                                                              | TLBroadcastTracker_3/o_data_q/ram_data_reg                                             | Implied        | 8 x 64               | RAM32M x 11	              | 
|tlDM/\dmInner/dmInner                                                                                                                                                                          | sb2tlOpt/d_q/ram_denied_reg                                                            | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|tlDM/\dmInner/dmInner                                                                                                                                                                          | sb2tlOpt/d_q/ram_data_reg                                                              | Implied        | 2 x 8                | RAM32M x 2	               | 
|tlDM/\dmInner/dmInner                                                                                                                                                                          | sb2tlOpt/d_q/ram_corrupt_reg                                                           | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_opcode_reg                                                      | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_size_reg                                                        | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_source_reg                                                      | Implied        | 2 x 6                | RAM32M x 1	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_address_reg                                                     | Implied        | 2 x 28               | RAM32M x 5	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_mask_reg                                                        | Implied        | 2 x 8                | RAM32M x 2	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_data_reg                                                        | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_opcode_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_param_reg                                                        | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_size_reg                                                         | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_source_reg                                                       | Implied        | 2 x 6                | RAM32M x 1	               | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_sink_reg                                                         | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_denied_reg                                                       | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_data_reg                                                         | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_cbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_corrupt_reg                                                      | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeOut_a_q/ram_opcode_reg                                                      | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeOut_a_q/ram_size_reg                                                        | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_opcode_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_param_reg                                                        | Implied        | 2 x 2                | RAM16X1D x 2	             | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_size_reg                                                         | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeOut_a_q/ram_source_reg                                                      | Implied        | 2 x 6                | RAM32M x 1	               | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_source_reg                                                       | Implied        | 2 x 6                | RAM32M x 1	               | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_sink_reg                                                         | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_denied_reg                                                       | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_data_reg                                                         | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_cbus/wrapped_error_device                                                                                                                                                            | buffer/nodeIn_d_q/ram_corrupt_reg                                                      | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeOut_a_q/ram_opcode_reg                                                      | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeOut_a_q/ram_param_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeOut_a_q/ram_size_reg                                                        | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeOut_a_q/ram_source_reg                                                      | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeOut_a_q/ram_address_reg                                                     | Implied        | 2 x 34               | RAM32M x 6	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeOut_a_q/ram_mask_reg                                                        | Implied        | 2 x 8                | RAM32M x 2	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeOut_a_q/ram_data_reg                                                        | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeIn_d_q/ram_opcode_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeIn_d_q/ram_size_reg                                                         | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeIn_d_q/ram_source_reg                                                       | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeIn_d_q/ram_denied_reg                                                       | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeIn_d_q/ram_data_reg                                                         | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | buffer/nodeIn_d_q/ram_corrupt_reg                                                      | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue/ram_extra_id_reg                                                        | Implied        | 4 x 7                | RAM32M x 2	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue/ram_real_last_reg                                                       | Implied        | 4 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue_1/ram_extra_id_reg                                                      | Implied        | 4 x 7                | RAM32M x 2	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue_1/ram_real_last_reg                                                     | Implied        | 4 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue_2/ram_extra_id_reg                                                      | Implied        | 4 x 7                | RAM32M x 2	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue_2/ram_real_last_reg                                                     | Implied        | 4 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue_3/ram_extra_id_reg                                                      | Implied        | 4 x 7                | RAM32M x 2	               | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4                                                                                                                                         | axi4yank/Queue_3/ram_real_last_reg                                                     | Implied        | 4 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_source_reg                                                       | Implied        | 2 x 5                | RAM32M x 1	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_opcode_reg                                                      | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_param_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_size_reg                                                        | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_source_reg                                                      | Implied        | 2 x 5                | RAM32M x 1	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_address_reg                                                     | Implied        | 2 x 34               | RAM32M x 6	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_mask_reg                                                        | Implied        | 2 x 8                | RAM32M x 2	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeOut_a_q/ram_data_reg                                                        | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_opcode_reg                                                       | Implied        | 2 x 3                | RAM32M x 1	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_size_reg                                                         | Implied        | 2 x 4                | RAM32M x 1	               | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_denied_reg                                                       | Implied        | 2 x 1                | RAM16X1D x 1	             | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_data_reg                                                         | Implied        | 2 x 64               | RAM32M x 11	              | 
|subsystem_fbus                                                                                                                                                                                 | buffer/nodeIn_d_q/ram_corrupt_reg                                                      | Implied        | 2 x 1                | RAM16X1D x 1	             | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------+----------------------+---------------------------+
=======
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axil_ram_0  | inst/mem_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------------------+
|Module Name                                                                                                                                                                   | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives                | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------------------+
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 32 x 160             | RAM32M x 27	              | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 32 x 160             | RAM32M x 27	              | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 32 x 25              | RAM32M x 5	               | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 32 x 148             | RAM32M x 25	              | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 32 x 148             | RAM32M x 25	              | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 32 x 161             | RAM32M x 27	              | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg                                                                          | User Attribute | 32 x 161             | RAM32M x 27	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                    | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                    | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                    | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0                                                                                                                                                    | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                              | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                     | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A                                                              | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                              | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                     | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B                                                              | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                              | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                     | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C                                                              | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                              | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                     | Implied        | 4 x 80               | RAM32M x 14	              | 
|riscv_i/\DDR/mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D                                                              | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                 | Implied        | 16 x 80              | RAM32M x 14	              | 
|axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2	               | 
|axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5	               | 
|axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5	               | 
|axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2	               | 
|axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5	               | 
|axi_interconnect_0/\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5	               | 
|axi_interconnect_0/\m03_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2	               | 
|axi_interconnect_0/\m03_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5	               | 
|axi_interconnect_0/\m03_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5	               | 
|jtag_axi_0/inst                                                                                                                                                               | jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 32             | RAM64X1D x 8	RAM64M x 40	 | 
|picorv32_axi_0                                                                                                                                                                | inst/picorv32_core/cpuregs_reg                                                                            | Implied        | 32 x 32              | RAM32M x 12	              | 
|uart_0                                                                                                                                                                        | inst/rx_buf_reg                                                                                           | Implied        | 16 x 8               | RAM32M x 2	               | 
|uart_0                                                                                                                                                                        | inst/tx_buf_reg                                                                                           | Implied        | 16 x 8               | RAM32M x 2	               | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------------------+
>>>>>>> sd-card-picorv32

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
<<<<<<< HEAD
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall__parameterized0         |           2|       417|
|2     |sc_si_converter_v1_0_9_wrap_narrow__GC0              |           1|      3733|
|3     |sc_si_converter_v1_0_9_top__GC0                      |           1|       208|
|4     |s00_entry_pipeline_imp_TJWV40__GC0                   |           1|       194|
|5     |bd_fe52__GC0                                         |           1|      4414|
|6     |mig_7series_v4_2_ddr_byte_lane__parameterized6__GC0  |           1|       335|
|7     |mig_7series_v4_2_ddr_phy_4lanes__parameterized0__GC0 |           1|       864|
|8     |mig_7series_v4_2_ddr_mc_phy__GC0                     |           1|      4017|
|9     |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0             |           1|       711|
|10    |mig_7series_v4_2_ddr_calib_top__GB0                  |           1|     14677|
|11    |mig_7series_v4_2_ddr_calib_top__GB1                  |           1|      4603|
|12    |mig_7series_v4_2_ddr_phy_top__GC0                    |           1|       825|
|13    |mig_7series_v4_2_mc                                  |           1|      2948|
|14    |mig_7series_v4_2_memc_ui_top_axi__GC0                |           1|      5913|
|15    |riscv_mig_7series_0_0_mig__GC0                       |           1|       260|
|16    |riscv_mem_reset_control_0_0                          |           1|        31|
|17    |ethernet__GC0                                        |           1|      3055|
|18    |sdc_controller__GC0                                  |           1|      6314|
|19    |sc_exit_v1_0_9_top__parameterized0__GC0              |           1|       282|
|20    |sc_mmu_v1_0_8_top__parameterized0__GC0               |           2|         7|
|21    |s00_entry_pipeline_imp_FLZ0A1__GC0                   |           1|       257|
|22    |s01_entry_pipeline_imp_19A34L9__GC0                  |           1|       257|
|23    |bd_9c60__GC0                                         |           1|     12130|
|24    |sc_mmu_v1_0_8_top__parameterized1__GB0               |           1|      1177|
|25    |sc_mmu_v1_0_8_top__parameterized1__GB1               |           1|         6|
|26    |s00_entry_pipeline_imp_UEW05D__GC0                   |           1|      1124|
|27    |bd_9a00__GC0                                         |           1|      3011|
|28    |IO_imp_44488Y__GC0                                   |           1|      4066|
|29    |FPU__GB1                                             |           2|     23235|
|30    |RocketTile__GCB2                                     |           2|     13769|
|31    |TilePRCIDomain__GC0                                  |           2|       168|
|32    |RocketSystem__GCB0                                   |           1|     22306|
|33    |RocketSystem__GCB1                                   |           1|     15386|
|34    |Rocket64b2__GC0                                      |           1|      1043|
|35    |riscv__GC0                                           |           1|         6|
|36    |sc_util_v1_0_4_axi_reg_stall__parameterized0__1      |           2|       312|
|37    |sc_util_v1_0_4_axi_reg_stall__parameterized0__2      |           1|       412|
|38    |sc_util_v1_0_4_axi_reg_stall__parameterized0__3      |           1|       382|
|39    |sc_util_v1_0_4_axi_reg_stall__parameterized0__4      |           1|        57|
|40    |sc_util_v1_0_4_axi_reg_stall__parameterized0__5      |           4|       322|
|41    |sc_util_v1_0_4_axi_reg_stall__parameterized0__6      |           2|       232|
|42    |sc_util_v1_0_4_axi_reg_stall__parameterized0__7      |           2|       222|
|43    |sc_util_v1_0_4_axi_reg_stall__parameterized0__8      |           2|        57|
|44    |riscv_RocketChip_0_GT0                               |           1|     45327|
|45    |riscv_RocketChip_0_GT1                               |           1|     24336|
|46    |riscv_RocketChip_0_GT0__1                            |           1|     45298|
|47    |riscv_RocketChip_0_GT1__1                            |           1|     24336|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_s /insti_1/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-7053] The timing for the instance riscv_i/DDR/mig_7series_0/u_ddr_calib_topi_4/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dec_cnt_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_m /insti_2/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_m /insti_2/\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_m /insti_2/\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_m /insti_2/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_m /insti_2/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_m /insti_2/\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_m /insti_2/\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_m /insti_2/\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_16_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_17_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_18_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_19_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_20_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_21_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_22_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_23_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_24_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_25_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_26_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_27_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_28_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_29_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_30_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_31_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_4/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/tag_array_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/tag_array_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/tag_array_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/tag_array_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/tag_array_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/tag_array_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_6/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/tile_reset_domain_tilei_0/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:02 ; elapsed = 00:05:19 . Memory (MB): peak = 5614.461 ; gain = 3762.047 ; free physical = 31958 ; free virtual = 51424
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall__parameterized0         |           1|       232|
|2     |sc_si_converter_v1_0_9_wrap_narrow__GC0              |           1|      1593|
|3     |sc_si_converter_v1_0_9_top__GC0                      |           1|       114|
|4     |s00_entry_pipeline_imp_TJWV40__GC0                   |           1|        91|
|5     |bd_fe52__GC0                                         |           1|      2659|
|6     |mig_7series_v4_2_ddr_byte_lane__parameterized6__GC0  |           1|       144|
|7     |mig_7series_v4_2_ddr_phy_4lanes__parameterized0__GC0 |           1|       344|
|8     |mig_7series_v4_2_ddr_mc_phy__GC0                     |           1|      1664|
|9     |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0             |           1|       172|
|10    |mig_7series_v4_2_ddr_calib_top__GB0                  |           1|      7366|
|11    |mig_7series_v4_2_ddr_calib_top__GB1                  |           1|      2038|
|12    |mig_7series_v4_2_ddr_phy_top__GC0                    |           1|       389|
|13    |mig_7series_v4_2_mc                                  |           1|      1277|
|14    |mig_7series_v4_2_memc_ui_top_axi__GC0                |           1|      3903|
|15    |riscv_mig_7series_0_0_mig__GC0                       |           1|       213|
|16    |riscv_mem_reset_control_0_0                          |           1|        25|
|17    |ethernet__GC0                                        |           1|      1428|
|18    |sdc_controller__GC0                                  |           1|      3450|
|19    |sc_exit_v1_0_9_top__parameterized0__GC0              |           1|       149|
|20    |sc_mmu_v1_0_8_top__parameterized0__GC0               |           1|         6|
|21    |s00_entry_pipeline_imp_FLZ0A1__GC0                   |           1|       135|
|22    |s01_entry_pipeline_imp_19A34L9__GC0                  |           1|       135|
|23    |bd_9c60__GC0                                         |           1|      6042|
|24    |sc_mmu_v1_0_8_top__parameterized1__GB0               |           1|       510|
|25    |sc_mmu_v1_0_8_top__parameterized1__GB1               |           1|         2|
|26    |s00_entry_pipeline_imp_UEW05D__GC0                   |           1|       602|
|27    |bd_9a00__GC0                                         |           1|      2038|
|28    |IO_imp_44488Y__GC0                                   |           1|      2217|
|29    |FPU__GB1                                             |           2|     10095|
|30    |RocketTile__GCB2                                     |           2|      5939|
|31    |TilePRCIDomain__GC0                                  |           1|       127|
|32    |RocketSystem__GCB0                                   |           1|     10721|
|33    |RocketSystem__GCB1                                   |           1|      7501|
|34    |Rocket64b2__GC0                                      |           1|       578|
|35    |riscv__GC0                                           |           1|         6|
|36    |sc_util_v1_0_4_axi_reg_stall__parameterized0__1      |           1|       169|
|37    |sc_util_v1_0_4_axi_reg_stall__parameterized0__2      |           1|       229|
|38    |sc_util_v1_0_4_axi_reg_stall__parameterized0__3      |           1|       211|
|39    |sc_util_v1_0_4_axi_reg_stall__parameterized0__4      |           1|        17|
|40    |sc_util_v1_0_4_axi_reg_stall__parameterized0__5      |           1|       175|
|41    |sc_util_v1_0_4_axi_reg_stall__parameterized0__6      |           1|       121|
|42    |sc_util_v1_0_4_axi_reg_stall__parameterized0__7      |           1|       115|
|43    |sc_util_v1_0_4_axi_reg_stall__parameterized0__8      |           1|        17|
|44    |riscv_RocketChip_0_GT0                               |           1|     20371|
|45    |riscv_RocketChip_0_GT1                               |           1|      8471|
|46    |riscv_RocketChip_0_GT0__1                            |           1|     20341|
|47    |riscv_RocketChip_0_GT1__1                            |           1|      8471|
|48    |sc_util_v1_0_4_axi_reg_stall__parameterized0__9      |           1|       232|
|49    |sc_util_v1_0_4_axi_reg_stall__parameterized0__10     |           1|       169|
|50    |sc_util_v1_0_4_axi_reg_stall__parameterized0__11     |           1|       175|
|51    |sc_util_v1_0_4_axi_reg_stall__parameterized0__12     |           1|       175|
|52    |sc_util_v1_0_4_axi_reg_stall__parameterized0__13     |           1|       121|
|53    |sc_util_v1_0_4_axi_reg_stall__parameterized0__14     |           1|       115|
|54    |sc_util_v1_0_4_axi_reg_stall__parameterized0__15     |           1|        17|
|55    |sc_mmu_v1_0_8_top__parameterized0__GC0__1            |           1|         6|
|56    |sc_util_v1_0_4_axi_reg_stall__parameterized0__16     |           1|       175|
|57    |TilePRCIDomain__GC0__1                               |           1|       127|
+------+-----------------------------------------------------+------------+----------+
=======
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |bd_fe52__GB0                                        |           1|      4405|
|2     |bd_fe52__GB1                                        |           1|      4706|
|3     |mig_7series_v4_2_ddr_byte_lane__parameterized6__GC0 |           1|       335|
|4     |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0            |           1|       711|
|5     |mig_7series_v4_2_ddr_calib_top__GB1                 |           1|      4603|
|6     |mig_7series_v4_2_ddr_phy_top__GC0                   |           1|       825|
|7     |mig_7series_v4_2_mc                                 |           1|      2983|
|8     |mig_7series_v4_2_memc_ui_top_axi__GC0               |           1|      5913|
|9     |riscv_mig_7series_0_0_mig__GC0                      |           1|       260|
|10    |riscv_mem_reset_control_0_0                         |           1|        31|
|11    |riscv__GC0                                          |           1|     26619|
|12    |riscv_mig_7series_0_0_GT0                           |           1|     20109|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /insti_0/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/i_0/axil_ram_0/inst/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:02:19 . Memory (MB): peak = 3058.199 ; gain = 1227.879 ; free physical = 22788 ; free virtual = 48142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |bd_fe52__GB0                                        |           1|      2665|
|2     |bd_fe52__GB1                                        |           1|      2140|
|3     |mig_7series_v4_2_ddr_byte_lane__parameterized6__GC0 |           1|       144|
|4     |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0            |           1|       172|
|5     |mig_7series_v4_2_ddr_calib_top__GB1                 |           1|      2038|
|6     |mig_7series_v4_2_ddr_phy_top__GC0                   |           1|       389|
|7     |mig_7series_v4_2_mc                                 |           1|      1295|
|8     |mig_7series_v4_2_memc_ui_top_axi__GC0               |           1|      3903|
|9     |riscv_mig_7series_0_0_mig__GC0                      |           1|       213|
|10    |riscv_mem_reset_control_0_0                         |           1|        25|
|11    |riscv__GC0                                          |           1|     15007|
|12    |riscv_mig_7series_0_0_GT0                           |           1|      9549|
+------+----------------------------------------------------+------------+----------+
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
<<<<<<< HEAD
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_m /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_m /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_m /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_m /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_m /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_m /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_m /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_m /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_s /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_s /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_s /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_s /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\DDR/axi_smc_1 /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\DDR/axi_smc_1 /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_m /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_m /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_m /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_m /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_s /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_s /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances riscv_i/\IO/io_axi_s /\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  and riscv_i/\IO/io_axi_s /\inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to  because of non-equivalent assertions
INFO: [Synth 8-7053] The timing for the instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dec_cnt_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0_9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
=======
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance riscv_i/axil_ram_0/inst/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
>>>>>>> sd-card-picorv32
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
<<<<<<< HEAD
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1 . Fanout reduced from 1345 to 50 by creating 27 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net init_calib_complete. Fanout reduced from 788 to 50 by creating 16 replicas.
INFO: [Synth 8-5365] Flop inst/cmd_serial_host0/cmd_oe_reg is being inverted and renamed to inst/cmd_serial_host0/cmd_oe_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_sExpSum_reg[12] is being inverted and renamed to inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_sExpSum_reg[12]_inv.
INFO: [Synth 8-5365] Flop inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_sExpSum_reg[9] is being inverted and renamed to inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_sExpSum_reg[9]_inv.
INFO: [Synth 8-5365] Flop inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_sExpSum_reg[12] is being inverted and renamed to inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_sExpSum_reg[12]_inv.
INFO: [Synth 8-5365] Flop inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_sExpSum_reg[9] is being inverted and renamed to inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_sExpSum_reg[9]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin REFCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:351]
WARNING: [Synth 8-5396] Clock pin CLKIN1 has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:233]
WARNING: [Synth 8-5396] Clock pin CLKIN1 has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:306]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.srcs/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:326]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:12 ; elapsed = 00:05:31 . Memory (MB): peak = 5614.461 ; gain = 3762.047 ; free physical = 31798 ; free virtual = 51437
=======
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1 . Fanout reduced from 1346 to 50 by creating 27 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net init_calib_complete. Fanout reduced from 789 to 50 by creating 16 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/wr_cmd_fifowren_axi_ff_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/rd_cmd_fifowren_axi_ff_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/wr_cmd_fifowren_axi_ff3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/rd_cmd_fifowren_axi_ff3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.srcs/sources_1/bd/riscv/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:23 . Memory (MB): peak = 3058.199 ; gain = 1227.879 ; free physical = 22747 ; free virtual = 48147
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Instances : Time (s): cpu = 00:05:12 ; elapsed = 00:05:31 . Memory (MB): peak = 5614.461 ; gain = 3762.047 ; free physical = 31797 ; free virtual = 51436
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:23 . Memory (MB): peak = 3058.199 ; gain = 1227.879 ; free physical = 22747 ; free virtual = 48147
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:24 ; elapsed = 00:05:43 . Memory (MB): peak = 5614.461 ; gain = 3762.047 ; free physical = 31762 ; free virtual = 51400
=======
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:26 . Memory (MB): peak = 3058.199 ; gain = 1227.879 ; free physical = 22744 ; free virtual = 48144
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Ports : Time (s): cpu = 00:05:24 ; elapsed = 00:05:43 . Memory (MB): peak = 5614.461 ; gain = 3762.047 ; free physical = 31762 ; free virtual = 51400
=======
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:26 . Memory (MB): peak = 3058.199 ; gain = 1227.879 ; free physical = 22744 ; free virtual = 48144
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:05:26 ; elapsed = 00:05:45 . Memory (MB): peak = 5614.461 ; gain = 3762.047 ; free physical = 31758 ; free virtual = 51397
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:26 . Memory (MB): peak = 3058.199 ; gain = 1227.879 ; free physical = 22740 ; free virtual = 48140
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Nets : Time (s): cpu = 00:05:26 ; elapsed = 00:05:45 . Memory (MB): peak = 5614.461 ; gain = 3762.047 ; free physical = 31758 ; free virtual = 51397
=======
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:26 . Memory (MB): peak = 3058.199 ; gain = 1227.879 ; free physical = 22740 ; free virtual = 48140
>>>>>>> sd-card-picorv32
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
<<<<<<< HEAD
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg[5]                                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/run_too_small_r3_reg                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/run_end_r3_reg                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dqsfound_done_r5_reg                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0 | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0    | inst/rocket_system/tile_prci_domain/intsink/chain/output_chain/sync_0_reg                                                                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0    | inst/rocket_system/tile_prci_domain_1/intsink/chain/output_chain/sync_0_reg                                                                                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0    | inst/rocket_system/ibus_intsink/chain/output_chain/sync_0_reg                                                                                                                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0    | inst/rocket_system/ibus_intsink/chain/output_chain_1/sync_0_reg                                                                                                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0    | inst/rocket_system/ibus_intsink/chain/output_chain_2/sync_0_reg                                                                                                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0    | inst/rocket_system/ibus_intsink/chain/output_chain_3/sync_0_reg                                                                                                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0    | inst/rocket_system/ibus_intsink/chain/output_chain_4/sync_0_reg                                                                                                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0    | inst/rocket_system/ibus_intsink/chain/output_chain_5/sync_0_reg                                                                                                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0    | inst/rocket_system/ibus_intsink/chain/output_chain_6/sync_0_reg                                                                                                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_RocketChip_0    | inst/rocket_system/ibus_intsink/chain/output_chain_7/sync_0_reg                                                                                                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg  | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[7]  | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 257    | 257        | 0      | 257     | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[29] | 7      | 7          | 0      | 7       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
=======
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dqsfound_done_r5_reg                                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r4_reg                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg[5]                                                                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/run_too_small_r3_reg                                                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/run_end_r3_reg                                                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_reg[11]                                                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|riscv_mig_7series_0_0     | u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jtag_axi_v1_2_10_jtag_axi | jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jtag_axi_v1_2_10_jtag_axi | jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg                 | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg                 | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[7]                 | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]                | 257    | 257        | 0      | 257     | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[29]                | 7      | 7          | 0      | 7       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]                 | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__6     | memory_reg[3]                 | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | memory_reg[31]                | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__8     | memory_reg[31]                | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
|dsrl__9     | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__10    | USE_RTL_FIFO.data_srl_reg[31] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
>>>>>>> sd-card-picorv32

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
<<<<<<< HEAD
|1     |BSCANE2                |     1|
|2     |BUFG                   |     9|
|3     |BUFH                   |     1|
|4     |BUFIO                  |     3|
|5     |BUFR                   |     1|
|6     |CARRY4                 |  3084|
|7     |DSP48E1                |    12|
|8     |DSP48E1_1              |    16|
|9     |DSP48E1_2              |     2|
|10    |IDDR                   |     4|
|11    |IDDR_1                 |     5|
|12    |IDELAYCTRL             |     3|
|13    |IDELAYE2               |     1|
|14    |IDELAYE2_1             |     5|
|15    |IDELAYE2_FINEDELAY     |    32|
|16    |IN_FIFO                |     4|
|17    |ISERDESE2              |    32|
|18    |LUT1                   |  1476|
|19    |LUT2                   |  7460|
|20    |LUT3                   | 11674|
|21    |LUT4                   | 12981|
|22    |LUT5                   | 16655|
|23    |LUT6                   | 39959|
|24    |MMCME2_ADV             |     3|
|25    |MUXF7                  |  3555|
|26    |MUXF8                  |   775|
|27    |ODDR                   |     9|
|28    |ODDR_1                 |     6|
|29    |ODELAYE2               |     1|
|30    |OSERDESE2              |    24|
|31    |OSERDESE2_1            |     4|
|32    |OSERDESE2_2            |    36|
|33    |OUT_FIFO               |     4|
|34    |OUT_FIFO_1             |     4|
|35    |PHASER_IN_PHY          |     4|
|36    |PHASER_OUT_PHY         |     4|
|37    |PHASER_OUT_PHY_1       |     4|
|38    |PHASER_REF             |     2|
|39    |PHY_CONTROL            |     2|
|40    |PLLE2_ADV              |     1|
|41    |RAM128X1D              |     8|
|42    |RAM16X1D               |   123|
|43    |RAM32M                 |  1385|
|44    |RAM32X1D               |     5|
|45    |RAM64M                 |    20|
|46    |RAM64X1D               |     4|
|47    |RAMB18E1_1             |    32|
|48    |RAMB18E1_2             |    64|
|49    |RAMB18E1_3             |     1|
|50    |RAMB36E1               |     1|
|51    |RAMB36E1_3             |     5|
|52    |RAMB36E1_4             |     1|
|53    |SRL16                  |     9|
|54    |SRL16E                 |   189|
|55    |SRLC32E                |   400|
|56    |XADC                   |     1|
|57    |FDCE                   |   220|
|58    |FDPE                   |   107|
|59    |FDR                    |    60|
|60    |FDRE                   | 48529|
|61    |FDSE                   |  1014|
|62    |IBUF                   |    10|
|63    |IBUFDS                 |     1|
|64    |IOBUF                  |     6|
|65    |IOBUFDS_DIFF_OUT_DCIEN |     4|
|66    |IOBUF_DCIEN            |    32|
|67    |OBUF                   |    37|
|68    |OBUFDS                 |     1|
|69    |OBUFT                  |     4|
+------+-----------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
|      |Instance                                                                                              |Module                                                         |Cells  |
+------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
|1     |top                                                                                                   |                                                               | 150131|
|2     |  riscv_i                                                                                             |riscv                                                          | 150109|
|3     |    RocketChip                                                                                        |riscv_RocketChip_0                                             | 108876|
|4     |      inst                                                                                            |Rocket64b2                                                     | 108762|
|5     |        jtag                                                                                          |JtagSeries7                                                    |    543|
|6     |          syn_done                                                                                    |synchronizer_790                                               |     41|
|7     |          syn_req                                                                                     |synchronizer_791                                               |      8|
|8     |          syn_reset                                                                                   |synchronizer_792                                               |      4|
|9     |        rocket_system                                                                                 |RocketSystem                                                   | 108176|
|10    |          intsource                                                                                   |IntSyncCrossingSource_9                                        |      2|
|11    |            reg_                                                                                      |AsyncResetRegVec_w2_i0_781                                     |      2|
|12    |          intsource_1                                                                                 |IntSyncCrossingSource_1                                        |      1|
|13    |            reg_                                                                                      |AsyncResetRegVec_w1_i0_780                                     |      1|
|14    |          bootROMDomainWrapper                                                                        |ClockSinkDomain_1                                              |     64|
|15    |            bootrom                                                                                   |TLROM                                                          |     64|
|16    |          clint                                                                                       |CLINT                                                          |    382|
|17    |          ibus_intsink                                                                                |IntSyncAsyncCrossingSink                                       |     16|
|18    |            chain                                                                                     |SynchronizerShiftReg_w8_d3                                     |     16|
|19    |              output_chain                                                                            |NonSyncResetSynchronizerPrimitiveShiftReg_d3_782               |      2|
|20    |              output_chain_1                                                                          |NonSyncResetSynchronizerPrimitiveShiftReg_d3_783               |      2|
|21    |              output_chain_2                                                                          |NonSyncResetSynchronizerPrimitiveShiftReg_d3_784               |      2|
|22    |              output_chain_3                                                                          |NonSyncResetSynchronizerPrimitiveShiftReg_d3_785               |      2|
|23    |              output_chain_4                                                                          |NonSyncResetSynchronizerPrimitiveShiftReg_d3_786               |      2|
|24    |              output_chain_5                                                                          |NonSyncResetSynchronizerPrimitiveShiftReg_d3_787               |      2|
|25    |              output_chain_6                                                                          |NonSyncResetSynchronizerPrimitiveShiftReg_d3_788               |      2|
|26    |              output_chain_7                                                                          |NonSyncResetSynchronizerPrimitiveShiftReg_d3_789               |      2|
|27    |          intsource_2                                                                                 |IntSyncCrossingSource_1_607                                    |      2|
|28    |            reg_                                                                                      |AsyncResetRegVec_w1_i0_779                                     |      2|
|29    |          intsource_3                                                                                 |IntSyncCrossingSource_9_608                                    |      2|
|30    |            reg_                                                                                      |AsyncResetRegVec_w2_i0                                         |      2|
|31    |          intsource_4                                                                                 |IntSyncCrossingSource_1_609                                    |      1|
|32    |            reg_                                                                                      |AsyncResetRegVec_w1_i0_778                                     |      1|
|33    |          intsource_5                                                                                 |IntSyncCrossingSource_1_610                                    |      2|
|34    |            reg_                                                                                      |AsyncResetRegVec_w1_i0                                         |      2|
|35    |          intsource_6                                                                                 |IntSyncCrossingSource_15                                       |      8|
|36    |            reg_                                                                                      |AsyncResetRegVec_w8_i0                                         |      8|
|37    |          plicDomainWrapper                                                                           |ClockSinkDomain                                                |    579|
|38    |            plic                                                                                      |TLPLIC                                                         |    579|
|39    |              gateways_gateway                                                                        |LevelGateway                                                   |      1|
|40    |              gateways_gateway_1                                                                      |LevelGateway_771                                               |      1|
|41    |              gateways_gateway_2                                                                      |LevelGateway_772                                               |      1|
|42    |              gateways_gateway_3                                                                      |LevelGateway_773                                               |      1|
|43    |              gateways_gateway_4                                                                      |LevelGateway_774                                               |      1|
|44    |              gateways_gateway_5                                                                      |LevelGateway_775                                               |      1|
|45    |              gateways_gateway_6                                                                      |LevelGateway_776                                               |      1|
|46    |              gateways_gateway_7                                                                      |LevelGateway_777                                               |      2|
|47    |              out_back_q                                                                              |Queue_100                                                      |    242|
|48    |          subsystem_cbus                                                                              |PeripheryBus_1                                                 |   4680|
|49    |            atomics                                                                                   |TLAtomicAutomata_1                                             |    654|
|50    |            buffer                                                                                    |TLBuffer_4                                                     |    495|
|51    |              nodeIn_d_q                                                                              |Queue_48_770                                                   |    163|
|52    |              nodeOut_a_q                                                                             |Queue_47                                                       |    332|
|53    |            coupler_to_bootrom                                                                        |TLInterconnectCoupler_14                                       |   1980|
|54    |              fragmenter                                                                              |TLFragmenter_3                                                 |   1980|
|55    |                repeater                                                                              |Repeater_4                                                     |   1969|
|56    |            coupler_to_clint                                                                          |TLInterconnectCoupler_10                                       |    161|
|57    |              fragmenter                                                                              |TLFragmenter_1                                                 |    161|
|58    |                repeater                                                                              |Repeater_2                                                     |    151|
|59    |            coupler_to_debug                                                                          |TLInterconnectCoupler_12                                       |    889|
|60    |              fragmenter                                                                              |TLFragmenter_2                                                 |    889|
|61    |                repeater                                                                              |Repeater_3                                                     |    879|
|62    |            coupler_to_plic                                                                           |TLInterconnectCoupler_9                                        |    103|
|63    |              fragmenter                                                                              |TLFragmenter                                                   |    103|
|64    |                repeater                                                                              |Repeater_1                                                     |     86|
|65    |            fixer                                                                                     |TLFIFOFixer_3                                                  |     74|
|66    |            out_xbar                                                                                  |TLXbar_5                                                       |    193|
|67    |            wrapped_error_device                                                                      |ErrorDeviceWrapper                                             |    131|
|68    |              buffer                                                                                  |TLBuffer_5                                                     |     46|
|69    |                nodeIn_d_q                                                                            |Queue_48                                                       |     35|
|70    |                nodeOut_a_q                                                                           |Queue_50                                                       |     11|
|71    |              error                                                                                   |TLError                                                        |     85|
|72    |                a_q                                                                                   |Queue_49                                                       |     53|
|73    |          subsystem_fbus                                                                              |FrontBus                                                       |   2048|
|74    |            buffer                                                                                    |TLBuffer_2                                                     |    112|
|75    |              nodeIn_d_q                                                                              |Queue_35                                                       |     26|
|76    |              nodeOut_a_q                                                                             |Queue_34                                                       |     86|
|77    |            coupler_from_debug_sb                                                                     |TLInterconnectCoupler_6                                        |    208|
|78    |              widget                                                                                  |TLWidthWidget_4                                                |    208|
|79    |                repeated_repeater                                                                     |Repeater                                                       |    122|
|80    |            coupler_from_port_named_slave_port_axi4                                                   |TLInterconnectCoupler_7                                        |   1641|
|81    |              axi42tl                                                                                 |AXI4ToTL                                                       |    278|
|82    |                nodeIn_r_deq_q                                                                        |Queue_38                                                       |    140|
|83    |                q_b_deq_q                                                                             |Queue_39                                                       |     13|
|84    |              axi4frag                                                                                |AXI4Fragmenter                                                 |    988|
|85    |                deq_q                                                                                 |Queue_44                                                       |    357|
|86    |                deq_q_1                                                                               |Queue_44_769                                                   |    353|
|87    |                in_w_deq_q                                                                            |Queue_46                                                       |    148|
|88    |              axi4yank                                                                                |AXI4UserYanker_1                                               |     80|
|89    |                Queue                                                                                 |Queue_40                                                       |     17|
|90    |                Queue_1                                                                               |Queue_40_766                                                   |     22|
|91    |                Queue_2                                                                               |Queue_40_767                                                   |     17|
|92    |                Queue_3                                                                               |Queue_40_768                                                   |     24|
|93    |              buffer                                                                                  |TLBuffer_3                                                     |    222|
|94    |                nodeIn_d_q                                                                            |Queue_37                                                       |     67|
|95    |                nodeOut_a_q                                                                           |Queue_36                                                       |    155|
|96    |              fixer                                                                                   |TLFIFOFixer_2                                                  |     73|
|97    |            subsystem_fbus_xbar                                                                       |TLXbar_3                                                       |     87|
|98    |          subsystem_l2_wrapper                                                                        |CoherenceManagerWrapper                                        |    914|
|99    |            broadcast_1                                                                               |TLBroadcast                                                    |    913|
|100   |              TLBroadcastTracker                                                                      |TLBroadcastTracker                                             |    240|
|101   |                o_data_q                                                                              |Queue_86_765                                                   |    170|
|102   |              TLBroadcastTracker_1                                                                    |TLBroadcastTracker_1                                           |    112|
|103   |                o_data_q                                                                              |Queue_86_764                                                   |     47|
|104   |              TLBroadcastTracker_2                                                                    |TLBroadcastTracker_2                                           |    130|
|105   |                o_data_q                                                                              |Queue_86_763                                                   |     62|
|106   |              TLBroadcastTracker_3                                                                    |TLBroadcastTracker_3                                           |    264|
|107   |                o_data_q                                                                              |Queue_86                                                       |    203|
|108   |          subsystem_mbus                                                                              |MemoryBus                                                      |   1994|
|109   |            coupler_to_memory_controller_port_named_axi4                                              |TLInterconnectCoupler_15                                       |   1994|
|110   |              axi4yank                                                                                |AXI4UserYanker_2                                               |   1122|
|111   |                Queue                                                                                 |Queue_52                                                       |     28|
|112   |                Queue_1                                                                               |Queue_52_732                                                   |     27|
|113   |                Queue_10                                                                              |Queue_52_733                                                   |     27|
|114   |                Queue_11                                                                              |Queue_52_734                                                   |     57|
|115   |                Queue_12                                                                              |Queue_52_735                                                   |     27|
|116   |                Queue_13                                                                              |Queue_52_736                                                   |     27|
|117   |                Queue_14                                                                              |Queue_52_737                                                   |     27|
|118   |                Queue_15                                                                              |Queue_52_738                                                   |     43|
|119   |                Queue_16                                                                              |Queue_52_739                                                   |     27|
|120   |                Queue_17                                                                              |Queue_52_740                                                   |     27|
|121   |                Queue_18                                                                              |Queue_52_741                                                   |     27|
|122   |                Queue_19                                                                              |Queue_52_742                                                   |     60|
|123   |                Queue_2                                                                               |Queue_52_743                                                   |     27|
|124   |                Queue_20                                                                              |Queue_52_744                                                   |     27|
|125   |                Queue_21                                                                              |Queue_52_745                                                   |     27|
|126   |                Queue_22                                                                              |Queue_52_746                                                   |     27|
|127   |                Queue_23                                                                              |Queue_52_747                                                   |     43|
|128   |                Queue_24                                                                              |Queue_52_748                                                   |     27|
|129   |                Queue_25                                                                              |Queue_52_749                                                   |     27|
|130   |                Queue_26                                                                              |Queue_52_750                                                   |     27|
|131   |                Queue_27                                                                              |Queue_52_751                                                   |    108|
|132   |                Queue_28                                                                              |Queue_52_752                                                   |     28|
|133   |                Queue_29                                                                              |Queue_52_753                                                   |     28|
|134   |                Queue_3                                                                               |Queue_52_754                                                   |     73|
|135   |                Queue_30                                                                              |Queue_52_755                                                   |     28|
|136   |                Queue_31                                                                              |Queue_52_756                                                   |     44|
|137   |                Queue_4                                                                               |Queue_52_757                                                   |     27|
|138   |                Queue_5                                                                               |Queue_52_758                                                   |     27|
|139   |                Queue_6                                                                               |Queue_52_759                                                   |     27|
|140   |                Queue_7                                                                               |Queue_52_760                                                   |     42|
|141   |                Queue_8                                                                               |Queue_52_761                                                   |     27|
|142   |                Queue_9                                                                               |Queue_52_762                                                   |     27|
|143   |              tl2axi4                                                                                 |TLToAXI4_1                                                     |    872|
|144   |                nodeOut_w_deq_q                                                                       |Queue_32_731                                                   |    395|
|145   |                queue_arw_deq_q                                                                       |Queue_85                                                       |    109|
|146   |          subsystem_sbus                                                                              |SystemBus                                                      |   2881|
|147   |            coupler_to_port_named_mmio_port_axi4                                                      |TLInterconnectCoupler_5                                        |   1548|
|148   |              axi4buf                                                                                 |AXI4Buffer                                                     |    265|
|149   |                nodeIn_b_deq_q                                                                        |Queue_2                                                        |     39|
|150   |                nodeIn_r_deq_q                                                                        |Queue_4                                                        |    152|
|151   |                nodeOut_ar_deq_q                                                                      |Queue                                                          |     22|
|152   |                nodeOut_aw_deq_q                                                                      |Queue_730                                                      |     26|
|153   |                nodeOut_w_deq_q                                                                       |Queue_1                                                        |     26|
|154   |              axi4deint                                                                               |AXI4Deinterleaver                                              |    788|
|155   |                qs_queue_0                                                                            |Queue_23                                                       |    100|
|156   |                qs_queue_1                                                                            |Queue_23_722                                                   |    114|
|157   |                qs_queue_2                                                                            |Queue_23_723                                                   |     41|
|158   |                qs_queue_3                                                                            |Queue_23_724                                                   |     33|
|159   |                qs_queue_4                                                                            |Queue_23_725                                                   |     33|
|160   |                qs_queue_5                                                                            |Queue_23_726                                                   |     47|
|161   |                qs_queue_6                                                                            |Queue_23_727                                                   |    100|
|162   |                qs_queue_7                                                                            |Queue_23_728                                                   |    168|
|163   |                qs_queue_8                                                                            |Queue_23_729                                                   |     76|
|164   |              axi4yank                                                                                |AXI4UserYanker                                                 |    249|
|165   |                Queue                                                                                 |Queue_5                                                        |     11|
|166   |                Queue_1                                                                               |Queue_5_706                                                    |     11|
|167   |                Queue_10                                                                              |Queue_5_707                                                    |     21|
|168   |                Queue_11                                                                              |Queue_5_708                                                    |     11|
|169   |                Queue_12                                                                              |Queue_8                                                        |     16|
|170   |                Queue_13                                                                              |Queue_8_709                                                    |     16|
|171   |                Queue_14                                                                              |Queue_5_710                                                    |     31|
|172   |                Queue_15                                                                              |Queue_5_711                                                    |     11|
|173   |                Queue_16                                                                              |Queue_5_712                                                    |     11|
|174   |                Queue_17                                                                              |Queue_5_713                                                    |     11|
|175   |                Queue_2                                                                               |Queue_5_714                                                    |     11|
|176   |                Queue_3                                                                               |Queue_8_715                                                    |     16|
|177   |                Queue_4                                                                               |Queue_8_716                                                    |     17|
|178   |                Queue_5                                                                               |Queue_5_717                                                    |     11|
|179   |                Queue_6                                                                               |Queue_5_718                                                    |     11|
|180   |                Queue_7                                                                               |Queue_5_719                                                    |     11|
|181   |                Queue_8                                                                               |Queue_5_720                                                    |     11|
|182   |                Queue_9                                                                               |Queue_5_721                                                    |     11|
|183   |              tl2axi4                                                                                 |TLToAXI4                                                       |    246|
|184   |                nodeOut_w_deq_q                                                                       |Queue_32                                                       |     87|
|185   |                queue_arw_deq_q                                                                       |Queue_33                                                       |    103|
|186   |            fixer                                                                                     |TLFIFOFixer                                                    |     69|
|187   |            system_bus_xbar                                                                           |TLXbar                                                         |   1264|
|188   |          tile_prci_domain                                                                            |TilePRCIDomain                                                 |  44996|
|189   |            buffer                                                                                    |TLBuffer_10_644                                                |    240|
|190   |              nodeIn_b_q                                                                              |Queue_92_701                                                   |     21|
|191   |              nodeIn_d_q                                                                              |Queue_91_702                                                   |     90|
|192   |              nodeOut_a_q                                                                             |Queue_90_703                                                   |     64|
|193   |              nodeOut_c_q                                                                             |Queue_93_704                                                   |     52|
|194   |              nodeOut_e_q                                                                             |Queue_94_705                                                   |     13|
|195   |            intsink                                                                                   |IntSyncAsyncCrossingSink_1_645                                 |      2|
|196   |              chain                                                                                   |SynchronizerShiftReg_w1_d3_699                                 |      2|
|197   |                output_chain                                                                          |NonSyncResetSynchronizerPrimitiveShiftReg_d3_700               |      2|
|198   |            tile_reset_domain_tile                                                                    |RocketTile_646                                                 |  44754|
|199   |              core                                                                                    |Rocket_647                                                     |   9735|
|200   |                csr                                                                                   |CSRFile_696                                                    |   5298|
|201   |                div                                                                                   |MulDiv_697                                                     |   2206|
|202   |                ibuf                                                                                  |IBuf_698                                                       |    192|
|203   |              dcache                                                                                  |DCache_648                                                     |   5442|
|204   |                data                                                                                  |DCacheDataArray_693                                            |    254|
|205   |                lfsr_prng                                                                             |MaxPeriodFibonacciLFSR_694                                     |     24|
|206   |                tlb                                                                                   |TLB_695                                                        |   3473|
|207   |              dcacheArb                                                                               |HellaCacheArbiter_649                                          |     35|
|208   |              fpuOpt                                                                                  |FPU_650                                                        |  18763|
|209   |                dfma                                                                                  |FPUFMAPipe_1_659                                               |   5307|
|210   |                  fma                                                                                 |MulAddRecFNPipe_1_688                                          |   3797|
|211   |                    mulAddRecFNToRaw_postMul                                                          |MulAddRecFNToRaw_postMul_1_689                                 |    641|
|212   |                    mulAddRecFNToRaw_preMul                                                           |MulAddRecFNToRaw_preMul_1_690                                  |    154|
|213   |                    roundRawFNToRecFN                                                                 |RoundRawFNToRecFN_1_691                                        |    429|
|214   |                      roundAnyRawFNToRecFN                                                            |RoundAnyRawFNToRecFN_4_692                                     |    429|
|215   |                divSqrt                                                                               |DivSqrtRecFN_small_660                                         |    619|
|216   |                  divSqrtRecFNToRaw                                                                   |DivSqrtRecFNToRaw_small_684                                    |    608|
|217   |                    divSqrtRawFN_                                                                     |DivSqrtRawFN_small_687                                         |    608|
|218   |                  roundRawFNToRecFN                                                                   |RoundRawFNToRecFN_685                                          |     11|
|219   |                    roundAnyRawFNToRecFN                                                              |RoundAnyRawFNToRecFN_686                                       |     11|
|220   |                divSqrt_1                                                                             |DivSqrtRecFN_small_1_661                                       |   3440|
|221   |                  divSqrtRecFNToRaw                                                                   |DivSqrtRecFNToRaw_small_1_680                                  |   3406|
|222   |                    divSqrtRawFN_                                                                     |DivSqrtRawFN_small_1_683                                       |   3406|
|223   |                  roundRawFNToRecFN                                                                   |RoundRawFNToRecFN_1_681                                        |     34|
|224   |                    roundAnyRawFNToRecFN                                                              |RoundAnyRawFNToRecFN_4_682                                     |     34|
|225   |                fp_decoder                                                                            |FPUDecoder_662                                                 |     60|
|226   |                fpiu                                                                                  |FPToInt_663                                                    |   1870|
|227   |                  conv                                                                                |RecFNToIN_678                                                  |    234|
|228   |                  dcmp                                                                                |CompareRecFN_679                                               |    102|
|229   |                fpmu                                                                                  |FPToFP_664                                                     |    588|
|230   |                  narrower                                                                            |RecFNToRecFN_676                                               |    257|
|231   |                    roundAnyRawFNToRecFN                                                              |RoundAnyRawFNToRecFN_3_677                                     |    257|
|232   |                ifpu                                                                                  |IntToFP_665                                                    |   1683|
|233   |                  i2f                                                                                 |INToRecFN_672                                                  |    405|
|234   |                    roundAnyRawFNToRecFN                                                              |RoundAnyRawFNToRecFN_1_675                                     |    405|
|235   |                  i2f_1                                                                               |INToRecFN_1_673                                                |    564|
|236   |                    roundAnyRawFNToRecFN                                                              |RoundAnyRawFNToRecFN_2_674                                     |    564|
|237   |                sfma                                                                                  |FPUFMAPipe_666                                                 |   1480|
|238   |                  fma                                                                                 |MulAddRecFNPipe_667                                            |   1247|
|239   |                    mulAddRecFNToRaw_postMul                                                          |MulAddRecFNToRaw_postMul_668                                   |     85|
|240   |                    mulAddRecFNToRaw_preMul                                                           |MulAddRecFNToRaw_preMul_669                                    |    369|
|241   |                    roundRawFNToRecFN                                                                 |RoundRawFNToRecFN_670                                          |    169|
|242   |                      roundAnyRawFNToRecFN                                                            |RoundAnyRawFNToRecFN_671                                       |    169|
|243   |              frontend                                                                                |Frontend_651                                                   |   9314|
|244   |                btb                                                                                   |BTB_654                                                        |   2796|
|245   |                fq                                                                                    |ShiftQueue_655                                                 |   2187|
|246   |                icache                                                                                |ICache_656                                                     |   1511|
|247   |                  repl_way_v0_prng                                                                    |MaxPeriodFibonacciLFSR_658                                     |    299|
|248   |                tlb                                                                                   |TLB_1_657                                                      |   2641|
|249   |              ptw                                                                                     |PTW_652                                                        |   1420|
|250   |              tlMasterXbar                                                                            |TLXbar_8_653                                                   |     40|
|251   |          tile_prci_domain_1                                                                          |TilePRCIDomain_611                                             |  45023|
|252   |            buffer                                                                                    |TLBuffer_10                                                    |    238|
|253   |              nodeIn_b_q                                                                              |Queue_92                                                       |     21|
|254   |              nodeIn_d_q                                                                              |Queue_91                                                       |     90|
|255   |              nodeOut_a_q                                                                             |Queue_90                                                       |     74|
|256   |              nodeOut_c_q                                                                             |Queue_93                                                       |     41|
|257   |              nodeOut_e_q                                                                             |Queue_94                                                       |     12|
|258   |            intsink                                                                                   |IntSyncAsyncCrossingSink_1                                     |      2|
|259   |              chain                                                                                   |SynchronizerShiftReg_w1_d3                                     |      2|
|260   |                output_chain                                                                          |NonSyncResetSynchronizerPrimitiveShiftReg_d3                   |      2|
|261   |            tile_reset_domain_tile                                                                    |RocketTile                                                     |  44783|
|262   |              core                                                                                    |Rocket                                                         |   9736|
|263   |                csr                                                                                   |CSRFile                                                        |   5278|
|264   |                div                                                                                   |MulDiv                                                         |   2206|
|265   |                ibuf                                                                                  |IBuf                                                           |    193|
|266   |              dcache                                                                                  |DCache                                                         |   5442|
|267   |                data                                                                                  |DCacheDataArray                                                |    254|
|268   |                lfsr_prng                                                                             |MaxPeriodFibonacciLFSR_643                                     |     24|
|269   |                tlb                                                                                   |TLB                                                            |   3473|
|270   |              dcacheArb                                                                               |HellaCacheArbiter                                              |     35|
|271   |              fpuOpt                                                                                  |FPU                                                            |  18775|
|272   |                dfma                                                                                  |FPUFMAPipe_1                                                   |   5307|
|273   |                  fma                                                                                 |MulAddRecFNPipe_1                                              |   3797|
|274   |                    mulAddRecFNToRaw_postMul                                                          |MulAddRecFNToRaw_postMul_1                                     |    641|
|275   |                    mulAddRecFNToRaw_preMul                                                           |MulAddRecFNToRaw_preMul_1                                      |    154|
|276   |                    roundRawFNToRecFN                                                                 |RoundRawFNToRecFN_1_641                                        |    429|
|277   |                      roundAnyRawFNToRecFN                                                            |RoundAnyRawFNToRecFN_4_642                                     |    429|
|278   |                divSqrt                                                                               |DivSqrtRecFN_small                                             |    619|
|279   |                  divSqrtRecFNToRaw                                                                   |DivSqrtRecFNToRaw_small                                        |    608|
|280   |                    divSqrtRawFN_                                                                     |DivSqrtRawFN_small                                             |    608|
|281   |                  roundRawFNToRecFN                                                                   |RoundRawFNToRecFN_639                                          |     11|
|282   |                    roundAnyRawFNToRecFN                                                              |RoundAnyRawFNToRecFN_640                                       |     11|
|283   |                divSqrt_1                                                                             |DivSqrtRecFN_small_1                                           |   3440|
|284   |                  divSqrtRecFNToRaw                                                                   |DivSqrtRecFNToRaw_small_1                                      |   3406|
|285   |                    divSqrtRawFN_                                                                     |DivSqrtRawFN_small_1                                           |   3406|
|286   |                  roundRawFNToRecFN                                                                   |RoundRawFNToRecFN_1                                            |     34|
|287   |                    roundAnyRawFNToRecFN                                                              |RoundAnyRawFNToRecFN_4                                         |     34|
|288   |                fp_decoder                                                                            |FPUDecoder                                                     |     72|
|289   |                fpiu                                                                                  |FPToInt                                                        |   1870|
|290   |                  conv                                                                                |RecFNToIN                                                      |    234|
|291   |                  dcmp                                                                                |CompareRecFN                                                   |    102|
|292   |                fpmu                                                                                  |FPToFP                                                         |    588|
|293   |                  narrower                                                                            |RecFNToRecFN                                                   |    257|
|294   |                    roundAnyRawFNToRecFN                                                              |RoundAnyRawFNToRecFN_3                                         |    257|
|295   |                ifpu                                                                                  |IntToFP                                                        |   1683|
|296   |                  i2f                                                                                 |INToRecFN                                                      |    405|
|297   |                    roundAnyRawFNToRecFN                                                              |RoundAnyRawFNToRecFN_1                                         |    405|
|298   |                  i2f_1                                                                               |INToRecFN_1                                                    |    564|
|299   |                    roundAnyRawFNToRecFN                                                              |RoundAnyRawFNToRecFN_2                                         |    564|
|300   |                sfma                                                                                  |FPUFMAPipe                                                     |   1480|
|301   |                  fma                                                                                 |MulAddRecFNPipe                                                |   1247|
|302   |                    mulAddRecFNToRaw_postMul                                                          |MulAddRecFNToRaw_postMul                                       |     85|
|303   |                    mulAddRecFNToRaw_preMul                                                           |MulAddRecFNToRaw_preMul                                        |    369|
|304   |                    roundRawFNToRecFN                                                                 |RoundRawFNToRecFN                                              |    169|
|305   |                      roundAnyRawFNToRecFN                                                            |RoundAnyRawFNToRecFN                                           |    169|
|306   |              frontend                                                                                |Frontend                                                       |   9330|
|307   |                btb                                                                                   |BTB                                                            |   2797|
|308   |                fq                                                                                    |ShiftQueue                                                     |   2189|
|309   |                icache                                                                                |ICache                                                         |   1524|
|310   |                  repl_way_v0_prng                                                                    |MaxPeriodFibonacciLFSR                                         |    299|
|311   |                tlb                                                                                   |TLB_1                                                          |   2641|
|312   |              ptw                                                                                     |PTW                                                            |   1420|
|313   |              tlMasterXbar                                                                            |TLXbar_8                                                       |     40|
|314   |          tlDM                                                                                        |TLDebugModule                                                  |   2287|
|315   |            dmInner                                                                                   |TLDebugModuleInnerAsync                                        |   2092|
|316   |              dmInner                                                                                 |TLDebugModuleInner                                             |   1568|
|317   |                sb2tlOpt                                                                              |SBToTL                                                         |    295|
|318   |                  d_q                                                                                 |Queue_101                                                      |     29|
|319   |              dmactive_synced_dmInner_io_innerCtrl_sink                                               |AsyncQueueSink_2                                               |     18|
|320   |                io_deq_bits_deq_bits_reg                                                              |ClockCrossingReg_w17                                           |     10|
|321   |                widx_widx_gray                                                                        |AsyncResetSynchronizerShiftReg_w1_d3_i0_637                    |      4|
|322   |                  output_chain                                                                        |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_638              |      4|
|323   |              dmactive_synced_dmactive_synced_dmactiveSync                                            |AsyncResetSynchronizerShiftReg_w1_d3_i0_622                    |      5|
|324   |                output_chain                                                                          |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_636              |      5|
|325   |              dmiXing                                                                                 |TLAsyncCrossingSink                                            |    501|
|326   |                nodeIn_d_source                                                                       |AsyncQueueSource_2                                             |     47|
|327   |                  ridx_ridx_gray                                                                      |AsyncResetSynchronizerShiftReg_w1_d3_i0_628                    |      4|
|328   |                    output_chain                                                                      |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_635              |      4|
|329   |                  source_valid_0                                                                      |AsyncValidSync_629                                             |      3|
|330   |                    io_out_source_valid_0                                                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_1_633                  |      3|
|331   |                      output_chain                                                                    |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_634              |      3|
|332   |                  source_valid_1                                                                      |AsyncValidSync_630                                             |      3|
|333   |                    io_out_source_valid_0                                                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_1_631                  |      3|
|334   |                      output_chain                                                                    |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_632              |      3|
|335   |                nodeOut_a_sink                                                                        |AsyncQueueSink_1                                               |    454|
|336   |                  io_deq_bits_deq_bits_reg                                                            |ClockCrossingReg_w55                                           |    440|
|337   |                  source_valid                                                                        |AsyncValidSync_623                                             |      9|
|338   |                    io_out_source_valid_0                                                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_1_626                  |      9|
|339   |                      output_chain                                                                    |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_627              |      9|
|340   |                  widx_widx_gray                                                                      |AsyncResetSynchronizerShiftReg_w1_d3_i0_624                    |      3|
|341   |                    output_chain                                                                      |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_625              |      3|
|342   |            dmOuter                                                                                   |TLDebugModuleOuterAsync                                        |    195|
|343   |              asource                                                                                 |TLAsyncCrossingSource                                          |    115|
|344   |                nodeIn_d_sink                                                                         |AsyncQueueSink                                                 |     68|
|345   |                  io_deq_bits_deq_bits_reg                                                            |ClockCrossingReg_w43                                           |     54|
|346   |                  source_extend                                                                       |AsyncValidSync                                                 |      3|
|347   |                    io_out_source_valid_0                                                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_1_620                  |      3|
|348   |                      output_chain                                                                    |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_621              |      3|
|349   |                  source_valid                                                                        |AsyncValidSync_616                                             |      6|
|350   |                    io_out_source_valid_0                                                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_1                      |      6|
|351   |                      output_chain                                                                    |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_619              |      6|
|352   |                  widx_widx_gray                                                                      |AsyncResetSynchronizerShiftReg_w1_d3_i0_617                    |      3|
|353   |                    output_chain                                                                      |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_618              |      3|
|354   |                nodeOut_a_source                                                                      |AsyncQueueSource                                               |     47|
|355   |                  ridx_ridx_gray                                                                      |AsyncResetSynchronizerShiftReg_w1_d3_i0_614                    |      4|
|356   |                    output_chain                                                                      |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_615              |      4|
|357   |              dmOuter                                                                                 |TLDebugModuleOuter                                             |     28|
|358   |              dmactiveAck_dmactiveAckSync                                                             |AsyncResetSynchronizerShiftReg_w1_d3_i0                        |      3|
|359   |                output_chain                                                                          |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_613              |      3|
|360   |              dmiBypass                                                                               |TLBusBypass                                                    |     28|
|361   |                bar                                                                                   |TLBusBypassBar                                                 |     26|
|362   |                error                                                                                 |TLError_1                                                      |      2|
|363   |              dmiXbar                                                                                 |TLXbar_12                                                      |      7|
|364   |              io_innerCtrl_source                                                                     |AsyncQueueSource_1                                             |     14|
|365   |                ridx_ridx_gray                                                                        |AsyncResetSynchronizerShiftReg_w1_d3_i0_612                    |      4|
|366   |                  output_chain                                                                        |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0                  |      4|
|367   |        syn_reset                                                                                     |synchronizer                                                   |      6|
|368   |    util_ds_buf_0                                                                                     |riscv_util_ds_buf_0_0                                          |      1|
|369   |      U0                                                                                              |util_ds_buf                                                    |      1|
|370   |    clk_wiz_0                                                                                         |riscv_clk_wiz_0_0                                              |      5|
|371   |      inst                                                                                            |riscv_clk_wiz_0_0_clk_wiz                                      |      5|
|372   |    util_vector_logic_0                                                                               |riscv_util_vector_logic_0_0                                    |      1|
|373   |    DDR                                                                                               |DDR_imp_10J4PB3                                                |  22463|
|374   |      axi_smc_1                                                                                       |riscv_axi_smc_1_0                                              |   4916|
|375   |        inst                                                                                          |bd_fe52                                                        |   4916|
|376   |          clk_map                                                                                     |clk_map_imp_4PYXJS                                             |    140|
|377   |            psr0                                                                                      |bd_fe52_psr0_0                                                 |     41|
|378   |              U0                                                                                      |proc_sys_reset_602                                             |     41|
|379   |                EXT_LPF                                                                               |lpf_603                                                        |      9|
|380   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_606                                                   |      4|
|381   |                SEQ                                                                                   |sequence_psr_604                                               |     31|
|382   |                  SEQ_COUNTER                                                                         |upcnt_n_605                                                    |     13|
|383   |            psr_aclk                                                                                  |bd_fe52_psr_aclk_0                                             |     50|
|384   |              U0                                                                                      |proc_sys_reset_596                                             |     50|
|385   |                EXT_LPF                                                                               |lpf_597                                                        |     18|
|386   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_600                                                   |      5|
|387   |                  \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_601                                                   |      5|
|388   |                SEQ                                                                                   |sequence_psr_598                                               |     31|
|389   |                  SEQ_COUNTER                                                                         |upcnt_n_599                                                    |     13|
|390   |            psr_aclk1                                                                                 |bd_fe52_psr_aclk1_0                                            |     49|
|391   |              U0                                                                                      |proc_sys_reset_590                                             |     49|
|392   |                EXT_LPF                                                                               |lpf_591                                                        |     17|
|393   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_594                                                   |      4|
|394   |                  \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_595                                                   |      5|
|395   |                SEQ                                                                                   |sequence_psr_592                                               |     31|
|396   |                  SEQ_COUNTER                                                                         |upcnt_n_593                                                    |     13|
|397   |          m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1SU1NR7                                  |    154|
|398   |            m00_exit                                                                                  |bd_fe52_m00e_0                                                 |    154|
|399   |              inst                                                                                    |sc_exit_v1_0_9_top                                             |    154|
|400   |                exit_inst                                                                             |sc_exit_v1_0_9_exit                                            |    131|
|401   |                  \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo_570                           |     92|
|402   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_574                                     |      2|
|403   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_575                                     |      2|
|404   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_576                                     |      2|
|405   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_577                                     |      2|
|406   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_578                                     |      2|
|407   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_579                                     |      2|
|408   |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_580                                     |      3|
|409   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_581                                     |      2|
|410   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_582                                     |      2|
|411   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_583                                     |      2|
|412   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_584                                     |      2|
|413   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_585                                     |      2|
|414   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_586                                     |      2|
|415   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_587                                     |      2|
|416   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_588                                     |      2|
|417   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_589                                     |      2|
|418   |                  \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_571           |     37|
|419   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_572                                     |      1|
|420   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_573                                     |      2|
|421   |          s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_TJWV40                                  |   2261|
|422   |            s00_mmu                                                                                   |bd_fe52_s00mmu_0                                               |      6|
|423   |              inst                                                                                    |sc_mmu_v1_0_8_top                                              |      6|
|424   |            s00_si_converter                                                                          |bd_fe52_s00sic_0                                               |   2170|
|425   |              inst                                                                                    |sc_si_converter_v1_0_9_top                                     |   2170|
|426   |                \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_9_wrap_narrow                             |   2082|
|427   |                  ar_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall__parameterized0_366               |    302|
|428   |                  aw_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall__parameterized0_367               |    303|
|429   |                  \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2               |    148|
|430   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_548                                     |      4|
|431   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_549                                     |      2|
|432   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_550                                     |      2|
|433   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_551                                     |      2|
|434   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_552                                     |      2|
|435   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_553                                     |      2|
|436   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_554                                     |      2|
|437   |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_555                                     |      3|
|438   |                    \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_556                                     |      3|
|439   |                    \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_557                                     |      2|
|440   |                    \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_558                                     |      3|
|441   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_559                                     |      2|
|442   |                    \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_560                                     |      3|
|443   |                    \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_561                                     |      4|
|444   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_562                                     |      2|
|445   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_563                                     |     11|
|446   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_564                                     |      5|
|447   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_565                                     |      4|
|448   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_566                                     |      3|
|449   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_567                                     |      6|
|450   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_568                                     |      2|
|451   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_569                                     |      2|
|452   |                  \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_9_offset_fifo                             |    391|
|453   |                    cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_469           |    105|
|454   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_536                                     |      2|
|455   |                      \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_537                                     |      3|
|456   |                      \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_538                                     |      4|
|457   |                      \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_539                                     |      2|
|458   |                      \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_540                                     |      2|
|459   |                      \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_541                                     |      2|
|460   |                      \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_542                                     |      2|
|461   |                      \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_543                                     |      2|
|462   |                      \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_544                                     |      2|
|463   |                      \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_545                                     |      2|
|464   |                      \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_546                                     |      3|
|465   |                      \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_547                                     |      3|
|466   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_470                     |      1|
|467   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_471                     |      1|
|468   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_472                     |      1|
|469   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_473                     |      1|
|470   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_474                     |      1|
|471   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_475                     |      1|
|472   |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_476                     |      1|
|473   |                    \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_477                     |      1|
|474   |                    \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_478                     |      1|
|475   |                    \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_479                     |      1|
|476   |                    \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_480                     |      1|
|477   |                    \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_481                     |      1|
|478   |                    \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_482                     |      1|
|479   |                    \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_483                     |      1|
|480   |                    \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_484                     |      1|
|481   |                    \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_485                     |      1|
|482   |                    \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_486                     |      1|
|483   |                    \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_487                     |      1|
|484   |                    \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_488                     |      1|
|485   |                    \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_489                     |      1|
|486   |                    \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_490                     |      1|
|487   |                    \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_491                     |      1|
|488   |                    \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_492                     |      1|
|489   |                    \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_493                     |      1|
|490   |                    \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_494                     |      1|
|491   |                    \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_495                     |      1|
|492   |                    \gen_srls[36].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_496                     |      1|
|493   |                    \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_497                     |      1|
|494   |                    \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_498                     |      1|
|495   |                    \gen_srls[39].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_499                     |      1|
|496   |                    \gen_srls[40].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_500                     |      1|
|497   |                    \gen_srls[41].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_501                     |      1|
|498   |                    \gen_srls[42].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_502                     |      1|
|499   |                    \gen_srls[43].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_503                     |      1|
|500   |                    \gen_srls[44].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_504                     |      1|
|501   |                    \gen_srls[45].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_505                     |      1|
|502   |                    \gen_srls[46].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_506                     |      1|
|503   |                    \gen_srls[47].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_507                     |      1|
|504   |                    \gen_srls[48].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_508                     |      1|
|505   |                    \gen_srls[49].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_509                     |      1|
|506   |                    \gen_srls[50].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_510                     |      1|
|507   |                    \gen_srls[51].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_511                     |      1|
|508   |                    \gen_srls[52].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_512                     |      1|
|509   |                    \gen_srls[53].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_513                     |      1|
|510   |                    \gen_srls[54].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_514                     |      1|
|511   |                    \gen_srls[55].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_515                     |      1|
|512   |                    \gen_srls[56].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_516                     |      1|
|513   |                    \gen_srls[57].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_517                     |      1|
|514   |                    \gen_srls[58].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_518                     |      1|
|515   |                    \gen_srls[59].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_519                     |      1|
|516   |                    \gen_srls[60].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_520                     |      1|
|517   |                    \gen_srls[61].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_521                     |      1|
|518   |                    \gen_srls[62].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_522                     |      1|
|519   |                    \gen_srls[63].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_523                     |      1|
|520   |                    \gen_srls[64].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_524                     |      1|
|521   |                    \gen_srls[65].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_525                     |      1|
|522   |                    \gen_srls[66].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_526                     |      1|
|523   |                    \gen_srls[67].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_527                     |      1|
|524   |                    \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_528                     |      1|
|525   |                    \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_529                     |      1|
|526   |                    \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_530                     |      1|
|527   |                    \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_531                     |      1|
|528   |                    \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_532                     |      1|
|529   |                    \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_533                     |      8|
|530   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_534                     |      1|
|531   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_535                     |      1|
|532   |                  w_cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4               |    172|
|533   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_451                                     |      2|
|534   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_452                                     |      2|
|535   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_453                                     |      2|
|536   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_454                                     |      4|
|537   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_455                                     |      6|
|538   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_456                                     |      3|
|539   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_457                                     |      3|
|540   |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_458                                     |      3|
|541   |                    \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_459                                     |      4|
|542   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_460                                     |      2|
|543   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_461                                     |      2|
|544   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_462                                     |      2|
|545   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_463                                     |      2|
|546   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_464                                     |      2|
|547   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_465                                     |      2|
|548   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_466                                     |      2|
|549   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_467                                     |      2|
|550   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_468                                     |      2|
|551   |                  w_payld_fifo                                                                        |sc_si_converter_v1_0_9_offset_fifo__parameterized0             |    391|
|552   |                    cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3               |    148|
|553   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_439                                     |      4|
|554   |                      \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_440                                     |     13|
|555   |                      \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_441                                     |     14|
|556   |                      \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_442                                     |      2|
|557   |                      \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_443                                     |      2|
|558   |                      \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_444                                     |     11|
|559   |                      \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_445                                     |      5|
|560   |                      \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_446                                     |      3|
|561   |                      \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_447                                     |      4|
|562   |                      \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_448                                     |      6|
|563   |                      \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_449                                     |      3|
|564   |                      \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_450                                     |      4|
|565   |                    \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0                         |      1|
|566   |                    \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_368                     |      1|
|567   |                    \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_369                     |      1|
|568   |                    \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_370                     |      1|
|569   |                    \gen_srls[104].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_371                     |      1|
|570   |                    \gen_srls[105].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_372                     |      1|
|571   |                    \gen_srls[106].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_373                     |      1|
|572   |                    \gen_srls[107].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_374                     |      1|
|573   |                    \gen_srls[108].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_375                     |      1|
|574   |                    \gen_srls[109].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_376                     |      1|
|575   |                    \gen_srls[110].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_377                     |      1|
|576   |                    \gen_srls[111].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_378                     |      1|
|577   |                    \gen_srls[112].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_379                     |      1|
|578   |                    \gen_srls[113].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_380                     |      1|
|579   |                    \gen_srls[114].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_381                     |      1|
|580   |                    \gen_srls[115].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_382                     |      1|
|581   |                    \gen_srls[116].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_383                     |      1|
|582   |                    \gen_srls[117].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_384                     |      1|
|583   |                    \gen_srls[118].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_385                     |      1|
|584   |                    \gen_srls[119].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_386                     |      1|
|585   |                    \gen_srls[120].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_387                     |      1|
|586   |                    \gen_srls[121].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_388                     |      1|
|587   |                    \gen_srls[122].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_389                     |      1|
|588   |                    \gen_srls[123].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_390                     |      1|
|589   |                    \gen_srls[124].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_391                     |      1|
|590   |                    \gen_srls[125].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_392                     |      1|
|591   |                    \gen_srls[126].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_393                     |      1|
|592   |                    \gen_srls[127].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_394                     |      1|
|593   |                    \gen_srls[128].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_395                     |      1|
|594   |                    \gen_srls[129].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_396                     |      1|
|595   |                    \gen_srls[130].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_397                     |      1|
|596   |                    \gen_srls[131].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_398                     |      1|
|597   |                    \gen_srls[132].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_399                     |      1|
|598   |                    \gen_srls[133].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_400                     |      1|
|599   |                    \gen_srls[134].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_401                     |      1|
|600   |                    \gen_srls[135].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_402                     |      1|
|601   |                    \gen_srls[136].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_403                     |      1|
|602   |                    \gen_srls[137].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_404                     |      1|
|603   |                    \gen_srls[138].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_405                     |      1|
|604   |                    \gen_srls[139].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_406                     |      1|
|605   |                    \gen_srls[140].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_407                     |      1|
|606   |                    \gen_srls[141].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_408                     |      1|
|607   |                    \gen_srls[142].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_409                     |      1|
|608   |                    \gen_srls[143].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_410                     |      8|
|609   |                    \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_411                     |      1|
|610   |                    \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_412                     |      1|
|611   |                    \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_413                     |      1|
|612   |                    \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_414                     |      1|
|613   |                    \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_415                     |      1|
|614   |                    \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_416                     |      1|
|615   |                    \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_417                     |      1|
|616   |                    \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_418                     |      1|
|617   |                    \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_419                     |      1|
|618   |                    \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_420                     |      1|
|619   |                    \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_421                     |      1|
|620   |                    \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_422                     |      1|
|621   |                    \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_423                     |      1|
|622   |                    \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_424                     |      1|
|623   |                    \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_425                     |      1|
|624   |                    \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_426                     |      1|
|625   |                    \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_427                     |      1|
|626   |                    \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_428                     |      1|
|627   |                    \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_429                     |      1|
|628   |                    \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_430                     |      1|
|629   |                    \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_431                     |      1|
|630   |                    \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_432                     |      1|
|631   |                    \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_433                     |      1|
|632   |                    \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_434                     |      1|
|633   |                    \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_435                     |      1|
|634   |                    \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_436                     |      1|
|635   |                    \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_437                     |      1|
|636   |                    \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_438                     |      1|
|637   |                \gen_normal.splitter_inst                                                             |sc_si_converter_v1_0_9_splitter                                |     86|
|638   |                  \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1_351           |     85|
|639   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_352                                     |      2|
|640   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_353                                     |      2|
|641   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_354                                     |      2|
|642   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_355                                     |      2|
|643   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_356                                     |      3|
|644   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_357                                     |      2|
|645   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_358                                     |      2|
|646   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_359                                     |      2|
|647   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_360                                     |      2|
|648   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_361                                     |      2|
|649   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_362                                     |      2|
|650   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_363                                     |      2|
|651   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_364                                     |      2|
|652   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_365                                     |      2|
|653   |            s00_transaction_regulator                                                                 |bd_fe52_s00tr_0                                                |     85|
|654   |              inst                                                                                    |sc_transaction_regulator_v1_0_8_top                            |     85|
|655   |                \gen_endpoint.gen_r_singleorder.r_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder                    |     41|
|656   |                  \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5_346           |     41|
|657   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_347                                     |      2|
|658   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_348                                     |      2|
|659   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_349                                     |      2|
|660   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_350                                     |      3|
|661   |                \gen_endpoint.gen_w_singleorder.w_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder_341                |     42|
|662   |                  \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5               |     42|
|663   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_342                                     |      2|
|664   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_343                                     |      2|
|665   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_344                                     |      2|
|666   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_345                                     |      3|
|667   |          s00_nodes                                                                                   |s00_nodes_imp_ZAW716                                           |   2361|
|668   |            s00_ar_node                                                                               |bd_fe52_sarn_0                                                 |    334|
|669   |              inst                                                                                    |sc_node_v1_0_10_top                                            |    334|
|670   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                     |    326|
|671   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__1                                |    324|
|672   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                      |    324|
|673   |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__34                                               |     34|
|674   |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__35                                               |     34|
|675   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                              |    188|
|676   |                        xpm_memory_base_inst                                                          |xpm_memory_base                                                |    188|
|677   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_338                                     |     14|
|678   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_339                                     |     13|
|679   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_340                     |     29|
|680   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler_336                                 |      3|
|681   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_337                                    |      3|
|682   |            s00_aw_node                                                                               |bd_fe52_sawn_0                                                 |    334|
|683   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized0                            |    334|
|684   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                     |    326|
|685   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo                                           |    324|
|686   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                                 |    324|
|687   |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__32                                               |     34|
|688   |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__33                                               |     34|
|689   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__2                                           |    188|
|690   |                        xpm_memory_base_inst                                                          |xpm_memory_base__2                                             |    188|
|691   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_333                                     |     14|
|692   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_334                                     |     13|
|693   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_335                     |     29|
|694   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0_331                 |      3|
|695   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_332                                    |      3|
|696   |            s00_b_node                                                                                |bd_fe52_sbn_0                                                  |    175|
|697   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized1                            |    175|
|698   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                     |    167|
|699   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                           |    165|
|700   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0                 |    165|
|701   |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__30                                               |     34|
|702   |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__31                                               |     34|
|703   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                              |     29|
|704   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                                |     29|
|705   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_328                                     |     14|
|706   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_329                                     |     13|
|707   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_330                     |     29|
|708   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_326                 |      3|
|709   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_327                                    |      3|
|710   |            s00_r_node                                                                                |bd_fe52_srn_0                                                  |    600|
|711   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized2                            |    600|
|712   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                     |    592|
|713   |                  \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer                                      |      5|
|714   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized1                           |    584|
|715   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1                 |    584|
|716   |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__28                                               |     34|
|717   |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__29                                               |     34|
|718   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                              |    174|
|719   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                                |    174|
|720   |                      \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                              |    173|
|721   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                                |    173|
|722   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_321                                     |     13|
|723   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_322                                     |     13|
|724   |                      \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_323                                     |     15|
|725   |                      \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter_324                                     |     13|
|726   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_325                     |     29|
|727   |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized2                        |      1|
|728   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_319                 |      3|
|729   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_320                                    |      3|
|730   |            s00_w_node                                                                                |bd_fe52_swn_0                                                  |    918|
|731   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized3                            |    918|
|732   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                     |    907|
|733   |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_312                               |      3|
|734   |                  \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer                                        |    355|
|735   |                    inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized6_318                    |      6|
|736   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                           |    547|
|737   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2                 |    547|
|738   |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__26                                               |     34|
|739   |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__27                                               |     34|
|740   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3__1                           |    189|
|741   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3__1                             |    189|
|742   |                      \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3                              |    189|
|743   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3                                |    189|
|744   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_313                                     |     13|
|745   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_314                                     |     13|
|746   |                      \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_315                                     |     14|
|747   |                      \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter_316                                     |     13|
|748   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_317                     |     34|
|749   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3_310                 |      6|
|750   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_311                                    |      6|
|751   |      mem_reset_control_0                                                                             |riscv_mem_reset_control_0_0                                    |     25|
|752   |        inst                                                                                          |mem_reset_control                                              |     25|
|753   |      mig_7series_0                                                                                   |riscv_mig_7series_0_0                                          |  17522|
|754   |        u_riscv_mig_7series_0_0_mig                                                                   |riscv_mig_7series_0_0_mig                                      |  17518|
|755   |          \temp_mon_enabled.u_tempmon                                                                 |mig_7series_v4_2_tempmon                                       |    104|
|756   |          u_ddr3_clk_ibuf                                                                             |mig_7series_v4_2_clk_ibuf                                      |      0|
|757   |          u_ddr3_infrastructure                                                                       |mig_7series_v4_2_infrastructure                                |    118|
|758   |          u_iodelay_ctrl                                                                              |mig_7series_v4_2_iodelay_ctrl                                  |     34|
|759   |          u_memc_ui_top_axi                                                                           |mig_7series_v4_2_memc_ui_top_axi                               |  17262|
|760   |            mem_intfc0                                                                                |mig_7series_v4_2_mem_intfc                                     |  13602|
|761   |              ddr_phy_top0                                                                            |mig_7series_v4_2_ddr_phy_top                                   |  12325|
|762   |                u_ddr_calib_top                                                                       |mig_7series_v4_2_ddr_calib_top                                 |   9889|
|763   |                  \ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                        |mig_7series_v4_2_ddr_phy_prbs_rdlvl                            |   1998|
|764   |                  \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                  |mig_7series_v4_2_ddr_phy_rdlvl                                 |   1690|
|765   |                  ddr_phy_tempmon_0                                                                   |mig_7series_v4_2_ddr_phy_tempmon                               |    675|
|766   |                  \dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                        |mig_7series_v4_2_ddr_phy_dqs_found_cal                         |    373|
|767   |                  \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                          |mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay                     |     75|
|768   |                  \mb_wrlvl_inst.u_ddr_phy_wrlvl                                                      |mig_7series_v4_2_ddr_phy_wrlvl                                 |    685|
|769   |                  \oclk_calib.u_ddr_phy_oclkdelay_cal                                                 |mig_7series_v4_2_ddr_phy_oclkdelay_cal                         |   1601|
|770   |                    u_ocd_cntlr                                                                       |mig_7series_v4_2_ddr_phy_ocd_cntlr                             |     70|
|771   |                    u_ocd_data                                                                        |mig_7series_v4_2_ddr_phy_ocd_data                              |     92|
|772   |                    u_ocd_edge                                                                        |mig_7series_v4_2_ddr_phy_ocd_edge                              |     75|
|773   |                    u_ocd_lim                                                                         |mig_7series_v4_2_ddr_phy_ocd_lim                               |    353|
|774   |                    u_ocd_mux                                                                         |mig_7series_v4_2_ddr_phy_ocd_mux                               |     20|
|775   |                    u_ocd_po_cntlr                                                                    |mig_7series_v4_2_ddr_phy_ocd_po_cntlr                          |    298|
|776   |                    u_ocd_samp                                                                        |mig_7series_v4_2_ddr_phy_ocd_samp                              |    165|
|777   |                    u_poc                                                                             |mig_7series_v4_2_poc_top                                       |    528|
|778   |                      u_edge_center                                                                   |mig_7series_v4_2_poc_edge_store                                |     20|
|779   |                      u_edge_left                                                                     |mig_7series_v4_2_poc_edge_store_308                            |     58|
|780   |                      u_edge_right                                                                    |mig_7series_v4_2_poc_edge_store_309                            |     30|
|781   |                      u_poc_meta                                                                      |mig_7series_v4_2_poc_meta                                      |    179|
|782   |                      u_poc_tap_base                                                                  |mig_7series_v4_2_poc_tap_base                                  |    241|
|783   |                  u_ddr_phy_init                                                                      |mig_7series_v4_2_ddr_phy_init                                  |   1924|
|784   |                  u_ddr_phy_wrcal                                                                     |mig_7series_v4_2_ddr_phy_wrcal                                 |    504|
|785   |                  u_ddr_prbs_gen                                                                      |mig_7series_v4_2_ddr_prbs_gen                                  |    233|
|786   |                u_ddr_mc_phy_wrapper                                                                  |mig_7series_v4_2_ddr_mc_phy_wrapper                            |   2436|
|787   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd                                        |      3|
|788   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd_292                                    |      3|
|789   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd_293                                    |      3|
|790   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd_294                                    |      4|
|791   |                  \genblk24.phy_ctl_pre_fifo_0                                                        |mig_7series_v4_2_ddr_of_pre_fifo                               |      7|
|792   |                  \genblk24.phy_ctl_pre_fifo_1                                                        |mig_7series_v4_2_ddr_of_pre_fifo__parameterized0               |      7|
|793   |                  \genblk24.phy_ctl_pre_fifo_2                                                        |mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_295           |      7|
|794   |                  u_ddr_mc_phy                                                                        |mig_7series_v4_2_ddr_mc_phy                                    |   2208|
|795   |                    \ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                |mig_7series_v4_2_ddr_phy_4lanes                                |   1797|
|796   |                      \ddr_byte_lane_A.ddr_byte_lane_A                                                |mig_7series_v4_2_ddr_byte_lane                                 |    624|
|797   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io                             |     38|
|798   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_306                          |    431|
|799   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_307           |     82|
|800   |                      \ddr_byte_lane_B.ddr_byte_lane_B                                                |mig_7series_v4_2_ddr_byte_lane__parameterized0                 |    383|
|801   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized0_303         |     38|
|802   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_304                          |    175|
|803   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_305           |     82|
|804   |                      \ddr_byte_lane_C.ddr_byte_lane_C                                                |mig_7series_v4_2_ddr_byte_lane__parameterized1                 |    369|
|805   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized0_300         |     38|
|806   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_301                          |    176|
|807   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_302           |     82|
|808   |                      \ddr_byte_lane_D.ddr_byte_lane_D                                                |mig_7series_v4_2_ddr_byte_lane__parameterized2                 |    377|
|809   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized0             |     40|
|810   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo                              |    181|
|811   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_299           |     82|
|812   |                    \ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                |mig_7series_v4_2_ddr_phy_4lanes__parameterized0                |    395|
|813   |                      \ddr_byte_lane_A.ddr_byte_lane_A                                                |mig_7series_v4_2_ddr_byte_lane__parameterized3                 |     63|
|814   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized1             |      2|
|815   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_298           |     59|
|816   |                      \ddr_byte_lane_B.ddr_byte_lane_B                                                |mig_7series_v4_2_ddr_byte_lane__parameterized4                 |     82|
|817   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized2             |      3|
|818   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_297           |     67|
|819   |                      \ddr_byte_lane_C.ddr_byte_lane_C                                                |mig_7series_v4_2_ddr_byte_lane__parameterized5                 |    102|
|820   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized3             |     10|
|821   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_296           |     90|
|822   |                      \ddr_byte_lane_D.ddr_byte_lane_D                                                |mig_7series_v4_2_ddr_byte_lane__parameterized6                 |    113|
|823   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized4             |      9|
|824   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1               |     99|
|825   |              mc0                                                                                     |mig_7series_v4_2_mc                                            |   1277|
|826   |                bank_mach0                                                                            |mig_7series_v4_2_bank_mach                                     |    900|
|827   |                  arb_mux0                                                                            |mig_7series_v4_2_arb_mux                                       |    213|
|828   |                    arb_row_col0                                                                      |mig_7series_v4_2_arb_row_col                                   |    209|
|829   |                      col_arb0                                                                        |mig_7series_v4_2_round_robin_arb__parameterized1               |     72|
|830   |                      \pre_4_1_1T_arb.pre_arb0                                                        |mig_7series_v4_2_round_robin_arb__parameterized1_290           |     57|
|831   |                      row_arb0                                                                        |mig_7series_v4_2_round_robin_arb__parameterized1_291           |     63|
|832   |                    arb_select0                                                                       |mig_7series_v4_2_arb_select                                    |      4|
|833   |                  \bank_cntrl[0].bank0                                                                |mig_7series_v4_2_bank_cntrl                                    |    168|
|834   |                    bank_compare0                                                                     |mig_7series_v4_2_bank_compare_289                              |     49|
|835   |                    bank_queue0                                                                       |mig_7series_v4_2_bank_queue                                    |     58|
|836   |                    bank_state0                                                                       |mig_7series_v4_2_bank_state                                    |     61|
|837   |                  \bank_cntrl[1].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized0                    |    154|
|838   |                    bank_compare0                                                                     |mig_7series_v4_2_bank_compare_288                              |     55|
|839   |                    bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized0                    |     45|
|840   |                    bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized0                    |     54|
|841   |                  \bank_cntrl[2].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized1                    |    156|
|842   |                    bank_compare0                                                                     |mig_7series_v4_2_bank_compare_287                              |     55|
|843   |                    bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized1                    |     44|
|844   |                    bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized1                    |     57|
|845   |                  \bank_cntrl[3].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized2                    |    158|
|846   |                    bank_compare0                                                                     |mig_7series_v4_2_bank_compare                                  |     57|
|847   |                    bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized2                    |     45|
|848   |                    bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized2                    |     56|
|849   |                  bank_common0                                                                        |mig_7series_v4_2_bank_common                                   |     51|
|850   |                col_mach0                                                                             |mig_7series_v4_2_col_mach                                      |     45|
|851   |                rank_mach0                                                                            |mig_7series_v4_2_rank_mach                                     |    118|
|852   |                  \rank_cntrl[0].rank_cntrl0                                                          |mig_7series_v4_2_rank_cntrl                                    |     24|
|853   |                  rank_common0                                                                        |mig_7series_v4_2_rank_common                                   |     94|
|854   |                    \maintenance_request.maint_arb0                                                   |mig_7series_v4_2_round_robin_arb                               |      7|
|855   |            u_axi_mc                                                                                  |mig_7series_v4_2_axi_mc                                        |   2174|
|856   |              axi_mc_ar_channel_0                                                                     |mig_7series_v4_2_axi_mc_ar_channel                             |    281|
|857   |                ar_cmd_fsm_0                                                                          |mig_7series_v4_2_axi_mc_cmd_fsm                                |    129|
|858   |                axi_mc_cmd_translator_0                                                               |mig_7series_v4_2_axi_mc_cmd_translator__parameterized0         |    101|
|859   |                  axi_mc_incr_cmd_0                                                                   |mig_7series_v4_2_axi_mc_incr_cmd__parameterized0               |     86|
|860   |                  axi_mc_wrap_cmd_0                                                                   |mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0               |     15|
|861   |              axi_mc_aw_channel_0                                                                     |mig_7series_v4_2_axi_mc_aw_channel                             |    283|
|862   |                aw_cmd_fsm_0                                                                          |mig_7series_v4_2_axi_mc_wr_cmd_fsm                             |    135|
|863   |                axi_mc_cmd_translator_0                                                               |mig_7series_v4_2_axi_mc_cmd_translator                         |    100|
|864   |                  axi_mc_incr_cmd_0                                                                   |mig_7series_v4_2_axi_mc_incr_cmd                               |     86|
|865   |                  axi_mc_wrap_cmd_0                                                                   |mig_7series_v4_2_axi_mc_wrap_cmd                               |     14|
|866   |              axi_mc_b_channel_0                                                                      |mig_7series_v4_2_axi_mc_b_channel                              |     23|
|867   |                bid_fifo_0                                                                            |mig_7series_v4_2_axi_mc_fifo                                   |     17|
|868   |              axi_mc_cmd_arbiter_0                                                                    |mig_7series_v4_2_axi_mc_cmd_arbiter                            |     95|
|869   |              axi_mc_r_channel_0                                                                      |mig_7series_v4_2_axi_mc_r_channel                              |    323|
|870   |                rd_data_fifo_0                                                                        |mig_7series_v4_2_axi_mc_fifo__parameterized0                   |    279|
|871   |                transaction_fifo_0                                                                    |mig_7series_v4_2_axi_mc_fifo__parameterized1                   |     32|
|872   |              axi_mc_w_channel_0                                                                      |mig_7series_v4_2_axi_mc_w_channel                              |   1166|
|873   |            u_ui_top                                                                                  |mig_7series_v4_2_ui_top                                        |   1484|
|874   |              ui_cmd0                                                                                 |mig_7series_v4_2_ui_cmd                                        |    104|
|875   |              ui_rd_data0                                                                             |mig_7series_v4_2_ui_rd_data                                    |    374|
|876   |              ui_wr_data0                                                                             |mig_7series_v4_2_ui_wr_data                                    |   1006|
|877   |    IO                                                                                                |IO_imp_44488Y                                                  |  18763|
|878   |      Ethernet                                                                                        |riscv_Ethernet_0                                               |   1429|
|879   |        inst                                                                                          |ethernet                                                       |   1424|
|880   |      SD                                                                                              |riscv_SD_0                                                     |   3454|
|881   |        inst                                                                                          |sdc_controller                                                 |   3454|
|882   |          cmd_serial_host0                                                                            |sd_cmd_serial_host                                             |   1141|
|883   |            CRC_7                                                                                     |sd_crc_7                                                       |     18|
|884   |          sd_cmd_master0                                                                              |sd_cmd_master                                                  |    442|
|885   |          sd_data_master0                                                                             |sd_data_master                                                 |    232|
|886   |          sd_data_serial_host0                                                                        |sd_data_serial_host                                            |    820|
|887   |            \CRC_16_gen[0].CRC_16_i                                                                   |sd_crc_16                                                      |     29|
|888   |            \CRC_16_gen[1].CRC_16_i                                                                   |sd_crc_16_284                                                  |     28|
|889   |            \CRC_16_gen[2].CRC_16_i                                                                   |sd_crc_16_285                                                  |     31|
|890   |            \CRC_16_gen[3].CRC_16_i                                                                   |sd_crc_16_286                                                  |     30|
|891   |      io_axi_m                                                                                        |riscv_io_axi_m_0                                               |   8461|
|892   |        inst                                                                                          |bd_9c60                                                        |   8461|
|893   |          clk_map                                                                                     |clk_map_imp_ISWRG1                                             |    140|
|894   |            psr0                                                                                      |bd_9c60_psr0_0                                                 |     41|
|895   |              U0                                                                                      |proc_sys_reset_279                                             |     41|
|896   |                EXT_LPF                                                                               |lpf_280                                                        |      9|
|897   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_283                                                   |      4|
|898   |                SEQ                                                                                   |sequence_psr_281                                               |     31|
|899   |                  SEQ_COUNTER                                                                         |upcnt_n_282                                                    |     13|
|900   |            psr_aclk                                                                                  |bd_9c60_psr_aclk_0                                             |     50|
|901   |              U0                                                                                      |proc_sys_reset_273                                             |     50|
|902   |                EXT_LPF                                                                               |lpf_274                                                        |     18|
|903   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_277                                                   |      5|
|904   |                  \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_278                                                   |      5|
|905   |                SEQ                                                                                   |sequence_psr_275                                               |     31|
|906   |                  SEQ_COUNTER                                                                         |upcnt_n_276                                                    |     13|
|907   |            psr_aclk2                                                                                 |bd_9c60_psr_aclk2_0                                            |     49|
|908   |              U0                                                                                      |proc_sys_reset_267                                             |     49|
|909   |                EXT_LPF                                                                               |lpf_268                                                        |     17|
|910   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_271                                                   |      4|
|911   |                  \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_272                                                   |      5|
|912   |                SEQ                                                                                   |sequence_psr_269                                               |     31|
|913   |                  SEQ_COUNTER                                                                         |upcnt_n_270                                                    |     13|
|914   |          m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1G02VQI                                  |    944|
|915   |            m00_exit                                                                                  |bd_9c60_m00e_0                                                 |    944|
|916   |              inst                                                                                    |sc_exit_v1_0_9_top__parameterized0                             |    944|
|917   |                ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized0_244               |    179|
|918   |                aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized0_245               |    178|
|919   |                b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall__parameterized0_246               |     19|
|920   |                exit_inst                                                                             |sc_exit_v1_0_9_exit__parameterized0                            |    122|
|921   |                  \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo                               |     87|
|922   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_251                                     |      2|
|923   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_252                                     |      2|
|924   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_253                                     |      2|
|925   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_254                                     |      2|
|926   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_255                                     |      2|
|927   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_256                                     |      2|
|928   |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_257                                     |      3|
|929   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_258                                     |      2|
|930   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_259                                     |      2|
|931   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_260                                     |      2|
|932   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_261                                     |      2|
|933   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_262                                     |      2|
|934   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_263                                     |      2|
|935   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_264                                     |      2|
|936   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_265                                     |      2|
|937   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_266                                     |      2|
|938   |                  \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0               |     32|
|939   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_249                                     |      1|
|940   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_250                                     |      2|
|941   |                r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall__parameterized0_247               |    214|
|942   |                w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall__parameterized0_248               |    229|
|943   |          m00_nodes                                                                                   |m00_nodes_imp_1TB0XDY                                          |   1527|
|944   |            m00_ar_node                                                                               |bd_9c60_m00arn_0                                               |    344|
|945   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized4                            |    344|
|946   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized4                     |    317|
|947   |                  \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__parameterized3__xdcDup__1                |     71|
|948   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__1      |     71|
|949   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4                              |      4|
|950   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4                                |      4|
|951   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_241                                     |     14|
|952   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_242                                     |     12|
|953   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_243                     |     31|
|954   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized4__xdcDup__1                |    242|
|955   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1      |    242|
|956   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5                              |    186|
|957   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5                                |    186|
|958   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_238                                     |     14|
|959   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_239                                     |     13|
|960   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_240                     |     21|
|961   |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized4                        |      2|
|962   |                    inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized9_236                    |      1|
|963   |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_237                                    |      1|
|964   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized4                     |     23|
|965   |                  \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_10_arb_alg_rr_233                                 |     10|
|966   |                  \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_4_counter__parameterized2_234                     |      6|
|967   |                  \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_4_counter__parameterized2_235                     |      6|
|968   |            m00_aw_node                                                                               |bd_9c60_m00awn_0                                               |    380|
|969   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized5                            |    380|
|970   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized5                     |    317|
|971   |                  \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__parameterized3__xdcDup__2                |     71|
|972   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__2      |     71|
|973   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4__8                           |      4|
|974   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__8                             |      4|
|975   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_230                                     |     14|
|976   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_231                                     |     12|
|977   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_232                     |     31|
|978   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized4                           |    242|
|979   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized4                 |    242|
|980   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5__2                           |    186|
|981   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5__2                             |    186|
|982   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_227                                     |     14|
|983   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_228                                     |     13|
|984   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_229                     |     21|
|985   |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized5                        |      2|
|986   |                    inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized9_225                    |      1|
|987   |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_226                                    |      1|
|988   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized5                     |     59|
|989   |                  \gen_m_axis_arb_fifo.inst_axis_arb_fifo                                             |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6               |     33|
|990   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_223                                     |      1|
|991   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_224                                     |      2|
|992   |                  \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_10_arb_alg_rr                                     |     12|
|993   |                  \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_4_counter__parameterized2_221                     |      6|
|994   |                  \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_4_counter__parameterized2_222                     |      7|
|995   |            m00_b_node                                                                                |bd_9c60_m00bn_0                                                |    190|
|996   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized6                            |    190|
|997   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized6                     |    183|
|998   |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized5__xdcDup__1                |     80|
|999   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1      |     80|
|1000  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6                              |     24|
|1001  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6                                |     24|
|1002  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_218                                     |     14|
|1003  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_219                                     |     13|
|1004  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_220                     |     22|
|1005  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized6                           |     76|
|1006  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6                 |     76|
|1007  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7                              |     10|
|1008  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7                                |     10|
|1009  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_215                                     |     13|
|1010  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_216                                     |     13|
|1011  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_217                     |     31|
|1012  |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_214                 |     25|
|1013  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_212                 |      3|
|1014  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_213                                    |      3|
|1015  |            m00_r_node                                                                                |bd_9c60_m00rn_0                                                |    282|
|1016  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized7                            |    282|
|1017  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized7                     |    275|
|1018  |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized5                           |     81|
|1019  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized5                 |     81|
|1020  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__2                           |     24|
|1021  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__2                             |     24|
|1022  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_209                                     |     14|
|1023  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_210                                     |     13|
|1024  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_211                     |     22|
|1025  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized7                           |    167|
|1026  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7                 |    167|
|1027  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8                              |    101|
|1028  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8                                |    101|
|1029  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_206                                     |     13|
|1030  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_207                                     |     13|
|1031  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_208                     |     31|
|1032  |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1                     |     25|
|1033  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_204                 |      3|
|1034  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_205                                    |      3|
|1035  |            m00_w_node                                                                                |bd_9c60_m00wn_0                                                |    331|
|1036  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized8                            |    331|
|1037  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized8                     |    261|
|1038  |                  \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__parameterized3__xdcDup__3                |     75|
|1039  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__3      |     75|
|1040  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4__7                           |      4|
|1041  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__7                             |      4|
|1042  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_201                                     |     14|
|1043  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_202                                     |     13|
|1044  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_203                     |     32|
|1045  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized9                           |    182|
|1046  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized9                 |    182|
|1047  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10                             |    125|
|1048  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10                               |    125|
|1049  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_198                                     |     14|
|1050  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_199                                     |     13|
|1051  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_200                     |     21|
|1052  |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized8                        |      2|
|1053  |                    inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized9                        |      1|
|1054  |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_197                                    |      1|
|1055  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized6                     |     66|
|1056  |                  \gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late          |sc_util_v1_0_4_pipeline_192                                    |      2|
|1057  |                  \gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                     |sc_node_v1_0_10_fifo__parameterized8__xdcDup__1                |     31|
|1058  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized8__xdcDup__1      |     31|
|1059  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9                              |      2|
|1060  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9                                |      2|
|1061  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized3_194                     |      6|
|1062  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized3_195                     |      6|
|1063  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized4_196                     |     11|
|1064  |                  \gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                     |sc_node_v1_0_10_fifo__parameterized8                           |     32|
|1065  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized8                 |     32|
|1066  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9__2                           |      2|
|1067  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__2                             |      2|
|1068  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized3                         |      6|
|1069  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized3_193                     |      6|
|1070  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized4                         |     11|
|1071  |          s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_FLZ0A1                                  |    742|
|1072  |            s00_mmu                                                                                   |bd_9c60_s00mmu_0                                               |    607|
|1073  |              inst                                                                                    |sc_mmu_v1_0_8_top__parameterized0__1                           |    607|
|1074  |                ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall__parameterized0_187               |    176|
|1075  |                aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall__parameterized0_188               |    176|
|1076  |                b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized0_189               |     17|
|1077  |                r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized0_190               |    115|
|1078  |                w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized0_191               |    121|
|1079  |            s00_si_converter                                                                          |bd_9c60_s00sic_0                                               |    135|
|1080  |              inst                                                                                    |sc_si_converter_v1_0_9_top__parameterized0__1                  |    135|
|1081  |                \gen_normal.splitter_inst                                                             |sc_si_converter_v1_0_9_splitter__parameterized0_171            |    104|
|1082  |                  \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1_172           |    103|
|1083  |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_173                                     |      2|
|1084  |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_174                                     |      2|
|1085  |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_175                                     |      2|
|1086  |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_176                                     |      2|
|1087  |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_177                                     |      3|
|1088  |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_178                                     |      2|
|1089  |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_179                                     |      2|
|1090  |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_180                                     |      2|
|1091  |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_181                                     |      2|
|1092  |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_182                                     |      2|
|1093  |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_183                                     |     13|
|1094  |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_184                                     |      2|
|1095  |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_185                                     |      2|
|1096  |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_186                                     |      2|
|1097  |          s00_nodes                                                                                   |s00_nodes_imp_CRBM7N                                           |   1537|
|1098  |            s00_ar_node                                                                               |bd_9c60_sarn_0                                                 |    330|
|1099  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized9                            |    330|
|1100  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized9                     |    323|
|1101  |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized10__xdcDup__1               |     78|
|1102  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized10__xdcDup__1     |     78|
|1103  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized11                             |     22|
|1104  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized11                               |     22|
|1105  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_168                                     |     14|
|1106  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_169                                     |     13|
|1107  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_170                     |     22|
|1108  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized11__xdcDup__1               |    234|
|1109  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized11__xdcDup__1     |    234|
|1110  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized12                             |    165|
|1111  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized12                               |    165|
|1112  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_165                                     |     14|
|1113  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_166                                     |     13|
|1114  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_167                     |     32|
|1115  |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized2_164                 |      9|
|1116  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler_162                                 |      3|
|1117  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_163                                    |      3|
|1118  |            s00_aw_node                                                                               |bd_9c60_sawn_0                                                 |    330|
|1119  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized10                           |    330|
|1120  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized10                    |    323|
|1121  |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized10                          |     78|
|1122  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized10                |     78|
|1123  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized11__3                          |     22|
|1124  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized11__3                            |     22|
|1125  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_159                                     |     14|
|1126  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_160                                     |     13|
|1127  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_161                     |     22|
|1128  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized11                          |    234|
|1129  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized11                |    234|
|1130  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized12__2                          |    165|
|1131  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized12__2                            |    165|
|1132  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_156                                     |     14|
|1133  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_157                                     |     13|
|1134  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_158                     |     32|
|1135  |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized2_155                 |      9|
|1136  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0_153                 |      3|
|1137  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_154                                    |      3|
|1138  |            s00_b_node                                                                                |bd_9c60_sbn_0                                                  |    169|
|1139  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized11                           |    169|
|1140  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized11                    |    162|
|1141  |                  \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__parameterized3__xdcDup__4                |     72|
|1142  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__4      |     72|
|1143  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4__6                           |      4|
|1144  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__6                             |      4|
|1145  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_150                                     |     14|
|1146  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_151                                     |     13|
|1147  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_152                     |     31|
|1148  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized12                          |     87|
|1149  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized12                |     87|
|1150  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized13                             |     31|
|1151  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized13                               |     31|
|1152  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_147                                     |     14|
|1153  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_148                                     |     13|
|1154  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_149                     |     21|
|1155  |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized11_145                   |      1|
|1156  |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_146                                    |      1|
|1157  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_143                 |      3|
|1158  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_144                                    |      3|
|1159  |            s00_r_node                                                                                |bd_9c60_srn_0                                                  |    300|
|1160  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized12                           |    300|
|1161  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized12                    |    293|
|1162  |                  \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer__parameterized0_134                  |      4|
|1163  |                  \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__parameterized3                           |     72|
|1164  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized3                 |     72|
|1165  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4__5                           |      4|
|1166  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__5                             |      4|
|1167  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_140                                     |     14|
|1168  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_141                                     |     13|
|1169  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_142                     |     31|
|1170  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized13                          |    214|
|1171  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized13                |    214|
|1172  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized14                             |    122|
|1173  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized14                               |    122|
|1174  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_137                                     |     14|
|1175  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_138                                     |     13|
|1176  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_139                     |     21|
|1177  |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized12_135                   |      1|
|1178  |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_136                                    |      1|
|1179  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_132                 |      3|
|1180  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_133                                    |      3|
|1181  |            s00_w_node                                                                                |bd_9c60_swn_0                                                  |    408|
|1182  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized13                           |    408|
|1183  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized13                    |    402|
|1184  |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_122                               |      4|
|1185  |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized14                          |     77|
|1186  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized14                |     77|
|1187  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized11__2                          |     22|
|1188  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized11__2                            |     22|
|1189  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_129                                     |     14|
|1190  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_130                                     |     13|
|1191  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_131                     |     21|
|1192  |                  \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer__parameterized0_123                    |    136|
|1193  |                    inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized6_128                    |      4|
|1194  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized15                          |    174|
|1195  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized15                |    174|
|1196  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized15                             |    104|
|1197  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized15                               |    104|
|1198  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_125                                     |     14|
|1199  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_126                                     |     13|
|1200  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_127                     |     33|
|1201  |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized2_124                 |      9|
|1202  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3_120                 |      2|
|1203  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_121                                    |      2|
|1204  |          s01_entry_pipeline                                                                          |s01_entry_pipeline_imp_19A34L9                                 |    742|
|1205  |            s01_mmu                                                                                   |bd_9c60_s01mmu_0                                               |    607|
|1206  |              inst                                                                                    |sc_mmu_v1_0_8_top__parameterized0                              |    607|
|1207  |                ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall__parameterized0                   |    176|
|1208  |                aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall__parameterized0_116               |    176|
|1209  |                b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized0_117               |     17|
|1210  |                r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized0_118               |    115|
|1211  |                w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized0_119               |    121|
|1212  |            s01_si_converter                                                                          |bd_9c60_s01sic_0                                               |    135|
|1213  |              inst                                                                                    |sc_si_converter_v1_0_9_top__parameterized0                     |    135|
|1214  |                \gen_normal.splitter_inst                                                             |sc_si_converter_v1_0_9_splitter__parameterized0                |    104|
|1215  |                  \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1               |    103|
|1216  |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_102                                     |      2|
|1217  |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_103                                     |      2|
|1218  |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_104                                     |      2|
|1219  |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_105                                     |      2|
|1220  |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_106                                     |      3|
|1221  |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_107                                     |      2|
|1222  |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_108                                     |      2|
|1223  |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_109                                     |      2|
|1224  |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_110                                     |      2|
|1225  |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_111                                     |      2|
|1226  |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_112                                     |     13|
|1227  |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_113                                     |      2|
|1228  |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_114                                     |      2|
|1229  |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_115                                     |      2|
|1230  |          s01_nodes                                                                                   |s01_nodes_imp_1D3JDC5                                          |   2009|
|1231  |            s01_ar_node                                                                               |bd_9c60_sarn_1                                                 |    467|
|1232  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized14                           |    467|
|1233  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized14                    |    459|
|1234  |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized16__xdcDup__1               |    146|
|1235  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized16__xdcDup__1     |    146|
|1236  |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__50                                               |     34|
|1237  |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray                                                   |     34|
|1238  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized16                             |     22|
|1239  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized16                               |     22|
|1240  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_99                                      |     14|
|1241  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_100                                     |     13|
|1242  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_101                     |     20|
|1243  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized17__xdcDup__1               |    302|
|1244  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized17__xdcDup__1     |    302|
|1245  |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__48                                               |     34|
|1246  |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__49                                               |     34|
|1247  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized17                             |    165|
|1248  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized17                               |    165|
|1249  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_96                                      |     14|
|1250  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_97                                      |     13|
|1251  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_98                      |     29|
|1252  |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized2_95                  |      9|
|1253  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                     |      3|
|1254  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_94                                     |      3|
|1255  |            s01_aw_node                                                                               |bd_9c60_sawn_1                                                 |    467|
|1256  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized15                           |    467|
|1257  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized15                    |    459|
|1258  |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized16                          |    146|
|1259  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized16                |    146|
|1260  |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__46                                               |     34|
|1261  |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__47                                               |     34|
|1262  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized16__3                          |     22|
|1263  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized16__3                            |     22|
|1264  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_91                                      |     14|
|1265  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_92                                      |     13|
|1266  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_93                      |     20|
|1267  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized17                          |    302|
|1268  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized17                |    302|
|1269  |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__44                                               |     34|
|1270  |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__45                                               |     34|
|1271  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized17__2                          |    165|
|1272  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized17__2                            |    165|
|1273  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_88                                      |     14|
|1274  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_89                                      |     13|
|1275  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_90                      |     29|
|1276  |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized2_87                  |      9|
|1277  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                     |      3|
|1278  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_86                                     |      3|
|1279  |            s01_b_node                                                                                |bd_9c60_sbn_1                                                  |    197|
|1280  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized16                           |    197|
|1281  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized16                    |    188|
|1282  |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_80                                |      4|
|1283  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized18                          |    170|
|1284  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized18                |    170|
|1285  |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__42                                               |     34|
|1286  |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__43                                               |     34|
|1287  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized18                             |     31|
|1288  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized18                               |     31|
|1289  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_83                                      |     14|
|1290  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_84                                      |     13|
|1291  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_85                      |     32|
|1292  |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized11                       |     12|
|1293  |                    inst_incoming_count                                                               |sc_util_v1_0_4_counter__parameterized1_81                      |     10|
|1294  |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_82                                     |      2|
|1295  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                     |      4|
|1296  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_79                                     |      4|
|1297  |            s01_r_node                                                                                |bd_9c60_srn_1                                                  |    330|
|1298  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized17                           |    330|
|1299  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized17                    |    321|
|1300  |                  \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer__parameterized0                      |      5|
|1301  |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_74                                |      4|
|1302  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized19                          |    298|
|1303  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized19                |    298|
|1304  |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__40                                               |     34|
|1305  |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__41                                               |     34|
|1306  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized19                             |    122|
|1307  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized19                               |    122|
|1308  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_76                                      |     14|
|1309  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_77                                      |     13|
|1310  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_78                      |     32|
|1311  |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized12                       |     12|
|1312  |                    inst_incoming_count                                                               |sc_util_v1_0_4_counter__parameterized1                         |     10|
|1313  |                    inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_75                                     |      2|
|1314  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                     |      4|
|1315  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_73                                     |      4|
|1316  |            s01_w_node                                                                                |bd_9c60_swn_1                                                  |    548|
|1317  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized18                           |    548|
|1318  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized18                    |    541|
|1319  |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_67                                |      3|
|1320  |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized20                          |    147|
|1321  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized20                |    147|
|1322  |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__38                                               |     34|
|1323  |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__39                                               |     34|
|1324  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized16__2                          |     22|
|1325  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized16__2                            |     22|
|1326  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_70                                      |     14|
|1327  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_71                                      |     13|
|1328  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_72                      |     21|
|1329  |                  \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer__parameterized0                        |    136|
|1330  |                    inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized6                        |      4|
|1331  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized21                          |    244|
|1332  |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized21                |    244|
|1333  |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__36                                               |     34|
|1334  |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__37                                               |     34|
|1335  |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized20                             |    104|
|1336  |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized20                               |    104|
|1337  |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter                                         |     14|
|1338  |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_69                                      |     13|
|1339  |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0                         |     30|
|1340  |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized2_68                  |      9|
|1341  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                     |      2|
|1342  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_66                                     |      2|
|1343  |          switchboards                                                                                |switchboards_imp_JFP4BR                                        |    820|
|1344  |            ar_switchboard                                                                            |bd_9c60_arsw_0                                                 |    278|
|1345  |              inst                                                                                    |sc_switchboard_v1_0_6_top                                      |    278|
|1346  |                \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_4_mux_64                                          |    139|
|1347  |                \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized16_65                    |    139|
|1348  |            aw_switchboard                                                                            |bd_9c60_awsw_0                                                 |    278|
|1349  |              inst                                                                                    |sc_switchboard_v1_0_6_top__1                                   |    278|
|1350  |                \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_4_mux                                             |    139|
|1351  |                \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized16                       |    139|
|1352  |            b_switchboard                                                                             |bd_9c60_bsw_0                                                  |      6|
|1353  |              inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized0                      |      6|
|1354  |                \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized18                       |      6|
|1355  |            r_switchboard                                                                             |bd_9c60_rsw_0                                                  |     84|
|1356  |              inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized1                      |     84|
|1357  |                \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized20                       |     84|
|1358  |            w_switchboard                                                                             |bd_9c60_wsw_0                                                  |    174|
|1359  |              inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized2                      |    174|
|1360  |                \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_4_mux__parameterized2                             |     87|
|1361  |                \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized22                       |     87|
|1362  |      io_axi_s                                                                                        |riscv_io_axi_s_0                                               |   3203|
|1363  |        inst                                                                                          |bd_9a00                                                        |   3203|
|1364  |          clk_map                                                                                     |clk_map_imp_64RM6X                                             |    140|
|1365  |            psr0                                                                                      |bd_9a00_psr0_0                                                 |     41|
|1366  |              U0                                                                                      |proc_sys_reset_59                                              |     41|
|1367  |                EXT_LPF                                                                               |lpf_60                                                         |      9|
|1368  |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_63                                                    |      4|
|1369  |                SEQ                                                                                   |sequence_psr_61                                                |     31|
|1370  |                  SEQ_COUNTER                                                                         |upcnt_n_62                                                     |     13|
|1371  |            psr_aclk                                                                                  |bd_9a00_psr_aclk_0                                             |     50|
|1372  |              U0                                                                                      |proc_sys_reset_53                                              |     50|
|1373  |                EXT_LPF                                                                               |lpf_54                                                         |     18|
|1374  |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_57                                                    |      5|
|1375  |                  \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_58                                                    |      5|
|1376  |                SEQ                                                                                   |sequence_psr_55                                                |     31|
|1377  |                  SEQ_COUNTER                                                                         |upcnt_n_56                                                     |     13|
|1378  |            psr_aclk2                                                                                 |bd_9a00_psr_aclk2_0                                            |     49|
|1379  |              U0                                                                                      |proc_sys_reset                                                 |     49|
|1380  |                EXT_LPF                                                                               |lpf                                                            |     17|
|1381  |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync                                                       |      4|
|1382  |                  \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_52                                                    |      5|
|1383  |                SEQ                                                                                   |sequence_psr                                                   |     31|
|1384  |                  SEQ_COUNTER                                                                         |upcnt_n                                                        |     13|
|1385  |          m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1U8DV42                                  |     19|
|1386  |            m00_exit                                                                                  |bd_9a00_m00e_0                                                 |     19|
|1387  |              inst                                                                                    |sc_exit_v1_0_9_top__parameterized1                             |     19|
|1388  |                exit_inst                                                                             |sc_exit_v1_0_9_exit__parameterized1_51                         |     14|
|1389  |          m00_nodes                                                                                   |m00_nodes_imp_1GUV2EM                                          |     36|
|1390  |            m00_ar_node                                                                               |bd_9a00_m00arn_0                                               |      6|
|1391  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized19                           |      6|
|1392  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized19_50                 |      2|
|1393  |            m00_aw_node                                                                               |bd_9a00_m00awn_0                                               |      6|
|1394  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized20                           |      6|
|1395  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized20_49                 |      2|
|1396  |            m00_b_node                                                                                |bd_9a00_m00bn_0                                                |      9|
|1397  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized21                           |      9|
|1398  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized21_48                 |      5|
|1399  |            m00_r_node                                                                                |bd_9a00_m00rn_0                                                |      9|
|1400  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized22                           |      9|
|1401  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized22_47                 |      5|
|1402  |            m00_w_node                                                                                |bd_9a00_m00wn_0                                                |      6|
|1403  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized23                           |      6|
|1404  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized23_46                 |      2|
|1405  |          m01_exit_pipeline                                                                           |m01_exit_pipeline_imp_1X9BU2Q                                  |     19|
|1406  |            m01_exit                                                                                  |bd_9a00_m01e_0                                                 |     19|
|1407  |              inst                                                                                    |sc_exit_v1_0_9_top__parameterized1__2                          |     19|
|1408  |                exit_inst                                                                             |sc_exit_v1_0_9_exit__parameterized1_45                         |     14|
|1409  |          m01_nodes                                                                                   |m01_nodes_imp_9V7LAW                                           |     36|
|1410  |            m01_ar_node                                                                               |bd_9a00_m01arn_0                                               |      6|
|1411  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized19__2                        |      6|
|1412  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized19_44                 |      2|
|1413  |            m01_aw_node                                                                               |bd_9a00_m01awn_0                                               |      6|
|1414  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized20__2                        |      6|
|1415  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized20_43                 |      2|
|1416  |            m01_b_node                                                                                |bd_9a00_m01bn_0                                                |      9|
|1417  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized21__2                        |      9|
|1418  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized21_42                 |      5|
|1419  |            m01_r_node                                                                                |bd_9a00_m01rn_0                                                |      9|
|1420  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized22__2                        |      9|
|1421  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized22_41                 |      5|
|1422  |            m01_w_node                                                                                |bd_9a00_m01wn_0                                                |      6|
|1423  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized23__2                        |      6|
|1424  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized23_40                 |      2|
|1425  |          m02_exit_pipeline                                                                           |m02_exit_pipeline_imp_1HISZ7M                                  |     41|
|1426  |            m02_exit                                                                                  |bd_9a00_m02e_0                                                 |     41|
|1427  |              inst                                                                                    |sc_exit_v1_0_9_top__parameterized1__1                          |     41|
|1428  |                exit_inst                                                                             |sc_exit_v1_0_9_exit__parameterized1                            |     36|
|1429  |          m02_nodes                                                                                   |m02_nodes_imp_QM8ITF                                           |   1289|
|1430  |            m02_ar_node                                                                               |bd_9a00_m02arn_0                                               |    367|
|1431  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized24                           |    367|
|1432  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized24                    |    360|
|1433  |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_39                                |      4|
|1434  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized22__xdcDup__1               |    354|
|1435  |                    \gen_reg_fifo_async.inst_reg_fifo_async                                           |sc_node_v1_0_10_reg_fifo_async__xdcDup__1                      |    354|
|1436  |                      \gen_xpm_cdc_handshake_array[0].inst_cdc_handshake                              |xpm_cdc_handshake__xdcDup__1                                   |    334|
|1437  |                        xpm_cdc_single_src2dest_inst                                                  |xpm_cdc_single__26                                             |      3|
|1438  |                        xpm_cdc_single_dest2src_inst                                                  |xpm_cdc_single                                                 |      3|
|1439  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized12_37                 |      2|
|1440  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_38                                     |      2|
|1441  |            m02_aw_node                                                                               |bd_9a00_m02awn_0                                               |    367|
|1442  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized25                           |    367|
|1443  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized25                    |    360|
|1444  |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_36                                |      4|
|1445  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized22                          |    354|
|1446  |                    \gen_reg_fifo_async.inst_reg_fifo_async                                           |sc_node_v1_0_10_reg_fifo_async                                 |    354|
|1447  |                      \gen_xpm_cdc_handshake_array[0].inst_cdc_handshake                              |xpm_cdc_handshake                                              |    334|
|1448  |                        xpm_cdc_single_src2dest_inst                                                  |xpm_cdc_single__24                                             |      3|
|1449  |                        xpm_cdc_single_dest2src_inst                                                  |xpm_cdc_single__25                                             |      3|
|1450  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized13_34                 |      2|
|1451  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_35                                     |      2|
|1452  |            m02_b_node                                                                                |bd_9a00_m02bn_0                                                |    134|
|1453  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized26                           |    134|
|1454  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized26                    |    127|
|1455  |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_32                                |      4|
|1456  |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized23__xdcDup__1               |     66|
|1457  |                    \gen_reg_fifo_async.inst_reg_fifo_async                                           |sc_node_v1_0_10_reg_fifo_async__parameterized0__xdcDup__1      |     66|
|1458  |                      \gen_xpm_cdc_handshake_array[0].inst_cdc_handshake                              |xpm_cdc_handshake__parameterized0__xdcDup__1                   |     46|
|1459  |                        xpm_cdc_single_src2dest_inst                                                  |xpm_cdc_single__22                                             |      3|
|1460  |                        xpm_cdc_single_dest2src_inst                                                  |xpm_cdc_single__23                                             |      3|
|1461  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized24                          |     45|
|1462  |                    \gen_reg_fifo_async.inst_reg_fifo_async                                           |sc_node_v1_0_10_reg_fifo_async__parameterized1                 |     45|
|1463  |                      \gen_xpm_cdc_handshake_array[0].inst_cdc_handshake                              |xpm_cdc_handshake__parameterized1                              |     26|
|1464  |                        xpm_cdc_single_src2dest_inst                                                  |xpm_cdc_single__20                                             |      3|
|1465  |                        xpm_cdc_single_dest2src_inst                                                  |xpm_cdc_single__21                                             |      3|
|1466  |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized2_33                  |     10|
|1467  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized14                    |      2|
|1468  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_31                                     |      2|
|1469  |            m02_r_node                                                                                |bd_9a00_m02rn_0                                                |    227|
|1470  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized27                           |    227|
|1471  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized27                    |    220|
|1472  |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_30                                |      4|
|1473  |                  \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized23                          |     67|
|1474  |                    \gen_reg_fifo_async.inst_reg_fifo_async                                           |sc_node_v1_0_10_reg_fifo_async__parameterized0                 |     67|
|1475  |                      \gen_xpm_cdc_handshake_array[0].inst_cdc_handshake                              |xpm_cdc_handshake__parameterized0                              |     46|
|1476  |                        xpm_cdc_single_src2dest_inst                                                  |xpm_cdc_single__18                                             |      3|
|1477  |                        xpm_cdc_single_dest2src_inst                                                  |xpm_cdc_single__19                                             |      3|
|1478  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized25                          |    137|
|1479  |                    \gen_reg_fifo_async.inst_reg_fifo_async                                           |sc_node_v1_0_10_reg_fifo_async__parameterized2                 |    137|
|1480  |                      \gen_xpm_cdc_handshake_array[0].inst_cdc_handshake                              |xpm_cdc_handshake__parameterized2                              |    118|
|1481  |                        xpm_cdc_single_src2dest_inst                                                  |xpm_cdc_single__16                                             |      3|
|1482  |                        xpm_cdc_single_dest2src_inst                                                  |xpm_cdc_single__17                                             |      3|
|1483  |                  \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized2                     |     10|
|1484  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized15                    |      2|
|1485  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_29                                     |      2|
|1486  |            m02_w_node                                                                                |bd_9a00_m02wn_0                                                |    194|
|1487  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized28                           |    194|
|1488  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized28                    |    187|
|1489  |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_28                                |      4|
|1490  |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized26                          |    181|
|1491  |                    \gen_reg_fifo_async.inst_reg_fifo_async                                           |sc_node_v1_0_10_reg_fifo_async__parameterized3                 |    181|
|1492  |                      \gen_xpm_cdc_handshake_array[0].inst_cdc_handshake                              |xpm_cdc_handshake__parameterized3                              |    160|
|1493  |                        xpm_cdc_single_src2dest_inst                                                  |xpm_cdc_single__14                                             |      3|
|1494  |                        xpm_cdc_single_dest2src_inst                                                  |xpm_cdc_single__15                                             |      3|
|1495  |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized16_26                 |      2|
|1496  |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_27                                     |      2|
|1497  |          m03_exit_pipeline                                                                           |m03_exit_pipeline_imp_1NVLDOI                                  |     19|
|1498  |            m03_exit                                                                                  |bd_9a00_m03e_0                                                 |     19|
|1499  |              inst                                                                                    |sc_exit_v1_0_9_top__parameterized2                             |     19|
|1500  |                exit_inst                                                                             |sc_exit_v1_0_9_exit__parameterized2                            |     14|
|1501  |          m03_nodes                                                                                   |m03_nodes_imp_1I2LVSL                                          |     36|
|1502  |            m03_ar_node                                                                               |bd_9a00_m03arn_0                                               |      6|
|1503  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized19__1                        |      6|
|1504  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized19                    |      2|
|1505  |            m03_aw_node                                                                               |bd_9a00_m03awn_0                                               |      6|
|1506  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized20__1                        |      6|
|1507  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized20                    |      2|
|1508  |            m03_b_node                                                                                |bd_9a00_m03bn_0                                                |      9|
|1509  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized21__1                        |      9|
|1510  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized21                    |      5|
|1511  |            m03_r_node                                                                                |bd_9a00_m03rn_0                                                |      9|
|1512  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized22__1                        |      9|
|1513  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized22                    |      5|
|1514  |            m03_w_node                                                                                |bd_9a00_m03wn_0                                                |      6|
|1515  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized23__1                        |      6|
|1516  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized23                    |      2|
|1517  |          s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_UEW05D                                  |   1113|
|1518  |            s00_mmu                                                                                   |bd_9a00_s00mmu_0                                               |    511|
|1519  |              inst                                                                                    |sc_mmu_v1_0_8_top__parameterized1                              |    511|
|1520  |                ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall__parameterized1                   |    148|
|1521  |                aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall__parameterized1_22                |    107|
|1522  |                \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_8_decerr_slave__parameterized1                     |     78|
|1523  |                \gen_wroute_fifo.wroute_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7               |     43|
|1524  |                  \gen_srls[1].srl_nx1                                                                |sc_util_v1_0_4_srl_rtl                                         |      8|
|1525  |                  \gen_srls[2].srl_nx1                                                                |sc_util_v1_0_4_srl_rtl_23                                      |      3|
|1526  |                  \gen_srls[3].srl_nx1                                                                |sc_util_v1_0_4_srl_rtl_24                                      |      3|
|1527  |                  \gen_srls[4].srl_nx1                                                                |sc_util_v1_0_4_srl_rtl_25                                      |      3|
|1528  |                \gen_wroute_fifo.wroute_split                                                         |sc_util_v1_0_4_axi_splitter                                    |     11|
|1529  |            s00_si_converter                                                                          |bd_9a00_s00sic_0                                               |    576|
|1530  |              inst                                                                                    |sc_si_converter_v1_0_9_top__parameterized1                     |    576|
|1531  |                \gen_axilite_conv.axilite_conv_inst                                                   |sc_si_converter_v1_0_9_axilite_conv                            |    568|
|1532  |            s00_transaction_regulator                                                                 |bd_9a00_s00tr_0                                                |     26|
|1533  |              inst                                                                                    |sc_transaction_regulator_v1_0_8_top__parameterized2            |     26|
|1534  |                \gen_endpoint.gen_r_singleorder.r_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder__parameterized1    |     11|
|1535  |                \gen_endpoint.gen_w_singleorder.w_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder__parameterized1_21 |     13|
|1536  |          s00_nodes                                                                                   |s00_nodes_imp_XC3YZF                                           |     30|
|1537  |            s00_ar_node                                                                               |bd_9a00_sarn_0                                                 |      6|
|1538  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized29                           |      6|
|1539  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized29                    |      2|
|1540  |            s00_aw_node                                                                               |bd_9a00_sawn_0                                                 |      6|
|1541  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized30                           |      6|
|1542  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized30                    |      2|
|1543  |            s00_b_node                                                                                |bd_9a00_sbn_0                                                  |      6|
|1544  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized31                           |      6|
|1545  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized31                    |      2|
|1546  |            s00_r_node                                                                                |bd_9a00_srn_0                                                  |      6|
|1547  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized32                           |      6|
|1548  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized32                    |      2|
|1549  |            s00_w_node                                                                                |bd_9a00_swn_0                                                  |      6|
|1550  |              inst                                                                                    |sc_node_v1_0_10_top__parameterized33                           |      6|
|1551  |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized33                    |      2|
|1552  |          switchboards                                                                                |switchboards_imp_5HZCGF                                        |    425|
|1553  |            b_la_out_swbd                                                                             |bd_9a00_boutsw_0                                               |      4|
|1554  |              inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized6                      |      4|
|1555  |            i_nodes                                                                                   |i_nodes_imp_1NX4E0N                                            |    385|
|1556  |              i_ar_node                                                                               |bd_9a00_arni_0                                                 |     74|
|1557  |                inst                                                                                  |sc_node_v1_0_10_top__parameterized34                           |     74|
|1558  |                  inst_mi_handler                                                                     |sc_node_v1_0_10_mi_handler__parameterized34                    |     67|
|1559  |                    \gen_normal_area.gen_fi_regulator.inst_fi_regulator                               |sc_node_v1_0_10_fi_regulator_17                                |      4|
|1560  |                    \gen_normal_area.inst_fifo_node_payld                                             |sc_node_v1_0_10_fifo__parameterized27_18                       |     61|
|1561  |                      \gen_reg_fifo.inst_reg_fifo                                                     |sc_node_v1_0_10_reg_fifo_19                                    |     61|
|1562  |                        \gen_single_rank.inst_cntr                                                    |sc_util_v1_0_4_counter__parameterized5_20                      |      8|
|1563  |                  inst_si_handler                                                                     |sc_node_v1_0_10_si_handler__parameterized12                    |      3|
|1564  |                    inst_arb_stall_late                                                               |sc_util_v1_0_4_pipeline_16                                     |      3|
|1565  |              i_aw_node                                                                               |bd_9a00_awni_0                                                 |     67|
|1566  |                inst                                                                                  |sc_node_v1_0_10_top__parameterized35                           |     67|
|1567  |                  inst_mi_handler                                                                     |sc_node_v1_0_10_mi_handler__parameterized35                    |     60|
|1568  |                    \gen_normal_area.gen_fi_regulator.inst_fi_regulator                               |sc_node_v1_0_10_fi_regulator_14                                |      4|
|1569  |                    \gen_normal_area.inst_fifo_node_payld                                             |sc_node_v1_0_10_fifo__parameterized27                          |     54|
|1570  |                      \gen_reg_fifo.inst_reg_fifo                                                     |sc_node_v1_0_10_reg_fifo                                       |     54|
|1571  |                        \gen_single_rank.inst_cntr                                                    |sc_util_v1_0_4_counter__parameterized5_15                      |      8|
|1572  |                  inst_si_handler                                                                     |sc_node_v1_0_10_si_handler__parameterized13                    |      3|
|1573  |                    inst_arb_stall_late                                                               |sc_util_v1_0_4_pipeline_13                                     |      3|
|1574  |              i_b_node                                                                                |bd_9a00_bni_0                                                  |     70|
|1575  |                inst                                                                                  |sc_node_v1_0_10_top__parameterized36                           |     70|
|1576  |                  inst_mi_handler                                                                     |sc_node_v1_0_10_mi_handler__parameterized36                    |     18|
|1577  |                    \gen_normal_area.gen_fi_regulator.inst_fi_regulator                               |sc_node_v1_0_10_fi_regulator_11                                |      3|
|1578  |                    \gen_normal_area.inst_fifo_node_payld                                             |sc_node_v1_0_10_fifo__parameterized28                          |     13|
|1579  |                      \gen_reg_fifo.inst_reg_fifo                                                     |sc_node_v1_0_10_reg_fifo__parameterized0                       |     13|
|1580  |                        \gen_single_rank.inst_cntr                                                    |sc_util_v1_0_4_counter__parameterized5_12                      |      6|
|1581  |                  inst_si_handler                                                                     |sc_node_v1_0_10_si_handler__parameterized17                    |     48|
|1582  |                    \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                           |sc_node_v1_0_10_arb_alg_rr__parameterized0_6                   |     21|
|1583  |                    \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter          |sc_util_v1_0_4_counter__parameterized2_7                       |      6|
|1584  |                    \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter          |sc_util_v1_0_4_counter__parameterized2_8                       |      7|
|1585  |                    \gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter          |sc_util_v1_0_4_counter__parameterized2_9                       |      7|
|1586  |                    \gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter          |sc_util_v1_0_4_counter__parameterized2_10                      |      6|
|1587  |              i_r_node                                                                                |bd_9a00_rni_0                                                  |    100|
|1588  |                inst                                                                                  |sc_node_v1_0_10_top__parameterized37                           |    100|
|1589  |                  inst_mi_handler                                                                     |sc_node_v1_0_10_mi_handler__parameterized37                    |     48|
|1590  |                    \gen_normal_area.gen_fi_regulator.inst_fi_regulator                               |sc_node_v1_0_10_fi_regulator_4                                 |      3|
|1591  |                    \gen_normal_area.inst_fifo_node_payld                                             |sc_node_v1_0_10_fifo__parameterized29                          |     43|
|1592  |                      \gen_reg_fifo.inst_reg_fifo                                                     |sc_node_v1_0_10_reg_fifo__parameterized1                       |     43|
|1593  |                        \gen_single_rank.inst_cntr                                                    |sc_util_v1_0_4_counter__parameterized5_5                       |      6|
|1594  |                  inst_si_handler                                                                     |sc_node_v1_0_10_si_handler__parameterized18                    |     48|
|1595  |                    \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                           |sc_node_v1_0_10_arb_alg_rr__parameterized0                     |     21|
|1596  |                    \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter          |sc_util_v1_0_4_counter__parameterized2                         |      6|
|1597  |                    \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter          |sc_util_v1_0_4_counter__parameterized2_1                       |      7|
|1598  |                    \gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter          |sc_util_v1_0_4_counter__parameterized2_2                       |      7|
|1599  |                    \gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter          |sc_util_v1_0_4_counter__parameterized2_3                       |      6|
|1600  |              i_w_node                                                                                |bd_9a00_wni_0                                                  |     74|
|1601  |                inst                                                                                  |sc_node_v1_0_10_top__parameterized38                           |     74|
|1602  |                  inst_mi_handler                                                                     |sc_node_v1_0_10_mi_handler__parameterized38                    |     67|
|1603  |                    \gen_normal_area.gen_fi_regulator.inst_fi_regulator                               |sc_node_v1_0_10_fi_regulator                                   |      4|
|1604  |                    \gen_normal_area.inst_fifo_node_payld                                             |sc_node_v1_0_10_fifo__parameterized30                          |     61|
|1605  |                      \gen_reg_fifo.inst_reg_fifo                                                     |sc_node_v1_0_10_reg_fifo__parameterized2                       |     61|
|1606  |                        \gen_single_rank.inst_cntr                                                    |sc_util_v1_0_4_counter__parameterized5                         |      8|
|1607  |                  inst_si_handler                                                                     |sc_node_v1_0_10_si_handler__parameterized16                    |      3|
|1608  |                    inst_arb_stall_late                                                               |sc_util_v1_0_4_pipeline                                        |      3|
|1609  |            r_la_out_swbd                                                                             |bd_9a00_routsw_0                                               |     36|
|1610  |              inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized8                      |     36|
|1611  |      UART                                                                                            |riscv_UART_0                                                   |    337|
|1612  |        inst                                                                                          |uart                                                           |    337|
|1613  |      XADC                                                                                            |riscv_XADC_0                                                   |    747|
|1614  |        inst                                                                                          |riscv_XADC_0_axi_xadc                                          |    747|
|1615  |          AXI_LITE_IPIF_I                                                                             |riscv_XADC_0_axi_lite_ipif                                     |    194|
|1616  |            I_SLAVE_ATTACHMENT                                                                        |riscv_XADC_0_slave_attachment                                  |    194|
|1617  |              I_DECODER                                                                               |riscv_XADC_0_address_decoder                                   |    135|
|1618  |          AXI_XADC_CORE_I                                                                             |riscv_XADC_0_xadc_core_drp                                     |    386|
|1619  |            Inst_drp_arbiter                                                                          |drp_arbiter                                                    |    206|
|1620  |            temperature_update_inst                                                                   |temperature_update                                             |     95|
|1621  |          \INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                       |riscv_XADC_0_interrupt_control                                 |     97|
|1622  |          SOFT_RESET_I                                                                                |riscv_XADC_0_soft_reset                                        |     37|
|1623  |      ethernet_stream_0                                                                               |riscv_ethernet_stream_0_0                                      |   1132|
|1624  |        inst                                                                                          |ethernet_genesys2                                              |   1132|
|1625  |          eth_mac_inst                                                                                |eth_mac_1g_rgmii_fifo                                          |   1100|
|1626  |            eth_mac_1g_rgmii_inst                                                                     |eth_mac_1g_rgmii                                               |    499|
|1627  |              eth_mac_1g_inst                                                                         |eth_mac_1g                                                     |    402|
|1628  |                axis_gmii_rx_inst                                                                     |axis_gmii_rx                                                   |    197|
|1629  |                  eth_crc_8                                                                           |lfsr_0                                                         |     43|
|1630  |                axis_gmii_tx_inst                                                                     |axis_gmii_tx                                                   |    205|
|1631  |                  eth_crc_8                                                                           |lfsr                                                           |     41|
|1632  |              rgmii_phy_if_inst                                                                       |rgmii_phy_if                                                   |     58|
|1633  |                clk_oddr_inst                                                                         |oddr                                                           |      1|
|1634  |                data_oddr_inst                                                                        |oddr__parameterized0                                           |      5|
|1635  |                rx_ssio_ddr_inst                                                                      |ssio_ddr_in                                                    |     14|
|1636  |                  data_iddr_inst                                                                      |iddr                                                           |     12|
|1637  |            rx_fifo                                                                                   |axis_async_fifo_adapter__parameterized0                        |    308|
|1638  |              fifo_inst                                                                               |axis_async_fifo__parameterized0                                |    308|
|1639  |            tx_fifo                                                                                   |axis_async_fifo_adapter                                        |    275|
|1640  |              fifo_inst                                                                               |axis_async_fifo                                                |    275|
|1641  |      xlconcat_0                                                                                      |riscv_xlconcat_0_0                                             |      0|
+------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:26 ; elapsed = 00:05:45 . Memory (MB): peak = 5614.461 ; gain = 3762.047 ; free physical = 31758 ; free virtual = 51397
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7169 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:42 ; elapsed = 00:05:14 . Memory (MB): peak = 5614.461 ; gain = 2373.723 ; free physical = 36372 ; free virtual = 56012
Synthesis Optimization Complete : Time (s): cpu = 00:05:28 ; elapsed = 00:05:46 . Memory (MB): peak = 5614.461 ; gain = 3762.047 ; free physical = 36441 ; free virtual = 56020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5614.461 ; gain = 0.000 ; free physical = 36338 ; free virtual = 55917
INFO: [Netlist 29-17] Analyzing 9275 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 4 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5658.562 ; gain = 0.000 ; free physical = 36244 ; free virtual = 55822
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1657 instances were transformed.
  FDR => FDRE: 60 instances
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 8 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 123 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1385 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM64M => RAM64M (RAMD64E(x4)): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRL16 => SRL16E: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
1441 Infos, 525 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:42 ; elapsed = 00:06:11 . Memory (MB): peak = 5658.562 ; gain = 3957.992 ; free physical = 36669 ; free virtual = 56248
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5658.562 ; gain = 0.000 ; free physical = 36669 ; free virtual = 56248
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/mada/users/gmejiama/Documents/vivado-risc-v/workspace/no-refresh-genesys2-riscv/genesys2-riscv.runs/synth_1/riscv_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 5682.574 ; gain = 24.012 ; free physical = 36634 ; free virtual = 56241
INFO: [runtcl-4] Executing : report_utilization -file riscv_wrapper_utilization_synth.rpt -pb riscv_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 20 16:42:24 2025...
=======
|1     |BUFG                   |     8|
|2     |BUFH                   |     1|
|3     |BUFIO                  |     2|
|4     |CARRY4                 |   483|
|5     |IDDR                   |     4|
|6     |IDELAYCTRL             |     2|
|7     |IDELAYE2_FINEDELAY     |    32|
|8     |IN_FIFO                |     4|
|9     |ISERDESE2              |    32|
|10    |LUT1                   |   695|
|11    |LUT2                   |  1874|
|12    |LUT3                   |  3719|
|13    |LUT4                   |  2676|
|14    |LUT5                   |  3981|
|15    |LUT6                   |  5579|
|16    |MMCME2_ADV             |     3|
|17    |MUXF7                  |    71|
|18    |MUXF8                  |     6|
|19    |ODDR                   |     9|
|20    |OSERDESE2              |    24|
|21    |OSERDESE2_1            |     4|
|22    |OSERDESE2_2            |    36|
|23    |OUT_FIFO               |     4|
|24    |OUT_FIFO_1             |     4|
|25    |PHASER_IN_PHY          |     4|
|26    |PHASER_OUT_PHY         |     4|
|27    |PHASER_OUT_PHY_1       |     4|
|28    |PHASER_REF             |     2|
|29    |PHY_CONTROL            |     2|
|30    |PLLE2_ADV              |     1|
|31    |RAM32M                 |   444|
|32    |RAM64M                 |    40|
|33    |RAM64X1D               |     8|
|34    |RAMB18E1               |     1|
|35    |RAMB36E1_1             |    16|
|36    |RAMB36E1_2             |     2|
|37    |SRL16                  |     3|
|38    |SRL16E                 |   153|
|39    |SRLC32E                |   619|
|40    |FDCE                   |   210|
|41    |FDPE                   |   195|
|42    |FDR                    |   148|
|43    |FDRE                   | 15903|
|44    |FDSE                   |   513|
|45    |IBUF                   |     1|
|46    |IBUFDS                 |     1|
|47    |IOBUFDS_DIFF_OUT_DCIEN |     4|
|48    |IOBUF_DCIEN            |    32|
|49    |OBUF                   |    27|
|50    |OBUFDS                 |     1|
|51    |OBUFT                  |     4|
+------+-----------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|      |Instance                                                                                              |Module                                                                |Cells |
+------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|1     |top                                                                                                   |                                                                      | 37595|
|2     |  riscv_i                                                                                             |riscv                                                                 | 37592|
|3     |    util_ds_buf_0                                                                                     |riscv_util_ds_buf_0_0                                                 |     1|
|4     |      U0                                                                                              |util_ds_buf                                                           |     1|
|5     |    axi_data_fifo_0                                                                                   |riscv_axi_data_fifo_0_0                                               |     0|
|6     |      inst                                                                                            |axi_data_fifo_v2_1_19_axi_data_fifo                                   |     0|
|7     |    axi_gpio_0                                                                                        |riscv_axi_gpio_0_0                                                    |   522|
|8     |      U0                                                                                              |axi_gpio                                                              |   522|
|9     |        AXI_LITE_IPIF_I                                                                               |axi_lite_ipif                                                         |   131|
|10    |          I_SLAVE_ATTACHMENT                                                                          |slave_attachment                                                      |   131|
|11    |            I_DECODER                                                                                 |address_decoder                                                       |    55|
|12    |        gpio_core_1                                                                                   |GPIO_Core                                                             |   357|
|13    |          \Not_Dual.INPUT_DOUBLE_REGS3                                                                |cdc_sync__parameterized0                                              |   128|
|14    |    axi_interconnect_0                                                                                |riscv_axi_interconnect_0_0                                            | 10124|
|15    |      xbar                                                                                            |riscv_xbar_0                                                          |   769|
|16    |        inst                                                                                          |axi_crossbar_v2_1_21_axi_crossbar                                     |   769|
|17    |          \gen_sasd.crossbar_sasd_0                                                                   |axi_crossbar_v2_1_21_crossbar_sasd                                    |   769|
|18    |            addr_arbiter_inst                                                                         |axi_crossbar_v2_1_21_addr_arbiter_sasd                                |   343|
|19    |            \gen_decerr.decerr_slave_inst                                                             |axi_crossbar_v2_1_21_decerr_slave                                     |    53|
|20    |            reg_slice_r                                                                               |axi_register_slice_v2_1_20_axic_register_slice__parameterized12_445   |   346|
|21    |            splitter_ar                                                                               |axi_crossbar_v2_1_21_splitter__parameterized0                         |     4|
|22    |            splitter_aw                                                                               |axi_crossbar_v2_1_21_splitter                                         |     8|
|23    |      m01_couplers                                                                                    |m01_couplers_imp_1IBN085                                              |  2242|
|24    |        auto_ds                                                                                       |riscv_auto_ds_0                                                       |  1372|
|25    |          inst                                                                                        |axi_dwidth_converter_v2_1_20_top__xdcDup__1                           |  1372|
|26    |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                    |axi_dwidth_converter_v2_1_20_axi_downsizer__xdcDup__1                 |  1372|
|27    |              \USE_READ.read_addr_inst                                                                |axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0__xdcDup__1   |   568|
|28    |                cmd_queue                                                                             |axi_data_fifo_v2_1_19_axic_fifo__parameterized0__xdcDup__2            |   267|
|29    |                  inst                                                                                |axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__2             |   267|
|30    |                    fifo_gen_inst                                                                     |fifo_generator_v13_2_5__parameterized0__xdcDup__2                     |   132|
|31    |                      inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth__parameterized0__xdcDup__2               |   132|
|32    |                        \gconvfifo.rf                                                                 |fifo_generator_top__parameterized0__xdcDup__2                         |   132|
|33    |                          \grf.rf                                                                     |fifo_generator_ramfifo__parameterized0__xdcDup__2                     |   132|
|34    |                            \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_436                                                          |    32|
|35    |                              \gr1.gr1_int.rfwft                                                      |rd_fwft_442                                                           |    15|
|36    |                              \grss.rsts                                                              |rd_status_flags_ss_443                                                |     2|
|37    |                              rpntr                                                                   |rd_bin_cntr_444                                                       |    15|
|38    |                            \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_437                                                          |    28|
|39    |                              \gwss.wsts                                                              |wr_status_flags_ss_440                                                |     5|
|40    |                              wpntr                                                                   |wr_bin_cntr_441                                                       |    23|
|41    |                            \gntv_or_sync_fifo.mem                                                    |memory__parameterized0_438                                            |    57|
|42    |                              \gdm.dm_gen.dm                                                          |dmem__parameterized0_439                                              |    31|
|43    |                            rstblk                                                                    |reset_blk_ramfifo__xdcDup__3                                          |    15|
|44    |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |xpm_cdc_async_rst__15                                                 |     2|
|45    |              \USE_READ.read_data_inst                                                                |axi_dwidth_converter_v2_1_20_r_downsizer_415                          |   102|
|46    |              \USE_WRITE.USE_SPLIT.write_resp_inst                                                    |axi_dwidth_converter_v2_1_20_b_downsizer_416                          |    34|
|47    |              \USE_WRITE.write_addr_inst                                                              |axi_dwidth_converter_v2_1_20_a_downsizer__xdcDup__1                   |   595|
|48    |                \USE_B_CHANNEL.cmd_b_queue                                                            |axi_data_fifo_v2_1_19_axic_fifo__xdcDup__1                            |   110|
|49    |                  inst                                                                                |axi_data_fifo_v2_1_19_fifo_gen__xdcDup__1                             |   110|
|50    |                    fifo_gen_inst                                                                     |fifo_generator_v13_2_5__xdcDup__1                                     |    95|
|51    |                      inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth__xdcDup__1                               |    95|
|52    |                        \gconvfifo.rf                                                                 |fifo_generator_top__xdcDup__1                                         |    95|
|53    |                          \grf.rf                                                                     |fifo_generator_ramfifo__xdcDup__1                                     |    95|
|54    |                            \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_427                                                          |    32|
|55    |                              \gr1.gr1_int.rfwft                                                      |rd_fwft_433                                                           |    15|
|56    |                              \grss.rsts                                                              |rd_status_flags_ss_434                                                |     2|
|57    |                              rpntr                                                                   |rd_bin_cntr_435                                                       |    15|
|58    |                            \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_428                                                          |    28|
|59    |                              \gwss.wsts                                                              |wr_status_flags_ss_431                                                |     5|
|60    |                              wpntr                                                                   |wr_bin_cntr_432                                                       |    23|
|61    |                            \gntv_or_sync_fifo.mem                                                    |memory_429                                                            |    20|
|62    |                              \gdm.dm_gen.dm                                                          |dmem_430                                                              |    11|
|63    |                            rstblk                                                                    |reset_blk_ramfifo__xdcDup__1                                          |    15|
|64    |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |xpm_cdc_async_rst                                                     |     2|
|65    |                cmd_queue                                                                             |axi_data_fifo_v2_1_19_axic_fifo__parameterized0__xdcDup__1            |   180|
|66    |                  inst                                                                                |axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__1             |   180|
|67    |                    fifo_gen_inst                                                                     |fifo_generator_v13_2_5__parameterized0__xdcDup__1                     |   130|
|68    |                      inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1               |   130|
|69    |                        \gconvfifo.rf                                                                 |fifo_generator_top__parameterized0__xdcDup__1                         |   130|
|70    |                          \grf.rf                                                                     |fifo_generator_ramfifo__parameterized0__xdcDup__1                     |   130|
|71    |                            \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_418                                                          |    32|
|72    |                              \gr1.gr1_int.rfwft                                                      |rd_fwft_424                                                           |    15|
|73    |                              \grss.rsts                                                              |rd_status_flags_ss_425                                                |     2|
|74    |                              rpntr                                                                   |rd_bin_cntr_426                                                       |    15|
|75    |                            \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_419                                                          |    28|
|76    |                              \gwss.wsts                                                              |wr_status_flags_ss_422                                                |     5|
|77    |                              wpntr                                                                   |wr_bin_cntr_423                                                       |    23|
|78    |                            \gntv_or_sync_fifo.mem                                                    |memory__parameterized0_420                                            |    55|
|79    |                              \gdm.dm_gen.dm                                                          |dmem__parameterized0_421                                              |    30|
|80    |                            rstblk                                                                    |reset_blk_ramfifo__xdcDup__2                                          |    15|
|81    |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |xpm_cdc_async_rst__16                                                 |     2|
|82    |              \USE_WRITE.write_data_inst                                                              |axi_dwidth_converter_v2_1_20_w_downsizer_417                          |    73|
|83    |        auto_pc                                                                                       |riscv_auto_pc_0                                                       |   870|
|84    |          inst                                                                                        |axi_protocol_converter_v2_1_20_axi_protocol_converter_392             |   870|
|85    |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                     |axi_protocol_converter_v2_1_20_b2s_393                                |   870|
|86    |              \RD.ar_channel_0                                                                        |axi_protocol_converter_v2_1_20_b2s_ar_channel_394                     |   175|
|87    |                ar_cmd_fsm_0                                                                          |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm_411                     |    29|
|88    |                cmd_translator_0                                                                      |axi_protocol_converter_v2_1_20_b2s_cmd_translator_412                 |   146|
|89    |                  incr_cmd_0                                                                          |axi_protocol_converter_v2_1_20_b2s_incr_cmd_413                       |    79|
|90    |                  wrap_cmd_0                                                                          |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_414                       |    62|
|91    |              \RD.r_channel_0                                                                         |axi_protocol_converter_v2_1_20_b2s_r_channel_395                      |    69|
|92    |                rd_data_fifo_0                                                                        |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1_409    |    49|
|93    |                transaction_fifo_0                                                                    |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2_410    |    18|
|94    |              SI_REG                                                                                  |axi_register_slice_v2_1_20_axi_register_slice_396                     |   388|
|95    |                \ar.ar_pipe                                                                           |axi_register_slice_v2_1_20_axic_register_slice_405                    |   131|
|96    |                \aw.aw_pipe                                                                           |axi_register_slice_v2_1_20_axic_register_slice_406                    |   135|
|97    |                \b.b_pipe                                                                             |axi_register_slice_v2_1_20_axic_register_slice__parameterized1_407    |    12|
|98    |                \r.r_pipe                                                                             |axi_register_slice_v2_1_20_axic_register_slice__parameterized2_408    |   110|
|99    |              \WR.aw_channel_0                                                                        |axi_protocol_converter_v2_1_20_b2s_aw_channel_397                     |   179|
|100   |                aw_cmd_fsm_0                                                                          |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm_401                     |    19|
|101   |                cmd_translator_0                                                                      |axi_protocol_converter_v2_1_20_b2s_cmd_translator_402                 |   152|
|102   |                  incr_cmd_0                                                                          |axi_protocol_converter_v2_1_20_b2s_incr_cmd_403                       |    76|
|103   |                  wrap_cmd_0                                                                          |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_404                       |    72|
|104   |              \WR.b_channel_0                                                                         |axi_protocol_converter_v2_1_20_b2s_b_channel_398                      |    57|
|105   |                bid_fifo_0                                                                            |axi_protocol_converter_v2_1_20_b2s_simple_fifo_399                    |    23|
|106   |                bresp_fifo_0                                                                          |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0_400    |     9|
|107   |      m02_couplers                                                                                    |m02_couplers_imp_1MGPQCC                                              |  2242|
|108   |        auto_ds                                                                                       |riscv_auto_ds_1                                                       |  1372|
|109   |          inst                                                                                        |axi_dwidth_converter_v2_1_20_top                                      |  1372|
|110   |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                    |axi_dwidth_converter_v2_1_20_axi_downsizer                            |  1372|
|111   |              \USE_READ.read_addr_inst                                                                |axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0              |   568|
|112   |                cmd_queue                                                                             |axi_data_fifo_v2_1_19_axic_fifo__parameterized0__xdcDup__4            |   267|
|113   |                  inst                                                                                |axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__4             |   267|
|114   |                    fifo_gen_inst                                                                     |fifo_generator_v13_2_5__parameterized0__xdcDup__4                     |   132|
|115   |                      inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth__parameterized0__xdcDup__4               |   132|
|116   |                        \gconvfifo.rf                                                                 |fifo_generator_top__parameterized0__xdcDup__4                         |   132|
|117   |                          \grf.rf                                                                     |fifo_generator_ramfifo__parameterized0__xdcDup__4                     |   132|
|118   |                            \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_383                                                          |    32|
|119   |                              \gr1.gr1_int.rfwft                                                      |rd_fwft_389                                                           |    15|
|120   |                              \grss.rsts                                                              |rd_status_flags_ss_390                                                |     2|
|121   |                              rpntr                                                                   |rd_bin_cntr_391                                                       |    15|
|122   |                            \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_384                                                          |    28|
|123   |                              \gwss.wsts                                                              |wr_status_flags_ss_387                                                |     5|
|124   |                              wpntr                                                                   |wr_bin_cntr_388                                                       |    23|
|125   |                            \gntv_or_sync_fifo.mem                                                    |memory__parameterized0_385                                            |    57|
|126   |                              \gdm.dm_gen.dm                                                          |dmem__parameterized0_386                                              |    31|
|127   |                            rstblk                                                                    |reset_blk_ramfifo__xdcDup__6                                          |    15|
|128   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |xpm_cdc_async_rst__12                                                 |     2|
|129   |              \USE_READ.read_data_inst                                                                |axi_dwidth_converter_v2_1_20_r_downsizer_362                          |   102|
|130   |              \USE_WRITE.USE_SPLIT.write_resp_inst                                                    |axi_dwidth_converter_v2_1_20_b_downsizer_363                          |    34|
|131   |              \USE_WRITE.write_addr_inst                                                              |axi_dwidth_converter_v2_1_20_a_downsizer                              |   595|
|132   |                \USE_B_CHANNEL.cmd_b_queue                                                            |axi_data_fifo_v2_1_19_axic_fifo__xdcDup__2                            |   110|
|133   |                  inst                                                                                |axi_data_fifo_v2_1_19_fifo_gen__xdcDup__2                             |   110|
|134   |                    fifo_gen_inst                                                                     |fifo_generator_v13_2_5__xdcDup__2                                     |    95|
|135   |                      inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth__xdcDup__2                               |    95|
|136   |                        \gconvfifo.rf                                                                 |fifo_generator_top__xdcDup__2                                         |    95|
|137   |                          \grf.rf                                                                     |fifo_generator_ramfifo__xdcDup__2                                     |    95|
|138   |                            \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_374                                                          |    32|
|139   |                              \gr1.gr1_int.rfwft                                                      |rd_fwft_380                                                           |    15|
|140   |                              \grss.rsts                                                              |rd_status_flags_ss_381                                                |     2|
|141   |                              rpntr                                                                   |rd_bin_cntr_382                                                       |    15|
|142   |                            \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_375                                                          |    28|
|143   |                              \gwss.wsts                                                              |wr_status_flags_ss_378                                                |     5|
|144   |                              wpntr                                                                   |wr_bin_cntr_379                                                       |    23|
|145   |                            \gntv_or_sync_fifo.mem                                                    |memory_376                                                            |    20|
|146   |                              \gdm.dm_gen.dm                                                          |dmem_377                                                              |    11|
|147   |                            rstblk                                                                    |reset_blk_ramfifo__xdcDup__4                                          |    15|
|148   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |xpm_cdc_async_rst__14                                                 |     2|
|149   |                cmd_queue                                                                             |axi_data_fifo_v2_1_19_axic_fifo__parameterized0__xdcDup__3            |   180|
|150   |                  inst                                                                                |axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__3             |   180|
|151   |                    fifo_gen_inst                                                                     |fifo_generator_v13_2_5__parameterized0__xdcDup__3                     |   130|
|152   |                      inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth__parameterized0__xdcDup__3               |   130|
|153   |                        \gconvfifo.rf                                                                 |fifo_generator_top__parameterized0__xdcDup__3                         |   130|
|154   |                          \grf.rf                                                                     |fifo_generator_ramfifo__parameterized0__xdcDup__3                     |   130|
|155   |                            \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_365                                                          |    32|
|156   |                              \gr1.gr1_int.rfwft                                                      |rd_fwft_371                                                           |    15|
|157   |                              \grss.rsts                                                              |rd_status_flags_ss_372                                                |     2|
|158   |                              rpntr                                                                   |rd_bin_cntr_373                                                       |    15|
|159   |                            \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_366                                                          |    28|
|160   |                              \gwss.wsts                                                              |wr_status_flags_ss_369                                                |     5|
|161   |                              wpntr                                                                   |wr_bin_cntr_370                                                       |    23|
|162   |                            \gntv_or_sync_fifo.mem                                                    |memory__parameterized0_367                                            |    55|
|163   |                              \gdm.dm_gen.dm                                                          |dmem__parameterized0_368                                              |    30|
|164   |                            rstblk                                                                    |reset_blk_ramfifo__xdcDup__5                                          |    15|
|165   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |xpm_cdc_async_rst__13                                                 |     2|
|166   |              \USE_WRITE.write_data_inst                                                              |axi_dwidth_converter_v2_1_20_w_downsizer_364                          |    73|
|167   |        auto_pc                                                                                       |riscv_auto_pc_1                                                       |   870|
|168   |          inst                                                                                        |axi_protocol_converter_v2_1_20_axi_protocol_converter                 |   870|
|169   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                     |axi_protocol_converter_v2_1_20_b2s                                    |   870|
|170   |              \RD.ar_channel_0                                                                        |axi_protocol_converter_v2_1_20_b2s_ar_channel                         |   175|
|171   |                ar_cmd_fsm_0                                                                          |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm_358                     |    29|
|172   |                cmd_translator_0                                                                      |axi_protocol_converter_v2_1_20_b2s_cmd_translator_359                 |   146|
|173   |                  incr_cmd_0                                                                          |axi_protocol_converter_v2_1_20_b2s_incr_cmd_360                       |    79|
|174   |                  wrap_cmd_0                                                                          |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_361                       |    62|
|175   |              \RD.r_channel_0                                                                         |axi_protocol_converter_v2_1_20_b2s_r_channel_348                      |    69|
|176   |                rd_data_fifo_0                                                                        |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1_356    |    49|
|177   |                transaction_fifo_0                                                                    |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2_357    |    18|
|178   |              SI_REG                                                                                  |axi_register_slice_v2_1_20_axi_register_slice                         |   388|
|179   |                \ar.ar_pipe                                                                           |axi_register_slice_v2_1_20_axic_register_slice                        |   131|
|180   |                \aw.aw_pipe                                                                           |axi_register_slice_v2_1_20_axic_register_slice_353                    |   135|
|181   |                \b.b_pipe                                                                             |axi_register_slice_v2_1_20_axic_register_slice__parameterized1_354    |    12|
|182   |                \r.r_pipe                                                                             |axi_register_slice_v2_1_20_axic_register_slice__parameterized2_355    |   110|
|183   |              \WR.aw_channel_0                                                                        |axi_protocol_converter_v2_1_20_b2s_aw_channel                         |   179|
|184   |                aw_cmd_fsm_0                                                                          |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm_352                     |    19|
|185   |                cmd_translator_0                                                                      |axi_protocol_converter_v2_1_20_b2s_cmd_translator                     |   152|
|186   |                  incr_cmd_0                                                                          |axi_protocol_converter_v2_1_20_b2s_incr_cmd                           |    76|
|187   |                  wrap_cmd_0                                                                          |axi_protocol_converter_v2_1_20_b2s_wrap_cmd                           |    72|
|188   |              \WR.b_channel_0                                                                         |axi_protocol_converter_v2_1_20_b2s_b_channel_349                      |    57|
|189   |                bid_fifo_0                                                                            |axi_protocol_converter_v2_1_20_b2s_simple_fifo_350                    |    23|
|190   |                bresp_fifo_0                                                                          |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0_351    |     9|
|191   |      m03_couplers                                                                                    |m03_couplers_imp_TRUKJ8                                               |  2506|
|192   |        auto_ds                                                                                       |riscv_auto_ds_2                                                       |  1540|
|193   |          inst                                                                                        |axi_dwidth_converter_v2_1_20_top__parameterized0                      |  1540|
|194   |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                    |axi_dwidth_converter_v2_1_20_axi_downsizer__parameterized0            |  1540|
|195   |              \USE_READ.read_addr_inst                                                                |axi_dwidth_converter_v2_1_20_a_downsizer__parameterized2              |   652|
|196   |                cmd_queue                                                                             |axi_data_fifo_v2_1_19_axic_fifo__parameterized0                       |   267|
|197   |                  inst                                                                                |axi_data_fifo_v2_1_19_fifo_gen__parameterized0                        |   267|
|198   |                    fifo_gen_inst                                                                     |fifo_generator_v13_2_5__parameterized0                                |   132|
|199   |                      inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth__parameterized0                          |   132|
|200   |                        \gconvfifo.rf                                                                 |fifo_generator_top__parameterized0                                    |   132|
|201   |                          \grf.rf                                                                     |fifo_generator_ramfifo__parameterized0                                |   132|
|202   |                            \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_339                                                          |    32|
|203   |                              \gr1.gr1_int.rfwft                                                      |rd_fwft_345                                                           |    15|
|204   |                              \grss.rsts                                                              |rd_status_flags_ss_346                                                |     2|
|205   |                              rpntr                                                                   |rd_bin_cntr_347                                                       |    15|
|206   |                            \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_340                                                          |    28|
|207   |                              \gwss.wsts                                                              |wr_status_flags_ss_343                                                |     5|
|208   |                              wpntr                                                                   |wr_bin_cntr_344                                                       |    23|
|209   |                            \gntv_or_sync_fifo.mem                                                    |memory__parameterized0_341                                            |    57|
|210   |                              \gdm.dm_gen.dm                                                          |dmem__parameterized0_342                                              |    31|
|211   |                            rstblk                                                                    |reset_blk_ramfifo                                                     |    15|
|212   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |xpm_cdc_async_rst__9                                                  |     2|
|213   |              \USE_READ.read_data_inst                                                                |axi_dwidth_converter_v2_1_20_r_downsizer                              |   102|
|214   |              \USE_WRITE.USE_SPLIT.write_resp_inst                                                    |axi_dwidth_converter_v2_1_20_b_downsizer                              |    34|
|215   |              \USE_WRITE.write_addr_inst                                                              |axi_dwidth_converter_v2_1_20_a_downsizer__parameterized1              |   679|
|216   |                \USE_B_CHANNEL.cmd_b_queue                                                            |axi_data_fifo_v2_1_19_axic_fifo                                       |   110|
|217   |                  inst                                                                                |axi_data_fifo_v2_1_19_fifo_gen                                        |   110|
|218   |                    fifo_gen_inst                                                                     |fifo_generator_v13_2_5                                                |    95|
|219   |                      inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth                                          |    95|
|220   |                        \gconvfifo.rf                                                                 |fifo_generator_top                                                    |    95|
|221   |                          \grf.rf                                                                     |fifo_generator_ramfifo                                                |    95|
|222   |                            \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_332                                                          |    32|
|223   |                              \gr1.gr1_int.rfwft                                                      |rd_fwft_336                                                           |    15|
|224   |                              \grss.rsts                                                              |rd_status_flags_ss_337                                                |     2|
|225   |                              rpntr                                                                   |rd_bin_cntr_338                                                       |    15|
|226   |                            \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_333                                                          |    28|
|227   |                              \gwss.wsts                                                              |wr_status_flags_ss_334                                                |     5|
|228   |                              wpntr                                                                   |wr_bin_cntr_335                                                       |    23|
|229   |                            \gntv_or_sync_fifo.mem                                                    |memory                                                                |    20|
|230   |                              \gdm.dm_gen.dm                                                          |dmem                                                                  |    11|
|231   |                            rstblk                                                                    |reset_blk_ramfifo__xdcDup__7                                          |    15|
|232   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |xpm_cdc_async_rst__11                                                 |     2|
|233   |                cmd_queue                                                                             |axi_data_fifo_v2_1_19_axic_fifo__parameterized0__xdcDup__5            |   180|
|234   |                  inst                                                                                |axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__5             |   180|
|235   |                    fifo_gen_inst                                                                     |fifo_generator_v13_2_5__parameterized0__xdcDup__5                     |   130|
|236   |                      inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth__parameterized0__xdcDup__5               |   130|
|237   |                        \gconvfifo.rf                                                                 |fifo_generator_top__parameterized0__xdcDup__5                         |   130|
|238   |                          \grf.rf                                                                     |fifo_generator_ramfifo__parameterized0__xdcDup__5                     |   130|
|239   |                            \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic                                                              |    32|
|240   |                              \gr1.gr1_int.rfwft                                                      |rd_fwft                                                               |    15|
|241   |                              \grss.rsts                                                              |rd_status_flags_ss                                                    |     2|
|242   |                              rpntr                                                                   |rd_bin_cntr                                                           |    15|
|243   |                            \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic                                                              |    28|
|244   |                              \gwss.wsts                                                              |wr_status_flags_ss                                                    |     5|
|245   |                              wpntr                                                                   |wr_bin_cntr                                                           |    23|
|246   |                            \gntv_or_sync_fifo.mem                                                    |memory__parameterized0                                                |    55|
|247   |                              \gdm.dm_gen.dm                                                          |dmem__parameterized0                                                  |    30|
|248   |                            rstblk                                                                    |reset_blk_ramfifo__xdcDup__8                                          |    15|
|249   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |xpm_cdc_async_rst__10                                                 |     2|
|250   |              \USE_WRITE.write_data_inst                                                              |axi_dwidth_converter_v2_1_20_w_downsizer                              |    73|
|251   |        auto_pc                                                                                       |riscv_auto_pc_2                                                       |   966|
|252   |          inst                                                                                        |axi_protocol_converter_v2_1_20_axi_protocol_converter__parameterized0 |   966|
|253   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                     |axi_protocol_converter_v2_1_20_b2s__parameterized0                    |   966|
|254   |              \RD.ar_channel_0                                                                        |axi_protocol_converter_v2_1_20_b2s_ar_channel__parameterized0         |   175|
|255   |                ar_cmd_fsm_0                                                                          |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm                         |    29|
|256   |                cmd_translator_0                                                                      |axi_protocol_converter_v2_1_20_b2s_cmd_translator__parameterized0_329 |   146|
|257   |                  incr_cmd_0                                                                          |axi_protocol_converter_v2_1_20_b2s_incr_cmd__parameterized0_330       |    79|
|258   |                  wrap_cmd_0                                                                          |axi_protocol_converter_v2_1_20_b2s_wrap_cmd__parameterized0_331       |    62|
|259   |              \RD.r_channel_0                                                                         |axi_protocol_converter_v2_1_20_b2s_r_channel                          |    69|
|260   |                rd_data_fifo_0                                                                        |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1        |    49|
|261   |                transaction_fifo_0                                                                    |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2        |    18|
|262   |              SI_REG                                                                                  |axi_register_slice_v2_1_20_axi_register_slice__parameterized1         |   484|
|263   |                \ar.ar_pipe                                                                           |axi_register_slice_v2_1_20_axic_register_slice__parameterized7        |   179|
|264   |                \aw.aw_pipe                                                                           |axi_register_slice_v2_1_20_axic_register_slice__parameterized7_328    |   183|
|265   |                \b.b_pipe                                                                             |axi_register_slice_v2_1_20_axic_register_slice__parameterized1        |    12|
|266   |                \r.r_pipe                                                                             |axi_register_slice_v2_1_20_axic_register_slice__parameterized2        |   110|
|267   |              \WR.aw_channel_0                                                                        |axi_protocol_converter_v2_1_20_b2s_aw_channel__parameterized0         |   179|
|268   |                aw_cmd_fsm_0                                                                          |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm                         |    19|
|269   |                cmd_translator_0                                                                      |axi_protocol_converter_v2_1_20_b2s_cmd_translator__parameterized0     |   152|
|270   |                  incr_cmd_0                                                                          |axi_protocol_converter_v2_1_20_b2s_incr_cmd__parameterized0           |    76|
|271   |                  wrap_cmd_0                                                                          |axi_protocol_converter_v2_1_20_b2s_wrap_cmd__parameterized0           |    72|
|272   |              \WR.b_channel_0                                                                         |axi_protocol_converter_v2_1_20_b2s_b_channel                          |    57|
|273   |                bid_fifo_0                                                                            |axi_protocol_converter_v2_1_20_b2s_simple_fifo                        |    23|
|274   |                bresp_fifo_0                                                                          |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0        |     9|
|275   |      s00_couplers                                                                                    |s00_couplers_imp_CA8YCM                                               |  1155|
|276   |        auto_pc                                                                                       |riscv_auto_pc_3                                                       |     0|
|277   |        auto_us                                                                                       |riscv_auto_us_0                                                       |  1155|
|278   |          inst                                                                                        |axi_dwidth_converter_v2_1_20_top__parameterized1                      |  1155|
|279   |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                            |axi_dwidth_converter_v2_1_20_axi_upsizer                              |  1155|
|280   |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                 |axi_register_slice_v2_1_20_axi_register_slice__parameterized3_319     |   207|
|281   |                \r.r_pipe                                                                             |axi_register_slice_v2_1_20_axic_register_slice__parameterized12_327   |   207|
|282   |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                         |axi_dwidth_converter_v2_1_20_r_upsizer_320                            |   143|
|283   |              \USE_READ.read_addr_inst                                                                |axi_dwidth_converter_v2_1_20_a_upsizer__parameterized0                |   108|
|284   |                \GEN_CMD_QUEUE.cmd_queue                                                              |generic_baseblocks_v2_1_0_command_fifo_326                            |   107|
|285   |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                       |axi_dwidth_converter_v2_1_20_w_upsizer_321                            |   275|
|286   |              \USE_WRITE.write_addr_inst                                                              |axi_dwidth_converter_v2_1_20_a_upsizer                                |   123|
|287   |                \GEN_CMD_QUEUE.cmd_queue                                                              |generic_baseblocks_v2_1_0_command_fifo_325                            |   122|
|288   |              si_register_slice_inst                                                                  |axi_register_slice_v2_1_20_axi_register_slice__parameterized4_322     |   299|
|289   |                \ar.ar_pipe                                                                           |axi_register_slice_v2_1_20_axic_register_slice__parameterized9_323    |   147|
|290   |                \aw.aw_pipe                                                                           |axi_register_slice_v2_1_20_axic_register_slice__parameterized9_324    |   152|
|291   |      s01_couplers                                                                                    |s01_couplers_imp_15JPP1Q                                              |  1210|
|292   |        auto_us                                                                                       |riscv_auto_us_1                                                       |  1210|
|293   |          inst                                                                                        |axi_dwidth_converter_v2_1_20_top__parameterized2                      |  1210|
|294   |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                            |axi_dwidth_converter_v2_1_20_axi_upsizer__parameterized0              |  1210|
|295   |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                 |axi_register_slice_v2_1_20_axi_register_slice__parameterized3         |   207|
|296   |                \r.r_pipe                                                                             |axi_register_slice_v2_1_20_axic_register_slice__parameterized12       |   207|
|297   |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                         |axi_dwidth_converter_v2_1_20_r_upsizer                                |   143|
|298   |              \USE_READ.read_addr_inst                                                                |axi_dwidth_converter_v2_1_20_a_upsizer__parameterized2                |   134|
|299   |                \GEN_CMD_QUEUE.cmd_queue                                                              |generic_baseblocks_v2_1_0_command_fifo_317                            |   109|
|300   |                \gen_id_queue.id_queue                                                                |generic_baseblocks_v2_1_0_command_fifo__parameterized0_318            |    24|
|301   |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                       |axi_dwidth_converter_v2_1_20_w_upsizer                                |   275|
|302   |              \USE_WRITE.write_addr_inst                                                              |axi_dwidth_converter_v2_1_20_a_upsizer__parameterized1                |   148|
|303   |                \GEN_CMD_QUEUE.cmd_queue                                                              |generic_baseblocks_v2_1_0_command_fifo                                |   122|
|304   |                \gen_id_queue.id_queue                                                                |generic_baseblocks_v2_1_0_command_fifo__parameterized0                |    25|
|305   |              si_register_slice_inst                                                                  |axi_register_slice_v2_1_20_axi_register_slice__parameterized4         |   303|
|306   |                \ar.ar_pipe                                                                           |axi_register_slice_v2_1_20_axic_register_slice__parameterized9        |   149|
|307   |                \aw.aw_pipe                                                                           |axi_register_slice_v2_1_20_axic_register_slice__parameterized9_316    |   154|
|308   |    axi_interconnect_1                                                                                |riscv_axi_interconnect_1_0                                            |     0|
|309   |    axil_ram_0                                                                                        |riscv_axil_ram_0_0                                                    |    24|
|310   |      inst                                                                                            |axil_ram                                                              |    24|
|311   |    clk_wiz_0                                                                                         |riscv_clk_wiz_0_0                                                     |     5|
|312   |      inst                                                                                            |riscv_clk_wiz_0_0_clk_wiz                                             |     5|
|313   |    jtag_axi_0                                                                                        |riscv_jtag_axi_0_0                                                    |  2397|
|314   |      inst                                                                                            |jtag_axi_v1_2_10_jtag_axi                                             |  2397|
|315   |        axi_bridge_u                                                                                  |jtag_axi_v1_2_10_axi_bridge                                           |   266|
|316   |          read_axi_full_u                                                                             |jtag_axi_v1_2_10_read_axi                                             |   131|
|317   |          write_axi_full_u                                                                            |jtag_axi_v1_2_10_write_axi                                            |   135|
|318   |        jtag_axi_engine_u                                                                             |jtag_axi_v1_2_10_jtag_axi_engine                                      |  2131|
|319   |          U_XSDB_SLAVE                                                                                |xsdbs_v1_0_2_xsdbs                                                    |   247|
|320   |          cmd_decode_rd_channel                                                                       |jtag_axi_v1_2_10_cmd_decode                                           |     9|
|321   |          cmd_decode_wr_channel                                                                       |jtag_axi_v1_2_10_cmd_decode_292                                       |     9|
|322   |          rd_cmd_fifo_i                                                                               |fifo_generator_v13_2_5__parameterized3                                |   170|
|323   |            inst_fifo_gen                                                                             |fifo_generator_v13_2_5_synth__parameterized3                          |   170|
|324   |              \gconvfifo.rf                                                                           |fifo_generator_top__parameterized3                                    |   170|
|325   |                \grf.rf                                                                               |fifo_generator_ramfifo__parameterized3                                |   170|
|326   |                  \gntv_or_sync_fifo.gcx.clkx                                                         |clk_x_pntrs__parameterized0                                           |    46|
|327   |                    wr_pntr_cdc_inst                                                                  |xpm_cdc_gray__parameterized3__4                                       |    22|
|328   |                    rd_pntr_cdc_inst                                                                  |xpm_cdc_gray__parameterized3__5                                       |    22|
|329   |                  \gntv_or_sync_fifo.gl0.rd                                                           |rd_logic__parameterized1_302                                          |    35|
|330   |                    \gr1.gr1_int.rfwft                                                                |rd_fwft__parameterized0_313                                           |    19|
|331   |                    \gras.rsts                                                                        |rd_status_flags_as__parameterized0_314                                |     2|
|332   |                    rpntr                                                                             |rd_bin_cntr__parameterized1_315                                       |    14|
|333   |                  \gntv_or_sync_fifo.gl0.wr                                                           |wr_logic__parameterized1_303                                          |    23|
|334   |                    \gwas.wsts                                                                        |wr_status_flags_as__parameterized0_311                                |     3|
|335   |                    wpntr                                                                             |wr_bin_cntr__parameterized1_312                                       |    20|
|336   |                  \gntv_or_sync_fifo.mem                                                              |memory__parameterized3_304                                            |    66|
|337   |                    \gbm.gbmg.gbmga.ngecc.bmg                                                         |blk_mem_gen_v8_4_4__parameterized1_305                                |     1|
|338   |                      inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_4_synth__parameterized0_306                          |     1|
|339   |                        \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top__parameterized0_307                                   |     1|
|340   |                          \valid.cstr                                                                 |blk_mem_gen_generic_cstr__parameterized0_308                          |     1|
|341   |                            \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width__parameterized0_309                            |     1|
|342   |                              \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper__parameterized0_310                          |     1|
|343   |          rx_fifo_i                                                                                   |fifo_generator_v13_2_5__parameterized2                                |   227|
|344   |            inst_fifo_gen                                                                             |fifo_generator_v13_2_5_synth__parameterized2                          |   227|
|345   |              \gconvfifo.rf                                                                           |fifo_generator_top__parameterized2                                    |   227|
|346   |                \grf.rf                                                                               |fifo_generator_ramfifo__parameterized2                                |   227|
|347   |                  \gntv_or_sync_fifo.gcx.clkx                                                         |clk_x_pntrs                                                           |    96|
|348   |                    wr_pntr_cdc_inst                                                                  |xpm_cdc_gray__parameterized1__4                                       |    46|
|349   |                    rd_pntr_cdc_inst                                                                  |xpm_cdc_gray__parameterized1__5                                       |    46|
|350   |                  \gntv_or_sync_fifo.gl0.rd                                                           |rd_logic__parameterized0_295                                          |    54|
|351   |                    \gr1.gr1_int.rfwft                                                                |rd_fwft__parameterized0_299                                           |    17|
|352   |                    \gras.rsts                                                                        |rd_status_flags_as_300                                                |     2|
|353   |                    rpntr                                                                             |rd_bin_cntr__parameterized0_301                                       |    35|
|354   |                  \gntv_or_sync_fifo.gl0.wr                                                           |wr_logic__parameterized0_296                                          |    40|
|355   |                    \gwas.wsts                                                                        |wr_status_flags_as_297                                                |     2|
|356   |                    wpntr                                                                             |wr_bin_cntr__parameterized0_298                                       |    38|
|357   |                  \gntv_or_sync_fifo.mem                                                              |memory__parameterized2                                                |    37|
|358   |                    \gbm.gbmg.gbmga.ngecc.bmg                                                         |blk_mem_gen_v8_4_4                                                    |     5|
|359   |                      inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_4_synth                                              |     5|
|360   |                        \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top                                                       |     5|
|361   |                          \valid.cstr                                                                 |blk_mem_gen_generic_cstr                                              |     5|
|362   |                            \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width                                                |     5|
|363   |                              \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper                                              |     1|
|364   |          tx_fifo_i                                                                                   |fifo_generator_v13_2_5__parameterized1                                |   335|
|365   |            inst_fifo_gen                                                                             |fifo_generator_v13_2_5_synth__parameterized1                          |   335|
|366   |              \gconvfifo.rf                                                                           |fifo_generator_top__parameterized1                                    |   335|
|367   |                \grf.rf                                                                               |fifo_generator_ramfifo__parameterized1                                |   335|
|368   |                  \gntv_or_sync_fifo.gcx.clkx                                                         |clk_x_pntrs__xdcDup__1                                                |   110|
|369   |                    wr_pntr_cdc_inst                                                                  |xpm_cdc_gray__parameterized1__6                                       |    46|
|370   |                    rd_pntr_cdc_inst                                                                  |xpm_cdc_gray__parameterized1                                          |    46|
|371   |                  \gntv_or_sync_fifo.gl0.rd                                                           |rd_logic__parameterized0                                              |    42|
|372   |                    \gr1.gr1_int.rfwft                                                                |rd_fwft__parameterized0_294                                           |    15|
|373   |                    \gras.rsts                                                                        |rd_status_flags_as                                                    |     2|
|374   |                    rpntr                                                                             |rd_bin_cntr__parameterized0                                           |    25|
|375   |                  \gntv_or_sync_fifo.gl0.wr                                                           |wr_logic__parameterized0                                              |    39|
|376   |                    \gwas.wsts                                                                        |wr_status_flags_as                                                    |     2|
|377   |                    wpntr                                                                             |wr_bin_cntr__parameterized0                                           |    37|
|378   |                  \gntv_or_sync_fifo.mem                                                              |memory__parameterized1                                                |   144|
|379   |                    \gdm.dm_gen.dm                                                                    |dmem__parameterized1                                                  |   112|
|380   |          u_xsdb_fifo_interface                                                                       |jtag_axi_v1_2_10_xsdb_fifo_interface                                  |   614|
|381   |            rxfifo2xsdb_i                                                                             |jtag_axi_v1_2_10_rxfifo2xsdb                                          |   132|
|382   |            xsdb2read_cmdfifo                                                                         |jtag_axi_v1_2_10_xsdb2txfifo__parameterized0                          |   143|
|383   |            xsdb2txfifo_i                                                                             |jtag_axi_v1_2_10_xsdb2txfifo                                          |    76|
|384   |            xsdb2write_cmdfifo                                                                        |jtag_axi_v1_2_10_xsdb2txfifo__parameterized0_293                      |   143|
|385   |          wr_cmd_fifo_i                                                                               |fifo_generator_v13_2_5__parameterized3__xdcDup__1                     |   172|
|386   |            inst_fifo_gen                                                                             |fifo_generator_v13_2_5_synth__parameterized3__xdcDup__1               |   172|
|387   |              \gconvfifo.rf                                                                           |fifo_generator_top__parameterized3__xdcDup__1                         |   172|
|388   |                \grf.rf                                                                               |fifo_generator_ramfifo__parameterized3__xdcDup__1                     |   172|
|389   |                  \gntv_or_sync_fifo.gcx.clkx                                                         |clk_x_pntrs__parameterized0__xdcDup__1                                |    47|
|390   |                    wr_pntr_cdc_inst                                                                  |xpm_cdc_gray__parameterized3__6                                       |    22|
|391   |                    rd_pntr_cdc_inst                                                                  |xpm_cdc_gray__parameterized3                                          |    22|
|392   |                  \gntv_or_sync_fifo.gl0.rd                                                           |rd_logic__parameterized1                                              |    36|
|393   |                    \gr1.gr1_int.rfwft                                                                |rd_fwft__parameterized0                                               |    21|
|394   |                    \gras.rsts                                                                        |rd_status_flags_as__parameterized0                                    |     2|
|395   |                    rpntr                                                                             |rd_bin_cntr__parameterized1                                           |    13|
|396   |                  \gntv_or_sync_fifo.gl0.wr                                                           |wr_logic__parameterized1                                              |    23|
|397   |                    \gwas.wsts                                                                        |wr_status_flags_as__parameterized0                                    |     3|
|398   |                    wpntr                                                                             |wr_bin_cntr__parameterized1                                           |    20|
|399   |                  \gntv_or_sync_fifo.mem                                                              |memory__parameterized3                                                |    66|
|400   |                    \gbm.gbmg.gbmga.ngecc.bmg                                                         |blk_mem_gen_v8_4_4__parameterized1                                    |    12|
|401   |                      inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_4_synth__parameterized0                              |    12|
|402   |                        \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top__parameterized0                                       |    12|
|403   |                          \valid.cstr                                                                 |blk_mem_gen_generic_cstr__parameterized0                              |    12|
|404   |                            \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width__parameterized0                                |    12|
|405   |                              \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper__parameterized0                              |     2|
|406   |    picorv32_axi_0                                                                                    |riscv_picorv32_axi_0_1                                                |  1635|
|407   |      inst                                                                                            |picorv32_axi                                                          |  1635|
|408   |        axi_adapter                                                                                   |picorv32_axi_adapter                                                  |     6|
|409   |        picorv32_core                                                                                 |picorv32                                                              |  1629|
|410   |    uart_0                                                                                            |riscv_uart_0_0                                                        |   337|
|411   |      inst                                                                                            |uart                                                                  |   337|
|412   |    util_vector_logic_0                                                                               |riscv_util_vector_logic_0_0                                           |     1|
|413   |    xlconstant_0                                                                                      |riscv_xlconstant_0_0                                                  |     0|
|414   |    DDR                                                                                               |DDR_imp_10J4PB3                                                       | 22546|
|415   |      axi_smc_1                                                                                       |riscv_axi_smc_1_0                                                     |  4801|
|416   |        inst                                                                                          |bd_fe52                                                               |  4801|
|417   |          clk_map                                                                                     |clk_map_imp_4PYXJS                                                    |   140|
|418   |            psr0                                                                                      |bd_fe52_psr0_0                                                        |    41|
|419   |              U0                                                                                      |proc_sys_reset_287                                                    |    41|
|420   |                EXT_LPF                                                                               |lpf_288                                                               |     9|
|421   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_291                                                          |     4|
|422   |                SEQ                                                                                   |sequence_psr_289                                                      |    31|
|423   |                  SEQ_COUNTER                                                                         |upcnt_n_290                                                           |    13|
|424   |            psr_aclk                                                                                  |bd_fe52_psr_aclk_0                                                    |    50|
|425   |              U0                                                                                      |proc_sys_reset_281                                                    |    50|
|426   |                EXT_LPF                                                                               |lpf_282                                                               |    18|
|427   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_285                                                          |     5|
|428   |                  \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_286                                                          |     5|
|429   |                SEQ                                                                                   |sequence_psr_283                                                      |    31|
|430   |                  SEQ_COUNTER                                                                         |upcnt_n_284                                                           |    13|
|431   |            psr_aclk1                                                                                 |bd_fe52_psr_aclk1_0                                                   |    49|
|432   |              U0                                                                                      |proc_sys_reset                                                        |    49|
|433   |                EXT_LPF                                                                               |lpf                                                                   |    17|
|434   |                  \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync                                                              |     4|
|435   |                  \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_280                                                          |     5|
|436   |                SEQ                                                                                   |sequence_psr                                                          |    31|
|437   |                  SEQ_COUNTER                                                                         |upcnt_n                                                               |    13|
|438   |          m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1SU1NR7                                         |   157|
|439   |            m00_exit                                                                                  |bd_fe52_m00e_0                                                        |   157|
|440   |              inst                                                                                    |sc_exit_v1_0_9_top                                                    |   157|
|441   |                exit_inst                                                                             |sc_exit_v1_0_9_exit                                                   |   134|
|442   |                  \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo                                      |    94|
|443   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_263                                            |     2|
|444   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_264                                            |     2|
|445   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_265                                            |     2|
|446   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_266                                            |     2|
|447   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_267                                            |     2|
|448   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_268                                            |     2|
|449   |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_269                                            |     2|
|450   |                    \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_270                                            |     3|
|451   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_271                                            |     2|
|452   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_272                                            |     2|
|453   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_273                                            |     2|
|454   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_274                                            |     2|
|455   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_275                                            |     2|
|456   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_276                                            |     2|
|457   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_277                                            |     2|
|458   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_278                                            |     2|
|459   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_279                                            |     2|
|460   |                  \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0                      |    38|
|461   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_260                                            |     1|
|462   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_261                                            |     1|
|463   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_262                                            |     2|
|464   |          s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_TJWV40                                         |  2140|
|465   |            s00_mmu                                                                                   |bd_fe52_s00mmu_0                                                      |     6|
|466   |              inst                                                                                    |sc_mmu_v1_0_8_top                                                     |     6|
|467   |            s00_si_converter                                                                          |bd_fe52_s00sic_0                                                      |  2134|
|468   |              inst                                                                                    |sc_si_converter_v1_0_9_top                                            |  2134|
|469   |                \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_9_wrap_narrow                                    |  2048|
|470   |                  ar_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall__parameterized0                          |   266|
|471   |                  aw_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall__parameterized0_57                       |   263|
|472   |                  \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2                      |   127|
|473   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_238                                            |     2|
|474   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_239                                            |     2|
|475   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_240                                            |     2|
|476   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_241                                            |     2|
|477   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_242                                            |     2|
|478   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_243                                            |     2|
|479   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_244                                            |     2|
|480   |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_245                                            |     3|
|481   |                    \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_246                                            |     3|
|482   |                    \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_247                                            |     2|
|483   |                    \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_248                                            |     3|
|484   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_249                                            |     2|
|485   |                    \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_250                                            |     3|
|486   |                    \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_251                                            |     4|
|487   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_252                                            |     2|
|488   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_253                                            |     2|
|489   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_254                                            |     2|
|490   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_255                                            |     2|
|491   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_256                                            |     2|
|492   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_257                                            |     2|
|493   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_258                                            |     2|
|494   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_259                                            |     2|
|495   |                  \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_9_offset_fifo                                    |   423|
|496   |                    cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_159                  |   137|
|497   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_226                                            |     5|
|498   |                      \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_227                                            |     3|
|499   |                      \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_228                                            |     4|
|500   |                      \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_229                                            |     8|
|501   |                      \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_230                                            |     6|
|502   |                      \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_231                                            |     9|
|503   |                      \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_232                                            |     5|
|504   |                      \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_233                                            |     4|
|505   |                      \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_234                                            |     3|
|506   |                      \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_235                                            |     6|
|507   |                      \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_236                                            |     5|
|508   |                      \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_237                                            |     3|
|509   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_160                            |     1|
|510   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_161                            |     1|
|511   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_162                            |     1|
|512   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_163                            |     1|
|513   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_164                            |     1|
|514   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_165                            |     1|
|515   |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_166                            |     1|
|516   |                    \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_167                            |     1|
|517   |                    \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_168                            |     1|
|518   |                    \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_169                            |     1|
|519   |                    \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_170                            |     1|
|520   |                    \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_171                            |     1|
|521   |                    \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_172                            |     1|
|522   |                    \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_173                            |     1|
|523   |                    \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_174                            |     1|
|524   |                    \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_175                            |     1|
|525   |                    \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_176                            |     1|
|526   |                    \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_177                            |     1|
|527   |                    \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_178                            |     1|
|528   |                    \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_179                            |     1|
|529   |                    \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_180                            |     1|
|530   |                    \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_181                            |     1|
|531   |                    \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_182                            |     1|
|532   |                    \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_183                            |     1|
|533   |                    \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_184                            |     1|
|534   |                    \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_185                            |     1|
|535   |                    \gen_srls[36].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_186                            |     1|
|536   |                    \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_187                            |     1|
|537   |                    \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_188                            |     1|
|538   |                    \gen_srls[39].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_189                            |     1|
|539   |                    \gen_srls[40].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_190                            |     1|
|540   |                    \gen_srls[41].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_191                            |     1|
|541   |                    \gen_srls[42].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_192                            |     1|
|542   |                    \gen_srls[43].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_193                            |     1|
|543   |                    \gen_srls[44].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_194                            |     1|
|544   |                    \gen_srls[45].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_195                            |     1|
|545   |                    \gen_srls[46].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_196                            |     1|
|546   |                    \gen_srls[47].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_197                            |     1|
|547   |                    \gen_srls[48].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_198                            |     1|
|548   |                    \gen_srls[49].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_199                            |     1|
|549   |                    \gen_srls[50].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_200                            |     1|
|550   |                    \gen_srls[51].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_201                            |     1|
|551   |                    \gen_srls[52].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_202                            |     1|
|552   |                    \gen_srls[53].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_203                            |     1|
|553   |                    \gen_srls[54].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_204                            |     1|
|554   |                    \gen_srls[55].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_205                            |     1|
|555   |                    \gen_srls[56].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_206                            |     1|
|556   |                    \gen_srls[57].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_207                            |     1|
|557   |                    \gen_srls[58].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_208                            |     1|
|558   |                    \gen_srls[59].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_209                            |     1|
|559   |                    \gen_srls[60].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_210                            |     1|
|560   |                    \gen_srls[61].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_211                            |     1|
|561   |                    \gen_srls[62].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_212                            |     1|
|562   |                    \gen_srls[63].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_213                            |     1|
|563   |                    \gen_srls[64].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_214                            |     1|
|564   |                    \gen_srls[65].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_215                            |     1|
|565   |                    \gen_srls[66].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_216                            |     1|
|566   |                    \gen_srls[67].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_217                            |     1|
|567   |                    \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_218                            |     1|
|568   |                    \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_219                            |     1|
|569   |                    \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_220                            |     1|
|570   |                    \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_221                            |     1|
|571   |                    \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_222                            |     1|
|572   |                    \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_223                            |     8|
|573   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_224                            |     1|
|574   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_225                            |     1|
|575   |                  w_cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4                      |   172|
|576   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_141                                            |     2|
|577   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_142                                            |     2|
|578   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_143                                            |     2|
|579   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_144                                            |     4|
|580   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_145                                            |     6|
|581   |                    \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_146                                            |     3|
|582   |                    \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_147                                            |     3|
|583   |                    \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_148                                            |     3|
|584   |                    \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_149                                            |     4|
|585   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_150                                            |     2|
|586   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_151                                            |     2|
|587   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_152                                            |     2|
|588   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_153                                            |     2|
|589   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_154                                            |     2|
|590   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_155                                            |     2|
|591   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_156                                            |     2|
|592   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_157                                            |     2|
|593   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_158                                            |     2|
|594   |                  w_payld_fifo                                                                        |sc_si_converter_v1_0_9_offset_fifo__parameterized0                    |   398|
|595   |                    cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3                      |   155|
|596   |                      \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_129                                            |     4|
|597   |                      \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_130                                            |    13|
|598   |                      \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_131                                            |    14|
|599   |                      \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_132                                            |     8|
|600   |                      \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_133                                            |     6|
|601   |                      \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_134                                            |    10|
|602   |                      \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_135                                            |     5|
|603   |                      \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_136                                            |     4|
|604   |                      \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_137                                            |     4|
|605   |                      \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_138                                            |     6|
|606   |                      \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_139                                            |     3|
|607   |                      \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_140                                            |     4|
|608   |                    \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0                                |     1|
|609   |                    \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_58                             |     1|
|610   |                    \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_59                             |     1|
|611   |                    \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_60                             |     1|
|612   |                    \gen_srls[104].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_61                             |     1|
|613   |                    \gen_srls[105].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_62                             |     1|
|614   |                    \gen_srls[106].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_63                             |     1|
|615   |                    \gen_srls[107].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_64                             |     1|
|616   |                    \gen_srls[108].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_65                             |     1|
|617   |                    \gen_srls[109].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_66                             |     1|
|618   |                    \gen_srls[110].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_67                             |     1|
|619   |                    \gen_srls[111].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_68                             |     1|
|620   |                    \gen_srls[112].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_69                             |     1|
|621   |                    \gen_srls[113].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_70                             |     1|
|622   |                    \gen_srls[114].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_71                             |     1|
|623   |                    \gen_srls[115].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_72                             |     1|
|624   |                    \gen_srls[116].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_73                             |     1|
|625   |                    \gen_srls[117].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_74                             |     1|
|626   |                    \gen_srls[118].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_75                             |     1|
|627   |                    \gen_srls[119].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_76                             |     1|
|628   |                    \gen_srls[120].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_77                             |     1|
|629   |                    \gen_srls[121].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_78                             |     1|
|630   |                    \gen_srls[122].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_79                             |     1|
|631   |                    \gen_srls[123].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_80                             |     1|
|632   |                    \gen_srls[124].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_81                             |     1|
|633   |                    \gen_srls[125].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_82                             |     1|
|634   |                    \gen_srls[126].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_83                             |     1|
|635   |                    \gen_srls[127].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_84                             |     1|
|636   |                    \gen_srls[128].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_85                             |     1|
|637   |                    \gen_srls[129].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_86                             |     1|
|638   |                    \gen_srls[130].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_87                             |     1|
|639   |                    \gen_srls[131].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_88                             |     1|
|640   |                    \gen_srls[132].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_89                             |     1|
|641   |                    \gen_srls[133].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_90                             |     1|
|642   |                    \gen_srls[134].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_91                             |     1|
|643   |                    \gen_srls[135].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_92                             |     1|
|644   |                    \gen_srls[136].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_93                             |     1|
|645   |                    \gen_srls[137].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_94                             |     1|
|646   |                    \gen_srls[138].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_95                             |     1|
|647   |                    \gen_srls[139].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_96                             |     1|
|648   |                    \gen_srls[140].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_97                             |     1|
|649   |                    \gen_srls[141].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_98                             |     1|
|650   |                    \gen_srls[142].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_99                             |     1|
|651   |                    \gen_srls[143].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_100                            |     8|
|652   |                    \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_101                            |     1|
|653   |                    \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_102                            |     1|
|654   |                    \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_103                            |     1|
|655   |                    \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_104                            |     1|
|656   |                    \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_105                            |     1|
|657   |                    \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_106                            |     1|
|658   |                    \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_107                            |     1|
|659   |                    \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_108                            |     1|
|660   |                    \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_109                            |     1|
|661   |                    \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_110                            |     1|
|662   |                    \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_111                            |     1|
|663   |                    \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_112                            |     1|
|664   |                    \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_113                            |     1|
|665   |                    \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_114                            |     1|
|666   |                    \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_115                            |     1|
|667   |                    \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_116                            |     1|
|668   |                    \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_117                            |     1|
|669   |                    \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_118                            |     1|
|670   |                    \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_119                            |     1|
|671   |                    \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_120                            |     1|
|672   |                    \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_121                            |     1|
|673   |                    \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_122                            |     1|
|674   |                    \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_123                            |     1|
|675   |                    \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_124                            |     1|
|676   |                    \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_125                            |     1|
|677   |                    \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_126                            |     1|
|678   |                    \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_127                            |     1|
|679   |                    \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_128                            |     1|
|680   |                \gen_normal.splitter_inst                                                             |sc_si_converter_v1_0_9_splitter                                       |    84|
|681   |                  \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1                      |    83|
|682   |                    \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl                                                |     2|
|683   |                    \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_44                                             |     2|
|684   |                    \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_45                                             |     2|
|685   |                    \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_46                                             |     2|
|686   |                    \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_47                                             |     3|
|687   |                    \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_48                                             |     2|
|688   |                    \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_49                                             |     2|
|689   |                    \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_50                                             |     2|
|690   |                    \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_51                                             |     2|
|691   |                    \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_52                                             |     2|
|692   |                    \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_53                                             |     2|
|693   |                    \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_54                                             |     2|
|694   |                    \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_55                                             |     2|
|695   |                    \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_56                                             |     2|
|696   |          s00_nodes                                                                                   |s00_nodes_imp_ZAW716                                                  |  2364|
|697   |            s00_ar_node                                                                               |bd_fe52_sarn_0                                                        |   334|
|698   |              inst                                                                                    |sc_node_v1_0_10_top                                                   |   334|
|699   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                            |   326|
|700   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__1                                       |   324|
|701   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                             |   324|
|702   |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__18                                                      |    34|
|703   |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray                                                          |    34|
|704   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                                     |   188|
|705   |                        xpm_memory_base_inst                                                          |xpm_memory_base                                                       |   188|
|706   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_41                                             |    14|
|707   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_42                                             |    13|
|708   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_43                             |    29|
|709   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                            |     3|
|710   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_40                                            |     3|
|711   |            s00_aw_node                                                                               |bd_fe52_sawn_0                                                        |   334|
|712   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized0                                   |   334|
|713   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                            |   326|
|714   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo                                                  |   324|
|715   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                                        |   324|
|716   |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__16                                                      |    34|
|717   |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__17                                                      |    34|
|718   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__2                                                  |   188|
|719   |                        xpm_memory_base_inst                                                          |xpm_memory_base__2                                                    |   188|
|720   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_37                                             |    14|
|721   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_38                                             |    13|
|722   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_39                             |    29|
|723   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                            |     3|
|724   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_36                                            |     3|
|725   |            s00_b_node                                                                                |bd_fe52_sbn_0                                                         |   177|
|726   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized1                                   |   177|
|727   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                            |   169|
|728   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                                  |   167|
|729   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0                        |   167|
|730   |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__14                                                      |    34|
|731   |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__15                                                      |    34|
|732   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                                     |    31|
|733   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                                       |    31|
|734   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_33                                             |    14|
|735   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_34                                             |    13|
|736   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_35                             |    29|
|737   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                            |     3|
|738   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_32                                            |     3|
|739   |            s00_r_node                                                                                |bd_fe52_srn_0                                                         |   601|
|740   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized2                                   |   601|
|741   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                            |   593|
|742   |                  \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer                                             |     5|
|743   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized1                                  |   585|
|744   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1                        |   585|
|745   |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__12                                                      |    34|
|746   |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__13                                                      |    34|
|747   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__1                                  |   174|
|748   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1__1                                    |   174|
|749   |                      \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                                     |   174|
|750   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                                       |   174|
|751   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_27                                             |    13|
|752   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_28                                             |    13|
|753   |                      \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_29                                             |    15|
|754   |                      \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter_30                                             |    13|
|755   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_31                             |    29|
|756   |                  inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized2                               |     1|
|757   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                            |     3|
|758   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_26                                            |     3|
|759   |            s00_w_node                                                                                |bd_fe52_swn_0                                                         |   918|
|760   |              inst                                                                                    |sc_node_v1_0_10_top__parameterized3                                   |   918|
|761   |                inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                            |   907|
|762   |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator                                          |     3|
|763   |                  \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer                                               |   355|
|764   |                    inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized6                               |     6|
|765   |                  \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                                  |   547|
|766   |                    \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2                        |   547|
|767   |                      \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__10                                                      |    34|
|768   |                      \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__11                                                      |    34|
|769   |                      \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2__1                                  |   189|
|770   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__1                                    |   189|
|771   |                      \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                                     |   189|
|772   |                        xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                                       |   189|
|773   |                      \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter                                                |    13|
|774   |                      \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_23                                             |    13|
|775   |                      \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_24                                             |    14|
|776   |                      \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter_25                                             |    13|
|777   |                      \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0                                |    34|
|778   |                inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                            |     6|
|779   |                  inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                               |     6|
|780   |      mem_reset_control_0                                                                             |riscv_mem_reset_control_0_0                                           |    25|
|781   |        inst                                                                                          |mem_reset_control                                                     |    25|
|782   |      mig_7series_0                                                                                   |riscv_mig_7series_0_0                                                 | 17720|
|783   |        u_riscv_mig_7series_0_0_mig                                                                   |riscv_mig_7series_0_0_mig                                             | 17696|
|784   |          \temp_mon_enabled.u_tempmon                                                                 |mig_7series_v4_2_tempmon                                              |   104|
|785   |          u_ddr3_clk_ibuf                                                                             |mig_7series_v4_2_clk_ibuf                                             |     0|
|786   |          u_ddr3_infrastructure                                                                       |mig_7series_v4_2_infrastructure                                       |   118|
|787   |          u_iodelay_ctrl                                                                              |mig_7series_v4_2_iodelay_ctrl                                         |    34|
|788   |          u_memc_ui_top_axi                                                                           |mig_7series_v4_2_memc_ui_top_axi                                      | 17440|
|789   |            mem_intfc0                                                                                |mig_7series_v4_2_mem_intfc                                            | 13780|
|790   |              ddr_phy_top0                                                                            |mig_7series_v4_2_ddr_phy_top                                          | 12485|
|791   |                u_ddr_calib_top                                                                       |mig_7series_v4_2_ddr_calib_top                                        | 10073|
|792   |                  \ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                        |mig_7series_v4_2_ddr_phy_prbs_rdlvl                                   |  2129|
|793   |                  \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                  |mig_7series_v4_2_ddr_phy_rdlvl                                        |  1647|
|794   |                  ddr_phy_tempmon_0                                                                   |mig_7series_v4_2_ddr_phy_tempmon                                      |   675|
|795   |                  \dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                        |mig_7series_v4_2_ddr_phy_dqs_found_cal                                |   373|
|796   |                  \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                          |mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay                            |    75|
|797   |                  \mb_wrlvl_inst.u_ddr_phy_wrlvl                                                      |mig_7series_v4_2_ddr_phy_wrlvl                                        |   685|
|798   |                  \oclk_calib.u_ddr_phy_oclkdelay_cal                                                 |mig_7series_v4_2_ddr_phy_oclkdelay_cal                                |  1601|
|799   |                    u_ocd_cntlr                                                                       |mig_7series_v4_2_ddr_phy_ocd_cntlr                                    |    70|
|800   |                    u_ocd_data                                                                        |mig_7series_v4_2_ddr_phy_ocd_data                                     |    92|
|801   |                    u_ocd_edge                                                                        |mig_7series_v4_2_ddr_phy_ocd_edge                                     |    75|
|802   |                    u_ocd_lim                                                                         |mig_7series_v4_2_ddr_phy_ocd_lim                                      |   353|
|803   |                    u_ocd_mux                                                                         |mig_7series_v4_2_ddr_phy_ocd_mux                                      |    20|
|804   |                    u_ocd_po_cntlr                                                                    |mig_7series_v4_2_ddr_phy_ocd_po_cntlr                                 |   298|
|805   |                    u_ocd_samp                                                                        |mig_7series_v4_2_ddr_phy_ocd_samp                                     |   165|
|806   |                    u_poc                                                                             |mig_7series_v4_2_poc_top                                              |   528|
|807   |                      u_edge_center                                                                   |mig_7series_v4_2_poc_edge_store                                       |    20|
|808   |                      u_edge_left                                                                     |mig_7series_v4_2_poc_edge_store_21                                    |    58|
|809   |                      u_edge_right                                                                    |mig_7series_v4_2_poc_edge_store_22                                    |    30|
|810   |                      u_poc_meta                                                                      |mig_7series_v4_2_poc_meta                                             |   179|
|811   |                      u_poc_tap_base                                                                  |mig_7series_v4_2_poc_tap_base                                         |   241|
|812   |                  u_ddr_phy_init                                                                      |mig_7series_v4_2_ddr_phy_init                                         |  1896|
|813   |                  u_ddr_phy_wrcal                                                                     |mig_7series_v4_2_ddr_phy_wrcal                                        |   504|
|814   |                  u_ddr_prbs_gen                                                                      |mig_7series_v4_2_ddr_prbs_gen                                         |   233|
|815   |                u_ddr_mc_phy_wrapper                                                                  |mig_7series_v4_2_ddr_mc_phy_wrapper                                   |  2412|
|816   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd                                               |     3|
|817   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd_5                                             |     3|
|818   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd_6                                             |     3|
|819   |                  \gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                     |mig_7series_v4_2_poc_pd_7                                             |     4|
|820   |                  \genblk24.phy_ctl_pre_fifo_0                                                        |mig_7series_v4_2_ddr_of_pre_fifo                                      |     7|
|821   |                  \genblk24.phy_ctl_pre_fifo_1                                                        |mig_7series_v4_2_ddr_of_pre_fifo__parameterized0                      |     7|
|822   |                  \genblk24.phy_ctl_pre_fifo_2                                                        |mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_8                    |     7|
|823   |                  u_ddr_mc_phy                                                                        |mig_7series_v4_2_ddr_mc_phy                                           |  2184|
|824   |                    \ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                |mig_7series_v4_2_ddr_phy_4lanes                                       |  1802|
|825   |                      \ddr_byte_lane_A.ddr_byte_lane_A                                                |mig_7series_v4_2_ddr_byte_lane                                        |   626|
|826   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io                                    |    38|
|827   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_19                                  |   433|
|828   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_20                   |    82|
|829   |                      \ddr_byte_lane_B.ddr_byte_lane_B                                                |mig_7series_v4_2_ddr_byte_lane__parameterized0                        |   385|
|830   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized0_16                 |    38|
|831   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_17                                  |   177|
|832   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_18                   |    82|
|833   |                      \ddr_byte_lane_C.ddr_byte_lane_C                                                |mig_7series_v4_2_ddr_byte_lane__parameterized1                        |   371|
|834   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized0_13                 |    38|
|835   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo_14                                  |   178|
|836   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_15                   |    82|
|837   |                      \ddr_byte_lane_D.ddr_byte_lane_D                                                |mig_7series_v4_2_ddr_byte_lane__parameterized2                        |   379|
|838   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized0                    |    40|
|839   |                        \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                |mig_7series_v4_2_ddr_if_post_fifo                                     |   183|
|840   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_12                   |    82|
|841   |                    \ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                |mig_7series_v4_2_ddr_phy_4lanes__parameterized0                       |   363|
|842   |                      \ddr_byte_lane_A.ddr_byte_lane_A                                                |mig_7series_v4_2_ddr_byte_lane__parameterized3                        |    56|
|843   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized1                    |     2|
|844   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_11                   |    52|
|845   |                      \ddr_byte_lane_B.ddr_byte_lane_B                                                |mig_7series_v4_2_ddr_byte_lane__parameterized4                        |    73|
|846   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized2                    |     3|
|847   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_10                   |    58|
|848   |                      \ddr_byte_lane_C.ddr_byte_lane_C                                                |mig_7series_v4_2_ddr_byte_lane__parameterized5                        |    86|
|849   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized3                    |    10|
|850   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_9                    |    74|
|851   |                      \ddr_byte_lane_D.ddr_byte_lane_D                                                |mig_7series_v4_2_ddr_byte_lane__parameterized6                        |   113|
|852   |                        ddr_byte_group_io                                                             |mig_7series_v4_2_ddr_byte_group_io__parameterized4                    |     9|
|853   |                        \of_pre_fifo_gen.u_ddr_of_pre_fifo                                            |mig_7series_v4_2_ddr_of_pre_fifo__parameterized1                      |    99|
|854   |              mc0                                                                                     |mig_7series_v4_2_mc                                                   |  1295|
|855   |                bank_mach0                                                                            |mig_7series_v4_2_bank_mach                                            |   897|
|856   |                  arb_mux0                                                                            |mig_7series_v4_2_arb_mux                                              |   213|
|857   |                    arb_row_col0                                                                      |mig_7series_v4_2_arb_row_col                                          |   209|
|858   |                      col_arb0                                                                        |mig_7series_v4_2_round_robin_arb__parameterized1                      |    71|
|859   |                      \pre_4_1_1T_arb.pre_arb0                                                        |mig_7series_v4_2_round_robin_arb__parameterized1_3                    |    57|
|860   |                      row_arb0                                                                        |mig_7series_v4_2_round_robin_arb__parameterized1_4                    |    64|
|861   |                    arb_select0                                                                       |mig_7series_v4_2_arb_select                                           |     4|
|862   |                  \bank_cntrl[0].bank0                                                                |mig_7series_v4_2_bank_cntrl                                           |   165|
|863   |                    bank_compare0                                                                     |mig_7series_v4_2_bank_compare_2                                       |    49|
|864   |                    bank_queue0                                                                       |mig_7series_v4_2_bank_queue                                           |    58|
|865   |                    bank_state0                                                                       |mig_7series_v4_2_bank_state                                           |    58|
|866   |                  \bank_cntrl[1].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized0                           |   155|
|867   |                    bank_compare0                                                                     |mig_7series_v4_2_bank_compare_1                                       |    56|
|868   |                    bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized0                           |    45|
|869   |                    bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized0                           |    54|
|870   |                  \bank_cntrl[2].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized1                           |   155|
|871   |                    bank_compare0                                                                     |mig_7series_v4_2_bank_compare_0                                       |    54|
|872   |                    bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized1                           |    46|
|873   |                    bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized1                           |    55|
|874   |                  \bank_cntrl[3].bank0                                                                |mig_7series_v4_2_bank_cntrl__parameterized2                           |   159|
|875   |                    bank_compare0                                                                     |mig_7series_v4_2_bank_compare                                         |    57|
|876   |                    bank_queue0                                                                       |mig_7series_v4_2_bank_queue__parameterized2                           |    45|
|877   |                    bank_state0                                                                       |mig_7series_v4_2_bank_state__parameterized2                           |    57|
|878   |                  bank_common0                                                                        |mig_7series_v4_2_bank_common                                          |    50|
|879   |                col_mach0                                                                             |mig_7series_v4_2_col_mach                                             |    45|
|880   |                rank_mach0                                                                            |mig_7series_v4_2_rank_mach                                            |   132|
|881   |                  \rank_cntrl[0].rank_cntrl0                                                          |mig_7series_v4_2_rank_cntrl                                           |    24|
|882   |                  rank_common0                                                                        |mig_7series_v4_2_rank_common                                          |   108|
|883   |                    \maintenance_request.maint_arb0                                                   |mig_7series_v4_2_round_robin_arb                                      |     7|
|884   |            u_axi_mc                                                                                  |mig_7series_v4_2_axi_mc                                               |  2174|
|885   |              axi_mc_ar_channel_0                                                                     |mig_7series_v4_2_axi_mc_ar_channel                                    |   281|
|886   |                ar_cmd_fsm_0                                                                          |mig_7series_v4_2_axi_mc_cmd_fsm                                       |   129|
|887   |                axi_mc_cmd_translator_0                                                               |mig_7series_v4_2_axi_mc_cmd_translator__parameterized0                |   101|
|888   |                  axi_mc_incr_cmd_0                                                                   |mig_7series_v4_2_axi_mc_incr_cmd__parameterized0                      |    86|
|889   |                  axi_mc_wrap_cmd_0                                                                   |mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0                      |    15|
|890   |              axi_mc_aw_channel_0                                                                     |mig_7series_v4_2_axi_mc_aw_channel                                    |   283|
|891   |                aw_cmd_fsm_0                                                                          |mig_7series_v4_2_axi_mc_wr_cmd_fsm                                    |   135|
|892   |                axi_mc_cmd_translator_0                                                               |mig_7series_v4_2_axi_mc_cmd_translator                                |   100|
|893   |                  axi_mc_incr_cmd_0                                                                   |mig_7series_v4_2_axi_mc_incr_cmd                                      |    86|
|894   |                  axi_mc_wrap_cmd_0                                                                   |mig_7series_v4_2_axi_mc_wrap_cmd                                      |    14|
|895   |              axi_mc_b_channel_0                                                                      |mig_7series_v4_2_axi_mc_b_channel                                     |    23|
|896   |                bid_fifo_0                                                                            |mig_7series_v4_2_axi_mc_fifo                                          |    17|
|897   |              axi_mc_cmd_arbiter_0                                                                    |mig_7series_v4_2_axi_mc_cmd_arbiter                                   |    95|
|898   |              axi_mc_r_channel_0                                                                      |mig_7series_v4_2_axi_mc_r_channel                                     |   323|
|899   |                rd_data_fifo_0                                                                        |mig_7series_v4_2_axi_mc_fifo__parameterized0                          |   279|
|900   |                transaction_fifo_0                                                                    |mig_7series_v4_2_axi_mc_fifo__parameterized1                          |    32|
|901   |              axi_mc_w_channel_0                                                                      |mig_7series_v4_2_axi_mc_w_channel                                     |  1166|
|902   |            u_ui_top                                                                                  |mig_7series_v4_2_ui_top                                               |  1484|
|903   |              ui_cmd0                                                                                 |mig_7series_v4_2_ui_cmd                                               |   104|
|904   |              ui_rd_data0                                                                             |mig_7series_v4_2_ui_rd_data                                           |   374|
|905   |              ui_wr_data0                                                                             |mig_7series_v4_2_ui_wr_data                                           |  1006|
+------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:26 . Memory (MB): peak = 3058.199 ; gain = 1227.879 ; free physical = 22740 ; free virtual = 48140
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3094 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:52 ; elapsed = 00:02:20 . Memory (MB): peak = 3058.199 ; gain = 913.703 ; free physical = 26478 ; free virtual = 51878
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:31 . Memory (MB): peak = 3058.199 ; gain = 1227.879 ; free physical = 26504 ; free virtual = 51883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3058.199 ; gain = 0.000 ; free physical = 26480 ; free virtual = 51859
INFO: [Netlist 29-17] Analyzing 1309 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: riscv_i/jtag_axi_0 UUID: 04a0a790-c2bf-5373-8dae-6f02889ce233 
INFO: [Opt 31-138] Pushed 4 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3082.211 ; gain = 0.000 ; free physical = 26417 ; free virtual = 51797
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 680 instances were transformed.
  FDR => FDRE: 148 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 444 instances
  RAM64M => RAM64M (RAMD64E(x4)): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1214 Infos, 530 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:48 . Memory (MB): peak = 3082.211 ; gain = 1307.707 ; free physical = 26588 ; free virtual = 51967
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3082.211 ; gain = 0.000 ; free physical = 26588 ; free virtual = 51967
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/mada/users/gmejiama/Documents/genesys2_picorv32_dram_discharge/genesys2-riscv.runs/synth_1/riscv_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_wrapper_utilization_synth.rpt -pb riscv_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  2 17:35:05 2025...
>>>>>>> sd-card-picorv32
