

================================================================
== Vivado HLS Report for 'block_aes_128'
================================================================
* Date:           Tue Apr 23 18:04:57 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CTREncryption
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.091|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   32|   14|   32|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+-----+-----+-----+-----+---------+
        |                         |               |  Latency  |  Interval | Pipeline|
        |         Instance        |     Module    | min | max | min | max |   Type  |
        +-------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_proc_block_fu_56     |proc_block     |   13|   13|   13|   13|   none  |
        |grp_key_expansion_fu_65  |key_expansion  |   31|   31|   31|   31|   none  |
        +-------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.57>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512 0), !map !268"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128 %IV_V), !map !274"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128 %key_V), !map !278"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %init), !map !282"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @block_aes_128_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%init_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %init)" [CTREncryption/src/encryption.cpp:355]   --->   Operation 8 'read' 'init_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%key_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %key_V)" [CTREncryption/src/encryption.cpp:355]   --->   Operation 9 'read' 'key_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%IV_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %IV_V)" [CTREncryption/src/encryption.cpp:355]   --->   Operation 10 'read' 'IV_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %init_read, label %0, label %1" [CTREncryption/src/encryption.cpp:379]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.57ns)   --->   "%otp_V = call fastcc i512 @proc_block(i128 %IV_V_read)" [CTREncryption/src/encryption.cpp:382]   --->   Operation 12 'call' 'otp_V' <Predicate = (!init_read)> <Delay = 2.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [2/2] (1.23ns)   --->   "call fastcc void @key_expansion(i128 %key_V_read, [11 x i128]* @sub_key_V)" [CTREncryption/src/encryption.cpp:380]   --->   Operation 13 'call' <Predicate = (init_read)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.57>
ST_2 : Operation 14 [1/2] (1.57ns)   --->   "%otp_V = call fastcc i512 @proc_block(i128 %IV_V_read)" [CTREncryption/src/encryption.cpp:382]   --->   Operation 14 'call' 'otp_V' <Predicate = (!init_read)> <Delay = 1.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 15 'br' <Predicate = (!init_read)> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @key_expansion(i128 %key_V_read, [11 x i128]* @sub_key_V)" [CTREncryption/src/encryption.cpp:380]   --->   Operation 16 'call' <Predicate = (init_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br label %2" [CTREncryption/src/encryption.cpp:381]   --->   Operation 17 'br' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%agg_result_V_s = phi i512 [ undef, %0 ], [ %otp_V, %1 ]"   --->   Operation 18 'phi' 'agg_result_V_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret i512 %agg_result_V_s" [CTREncryption/src/encryption.cpp:384]   --->   Operation 19 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IV_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rcon_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sub_key_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3     (specbitsmap  ) [ 000]
StgValue_4     (specbitsmap  ) [ 000]
StgValue_5     (specbitsmap  ) [ 000]
StgValue_6     (specbitsmap  ) [ 000]
StgValue_7     (spectopmodule) [ 000]
init_read      (read         ) [ 011]
key_V_read     (read         ) [ 001]
IV_V_read      (read         ) [ 001]
StgValue_11    (br           ) [ 000]
otp_V          (call         ) [ 000]
StgValue_15    (br           ) [ 000]
StgValue_16    (call         ) [ 000]
StgValue_17    (br           ) [ 000]
agg_result_V_s (phi          ) [ 000]
StgValue_19    (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IV_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IV_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="init">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rcon_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rcon_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub_key_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_key_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_aes_128_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="proc_block"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_expansion"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="init_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="key_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="128" slack="0"/>
<pin id="36" dir="0" index="1" bw="128" slack="0"/>
<pin id="37" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="IV_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="128" slack="0"/>
<pin id="42" dir="0" index="1" bw="128" slack="0"/>
<pin id="43" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IV_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1005" name="agg_result_V_s_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="48" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_V_s (phireg) "/>
</bind>
</comp>

<comp id="49" class="1004" name="agg_result_V_s_phi_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="1" slack="0"/>
<pin id="51" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="512" slack="0"/>
<pin id="53" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="4" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_s/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_proc_block_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="512" slack="0"/>
<pin id="58" dir="0" index="1" bw="128" slack="0"/>
<pin id="59" dir="0" index="2" bw="128" slack="0"/>
<pin id="60" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="otp_V/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_key_expansion_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="128" slack="0"/>
<pin id="68" dir="0" index="2" bw="128" slack="0"/>
<pin id="69" dir="0" index="3" bw="8" slack="0"/>
<pin id="70" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_13/1 "/>
</bind>
</comp>

<comp id="75" class="1005" name="init_read_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="init_read "/>
</bind>
</comp>

<comp id="79" class="1005" name="key_V_read_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="128" slack="1"/>
<pin id="81" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="key_V_read "/>
</bind>
</comp>

<comp id="84" class="1005" name="IV_V_read_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="128" slack="1"/>
<pin id="86" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="IV_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="18" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="20" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="20" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="55"><net_src comp="26" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="61"><net_src comp="56" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="40" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="72"><net_src comp="34" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="65" pin=3"/></net>

<net id="78"><net_src comp="28" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="34" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="87"><net_src comp="40" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="56" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sub_key_V | {1 2 }
 - Input state : 
	Port: block_aes_128 : IV_V | {1 }
	Port: block_aes_128 : key_V | {1 }
	Port: block_aes_128 : init | {1 }
	Port: block_aes_128 : rcon_V | {1 2 }
	Port: block_aes_128 : sub_key_V | {1 2 }
  - Chain level:
	State 1
	State 2
		agg_result_V_s : 1
		StgValue_19 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   call   |   grp_proc_block_fu_56  | 42.6775 |   3598  |  180987 |
|          | grp_key_expansion_fu_65 |  2.0055 |   208   |   5644  |
|----------|-------------------------|---------|---------|---------|
|          |   init_read_read_fu_28  |    0    |    0    |    0    |
|   read   |  key_V_read_read_fu_34  |    0    |    0    |    0    |
|          |   IV_V_read_read_fu_40  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |  44.683 |   3806  |  186631 |
|----------|-------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|  rcon_V |    0   |    8   |    2   |
|sub_key_V|    4   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    4   |    8   |    2   |
+---------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   IV_V_read_reg_84  |   128  |
|agg_result_V_s_reg_46|   512  |
|   init_read_reg_75  |    1   |
|  key_V_read_reg_79  |   128  |
+---------------------+--------+
|        Total        |   769  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|   grp_proc_block_fu_56  |  p1  |   2  |  128 |   256  ||    9    |
| grp_key_expansion_fu_65 |  p1  |   2  |  128 |   256  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   512  ||  1.312  ||    18   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   44   |  3806  | 186631 |
|   Memory  |    4   |    -   |    8   |    2   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   769  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   45   |  4583  | 186651 |
+-----------+--------+--------+--------+--------+
