
TSAT_TRACKER_P.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008854  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c88  08008910  08008910  00018910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a598  0800a598  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  0800a598  0800a598  0001a598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5a0  0800a5a0  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5a0  0800a5a0  0001a5a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a5a4  0800a5a4  0001a5a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  0800a5a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001524  20000060  0800a608  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001584  0800a608  00021584  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a1ac  00000000  00000000  000200cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000031bc  00000000  00000000  0003a277  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001838  00000000  00000000  0003d438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001314  00000000  00000000  0003ec70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f49f  00000000  00000000  0003ff84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b52d  00000000  00000000  0005f423  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c99cc  00000000  00000000  0007a950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005efc  00000000  00000000  0014431c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  0014a218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000060 	.word	0x20000060
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080088f8 	.word	0x080088f8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000064 	.word	0x20000064
 8000100:	080088f8 	.word	0x080088f8

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8d8 	bl	8000628 <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8d3 	bl	8000628 <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	d434      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048a:	469b      	mov	fp, r3
 800048c:	4653      	mov	r3, sl
 800048e:	465a      	mov	r2, fp
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83b      	bhi.n	8000518 <__udivmoddi4+0xc4>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e079      	b.n	800059a <__udivmoddi4+0x146>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e076      	b.n	80005a0 <__udivmoddi4+0x14c>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e029      	b.n	8000520 <__udivmoddi4+0xcc>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	469b      	mov	fp, r3
 80004f8:	2320      	movs	r3, #32
 80004fa:	1a9b      	subs	r3, r3, r2
 80004fc:	4652      	mov	r2, sl
 80004fe:	40da      	lsrs	r2, r3
 8000500:	4641      	mov	r1, r8
 8000502:	0013      	movs	r3, r2
 8000504:	464a      	mov	r2, r9
 8000506:	408a      	lsls	r2, r1
 8000508:	0017      	movs	r7, r2
 800050a:	4642      	mov	r2, r8
 800050c:	431f      	orrs	r7, r3
 800050e:	4653      	mov	r3, sl
 8000510:	4093      	lsls	r3, r2
 8000512:	001e      	movs	r6, r3
 8000514:	42af      	cmp	r7, r5
 8000516:	d9c3      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000518:	2200      	movs	r2, #0
 800051a:	2300      	movs	r3, #0
 800051c:	9200      	str	r2, [sp, #0]
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	4643      	mov	r3, r8
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0d8      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000526:	07fb      	lsls	r3, r7, #31
 8000528:	0872      	lsrs	r2, r6, #1
 800052a:	431a      	orrs	r2, r3
 800052c:	4646      	mov	r6, r8
 800052e:	087b      	lsrs	r3, r7, #1
 8000530:	e00e      	b.n	8000550 <__udivmoddi4+0xfc>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d101      	bne.n	800053a <__udivmoddi4+0xe6>
 8000536:	42a2      	cmp	r2, r4
 8000538:	d80c      	bhi.n	8000554 <__udivmoddi4+0x100>
 800053a:	1aa4      	subs	r4, r4, r2
 800053c:	419d      	sbcs	r5, r3
 800053e:	2001      	movs	r0, #1
 8000540:	1924      	adds	r4, r4, r4
 8000542:	416d      	adcs	r5, r5
 8000544:	2100      	movs	r1, #0
 8000546:	3e01      	subs	r6, #1
 8000548:	1824      	adds	r4, r4, r0
 800054a:	414d      	adcs	r5, r1
 800054c:	2e00      	cmp	r6, #0
 800054e:	d006      	beq.n	800055e <__udivmoddi4+0x10a>
 8000550:	42ab      	cmp	r3, r5
 8000552:	d9ee      	bls.n	8000532 <__udivmoddi4+0xde>
 8000554:	3e01      	subs	r6, #1
 8000556:	1924      	adds	r4, r4, r4
 8000558:	416d      	adcs	r5, r5
 800055a:	2e00      	cmp	r6, #0
 800055c:	d1f8      	bne.n	8000550 <__udivmoddi4+0xfc>
 800055e:	9800      	ldr	r0, [sp, #0]
 8000560:	9901      	ldr	r1, [sp, #4]
 8000562:	465b      	mov	r3, fp
 8000564:	1900      	adds	r0, r0, r4
 8000566:	4169      	adcs	r1, r5
 8000568:	2b00      	cmp	r3, #0
 800056a:	db24      	blt.n	80005b6 <__udivmoddi4+0x162>
 800056c:	002b      	movs	r3, r5
 800056e:	465a      	mov	r2, fp
 8000570:	4644      	mov	r4, r8
 8000572:	40d3      	lsrs	r3, r2
 8000574:	002a      	movs	r2, r5
 8000576:	40e2      	lsrs	r2, r4
 8000578:	001c      	movs	r4, r3
 800057a:	465b      	mov	r3, fp
 800057c:	0015      	movs	r5, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	db2a      	blt.n	80005d8 <__udivmoddi4+0x184>
 8000582:	0026      	movs	r6, r4
 8000584:	409e      	lsls	r6, r3
 8000586:	0033      	movs	r3, r6
 8000588:	0026      	movs	r6, r4
 800058a:	4647      	mov	r7, r8
 800058c:	40be      	lsls	r6, r7
 800058e:	0032      	movs	r2, r6
 8000590:	1a80      	subs	r0, r0, r2
 8000592:	4199      	sbcs	r1, r3
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	e79e      	b.n	80004d8 <__udivmoddi4+0x84>
 800059a:	42a3      	cmp	r3, r4
 800059c:	d8bc      	bhi.n	8000518 <__udivmoddi4+0xc4>
 800059e:	e782      	b.n	80004a6 <__udivmoddi4+0x52>
 80005a0:	4642      	mov	r2, r8
 80005a2:	2320      	movs	r3, #32
 80005a4:	2100      	movs	r1, #0
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	2200      	movs	r2, #0
 80005aa:	9100      	str	r1, [sp, #0]
 80005ac:	9201      	str	r2, [sp, #4]
 80005ae:	2201      	movs	r2, #1
 80005b0:	40da      	lsrs	r2, r3
 80005b2:	9201      	str	r2, [sp, #4]
 80005b4:	e785      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b6:	4642      	mov	r2, r8
 80005b8:	2320      	movs	r3, #32
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	002a      	movs	r2, r5
 80005be:	4646      	mov	r6, r8
 80005c0:	409a      	lsls	r2, r3
 80005c2:	0023      	movs	r3, r4
 80005c4:	40f3      	lsrs	r3, r6
 80005c6:	4644      	mov	r4, r8
 80005c8:	4313      	orrs	r3, r2
 80005ca:	002a      	movs	r2, r5
 80005cc:	40e2      	lsrs	r2, r4
 80005ce:	001c      	movs	r4, r3
 80005d0:	465b      	mov	r3, fp
 80005d2:	0015      	movs	r5, r2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	dad4      	bge.n	8000582 <__udivmoddi4+0x12e>
 80005d8:	4642      	mov	r2, r8
 80005da:	002f      	movs	r7, r5
 80005dc:	2320      	movs	r3, #32
 80005de:	0026      	movs	r6, r4
 80005e0:	4097      	lsls	r7, r2
 80005e2:	1a9b      	subs	r3, r3, r2
 80005e4:	40de      	lsrs	r6, r3
 80005e6:	003b      	movs	r3, r7
 80005e8:	4333      	orrs	r3, r6
 80005ea:	e7cd      	b.n	8000588 <__udivmoddi4+0x134>

080005ec <__clzsi2>:
 80005ec:	211c      	movs	r1, #28
 80005ee:	2301      	movs	r3, #1
 80005f0:	041b      	lsls	r3, r3, #16
 80005f2:	4298      	cmp	r0, r3
 80005f4:	d301      	bcc.n	80005fa <__clzsi2+0xe>
 80005f6:	0c00      	lsrs	r0, r0, #16
 80005f8:	3910      	subs	r1, #16
 80005fa:	0a1b      	lsrs	r3, r3, #8
 80005fc:	4298      	cmp	r0, r3
 80005fe:	d301      	bcc.n	8000604 <__clzsi2+0x18>
 8000600:	0a00      	lsrs	r0, r0, #8
 8000602:	3908      	subs	r1, #8
 8000604:	091b      	lsrs	r3, r3, #4
 8000606:	4298      	cmp	r0, r3
 8000608:	d301      	bcc.n	800060e <__clzsi2+0x22>
 800060a:	0900      	lsrs	r0, r0, #4
 800060c:	3904      	subs	r1, #4
 800060e:	a202      	add	r2, pc, #8	; (adr r2, 8000618 <__clzsi2+0x2c>)
 8000610:	5c10      	ldrb	r0, [r2, r0]
 8000612:	1840      	adds	r0, r0, r1
 8000614:	4770      	bx	lr
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	02020304 	.word	0x02020304
 800061c:	01010101 	.word	0x01010101
	...

08000628 <__clzdi2>:
 8000628:	b510      	push	{r4, lr}
 800062a:	2900      	cmp	r1, #0
 800062c:	d103      	bne.n	8000636 <__clzdi2+0xe>
 800062e:	f7ff ffdd 	bl	80005ec <__clzsi2>
 8000632:	3020      	adds	r0, #32
 8000634:	e002      	b.n	800063c <__clzdi2+0x14>
 8000636:	0008      	movs	r0, r1
 8000638:	f7ff ffd8 	bl	80005ec <__clzsi2>
 800063c:	bd10      	pop	{r4, pc}
 800063e:	46c0      	nop			; (mov r8, r8)

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b590      	push	{r4, r7, lr}
 8000642:	b0c7      	sub	sp, #284	; 0x11c
 8000644:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000646:	f001 fad5 	bl	8001bf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064a:	f000 fa77 	bl	8000b3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064e:	f000 fc43 	bl	8000ed8 <MX_GPIO_Init>
  MX_RTC_Init();
 8000652:	f000 fabf 	bl	8000bd4 <MX_RTC_Init>
  MX_SPI1_Init();
 8000656:	f000 faeb 	bl	8000c30 <MX_SPI1_Init>
  MX_TIM6_Init();
 800065a:	f000 fb27 	bl	8000cac <MX_TIM6_Init>
  MX_USART2_UART_Init();
 800065e:	f000 fb63 	bl	8000d28 <MX_USART2_UART_Init>

  MX_USART3_UART_Init();
 8000662:	f000 fbaf 	bl	8000dc4 <MX_USART3_UART_Init>
  MX_USART5_UART_Init();
 8000666:	f000 fbfb 	bl	8000e60 <MX_USART5_UART_Init>


  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit ( HUART_DBG , (uint8_t*) hello , strlen ( hello ) , UART_TIMEOUT ) ;
 800066a:	4be0      	ldr	r3, [pc, #896]	; (80009ec <main+0x3ac>)
 800066c:	681c      	ldr	r4, [r3, #0]
 800066e:	4bdf      	ldr	r3, [pc, #892]	; (80009ec <main+0x3ac>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	0018      	movs	r0, r3
 8000674:	f7ff fd46 	bl	8000104 <strlen>
 8000678:	0003      	movs	r3, r0
 800067a:	b29a      	uxth	r2, r3
 800067c:	23fa      	movs	r3, #250	; 0xfa
 800067e:	009b      	lsls	r3, r3, #2
 8000680:	48db      	ldr	r0, [pc, #876]	; (80009f0 <main+0x3b0>)
 8000682:	0021      	movs	r1, r4
 8000684:	f004 fbb0 	bl	8004de8 <HAL_UART_Transmit>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000688:	b662      	cpsie	i
}
 800068a:	46c0      	nop			; (mov r8, r8)
  __enable_irq();
  fifo_init(uart2_tx_buffer, BUFFER_SIZE, &uart_fifo);
 800068c:	4ad9      	ldr	r2, [pc, #868]	; (80009f4 <main+0x3b4>)
 800068e:	2380      	movs	r3, #128	; 0x80
 8000690:	0159      	lsls	r1, r3, #5
 8000692:	4bd9      	ldr	r3, [pc, #868]	; (80009f8 <main+0x3b8>)
 8000694:	0018      	movs	r0, r3
 8000696:	f000 fed9 	bl	800144c <fifo_init>
  my_tim_init () ;
 800069a:	f000 fe45 	bl	8001328 <my_tim_init>
  send_debug_logs ( "The device test started. You have max. 10 minutes to complete each steps.\n" ) ;
 800069e:	4bd7      	ldr	r3, [pc, #860]	; (80009fc <main+0x3bc>)
 80006a0:	0018      	movs	r0, r3
 80006a2:	f000 fd45 	bl	8001130 <send_debug_logs>

  if(HAL_GPIO_ReadPin(GNSS_3DFIX_GPIO_Port, GNSS_3DFIX_Pin))
 80006a6:	4bd6      	ldr	r3, [pc, #856]	; (8000a00 <main+0x3c0>)
 80006a8:	2120      	movs	r1, #32
 80006aa:	0018      	movs	r0, r3
 80006ac:	f001 ff62 	bl	8002574 <HAL_GPIO_ReadPin>
 80006b0:	1e03      	subs	r3, r0, #0
 80006b2:	d004      	beq.n	80006be <main+0x7e>
	 send_debug_logs ( "3D FIX pin HIGH\n" );
 80006b4:	4bd3      	ldr	r3, [pc, #844]	; (8000a04 <main+0x3c4>)
 80006b6:	0018      	movs	r0, r3
 80006b8:	f000 fd3a 	bl	8001130 <send_debug_logs>
 80006bc:	e003      	b.n	80006c6 <main+0x86>
  else
	 send_debug_logs ( "3D FIX pin LOW\n" );
 80006be:	4bd2      	ldr	r3, [pc, #840]	; (8000a08 <main+0x3c8>)
 80006c0:	0018      	movs	r0, r3
 80006c2:	f000 fd35 	bl	8001130 <send_debug_logs>

  if(HAL_GPIO_ReadPin(GNSS_JAM_GPIO_Port, GNSS_JAM_Pin))
 80006c6:	4bce      	ldr	r3, [pc, #824]	; (8000a00 <main+0x3c0>)
 80006c8:	2140      	movs	r1, #64	; 0x40
 80006ca:	0018      	movs	r0, r3
 80006cc:	f001 ff52 	bl	8002574 <HAL_GPIO_ReadPin>
 80006d0:	1e03      	subs	r3, r0, #0
 80006d2:	d004      	beq.n	80006de <main+0x9e>
		 send_debug_logs ( "JAM pin HIGH\n" );
 80006d4:	4bcd      	ldr	r3, [pc, #820]	; (8000a0c <main+0x3cc>)
 80006d6:	0018      	movs	r0, r3
 80006d8:	f000 fd2a 	bl	8001130 <send_debug_logs>
 80006dc:	e003      	b.n	80006e6 <main+0xa6>
	 else
		 send_debug_logs ( "JAM pin LOW\n" );
 80006de:	4bcc      	ldr	r3, [pc, #816]	; (8000a10 <main+0x3d0>)
 80006e0:	0018      	movs	r0, r3
 80006e2:	f000 fd25 	bl	8001130 <send_debug_logs>

  if(HAL_GPIO_ReadPin(GNSS_GEOF_GPIO_Port, GNSS_GEOF_Pin))
 80006e6:	4bc6      	ldr	r3, [pc, #792]	; (8000a00 <main+0x3c0>)
 80006e8:	2180      	movs	r1, #128	; 0x80
 80006ea:	0018      	movs	r0, r3
 80006ec:	f001 ff42 	bl	8002574 <HAL_GPIO_ReadPin>
 80006f0:	1e03      	subs	r3, r0, #0
 80006f2:	d004      	beq.n	80006fe <main+0xbe>
		 send_debug_logs ( "GEOFFENCE pin HIGH\n" );
 80006f4:	4bc7      	ldr	r3, [pc, #796]	; (8000a14 <main+0x3d4>)
 80006f6:	0018      	movs	r0, r3
 80006f8:	f000 fd1a 	bl	8001130 <send_debug_logs>
 80006fc:	e003      	b.n	8000706 <main+0xc6>
	 else
		 send_debug_logs ( "GEOFFENCE pin LOW\n" );
 80006fe:	4bc6      	ldr	r3, [pc, #792]	; (8000a18 <main+0x3d8>)
 8000700:	0018      	movs	r0, r3
 8000702:	f000 fd15 	bl	8001130 <send_debug_logs>

  send_debug_logs ( "GREEN LED ON\n" ) ;
 8000706:	4bc5      	ldr	r3, [pc, #788]	; (8000a1c <main+0x3dc>)
 8000708:	0018      	movs	r0, r3
 800070a:	f000 fd11 	bl	8001130 <send_debug_logs>
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 800070e:	4bc4      	ldr	r3, [pc, #784]	; (8000a20 <main+0x3e0>)
 8000710:	2201      	movs	r2, #1
 8000712:	2101      	movs	r1, #1
 8000714:	0018      	movs	r0, r3
 8000716:	f001 ff4a 	bl	80025ae <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 800071a:	23fa      	movs	r3, #250	; 0xfa
 800071c:	00db      	lsls	r3, r3, #3
 800071e:	0018      	movs	r0, r3
 8000720:	f001 faee 	bl	8001d00 <HAL_Delay>
  send_debug_logs ( "GREEN LED OFF\n" ) ;
 8000724:	4bbf      	ldr	r3, [pc, #764]	; (8000a24 <main+0x3e4>)
 8000726:	0018      	movs	r0, r3
 8000728:	f000 fd02 	bl	8001130 <send_debug_logs>
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800072c:	4bbc      	ldr	r3, [pc, #752]	; (8000a20 <main+0x3e0>)
 800072e:	2200      	movs	r2, #0
 8000730:	2101      	movs	r1, #1
 8000732:	0018      	movs	r0, r3
 8000734:	f001 ff3b 	bl	80025ae <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8000738:	20c8      	movs	r0, #200	; 0xc8
 800073a:	f001 fae1 	bl	8001d00 <HAL_Delay>
  send_debug_logs ( "BLUE LED ON\n" ) ;
 800073e:	4bba      	ldr	r3, [pc, #744]	; (8000a28 <main+0x3e8>)
 8000740:	0018      	movs	r0, r3
 8000742:	f000 fcf5 	bl	8001130 <send_debug_logs>
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 8000746:	4bb6      	ldr	r3, [pc, #728]	; (8000a20 <main+0x3e0>)
 8000748:	2201      	movs	r2, #1
 800074a:	2102      	movs	r1, #2
 800074c:	0018      	movs	r0, r3
 800074e:	f001 ff2e 	bl	80025ae <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 8000752:	23fa      	movs	r3, #250	; 0xfa
 8000754:	00db      	lsls	r3, r3, #3
 8000756:	0018      	movs	r0, r3
 8000758:	f001 fad2 	bl	8001d00 <HAL_Delay>
  send_debug_logs ( "BLUE LED OFF\n" ) ;
 800075c:	4bb3      	ldr	r3, [pc, #716]	; (8000a2c <main+0x3ec>)
 800075e:	0018      	movs	r0, r3
 8000760:	f000 fce6 	bl	8001130 <send_debug_logs>
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 8000764:	4bae      	ldr	r3, [pc, #696]	; (8000a20 <main+0x3e0>)
 8000766:	2200      	movs	r2, #0
 8000768:	2102      	movs	r1, #2
 800076a:	0018      	movs	r0, r3
 800076c:	f001 ff1f 	bl	80025ae <HAL_GPIO_WritePin>

  // ACC TEST



  send_debug_logs ( "** Ambient Light Sensor test - 10 seconds\n" ) ;
 8000770:	4baf      	ldr	r3, [pc, #700]	; (8000a30 <main+0x3f0>)
 8000772:	0018      	movs	r0, r3
 8000774:	f000 fcdc 	bl	8001130 <send_debug_logs>
  send_debug_logs ( "Cover light sensor -> green light should be ON.\n" ) ;
 8000778:	4bae      	ldr	r3, [pc, #696]	; (8000a34 <main+0x3f4>)
 800077a:	0018      	movs	r0, r3
 800077c:	f000 fcd8 	bl	8001130 <send_debug_logs>
  send_debug_logs ( "Uncover light sensor -> green light should be OFF.\n" ) ;
 8000780:	4bad      	ldr	r3, [pc, #692]	; (8000a38 <main+0x3f8>)
 8000782:	0018      	movs	r0, r3
 8000784:	f000 fcd4 	bl	8001130 <send_debug_logs>
  tim_seconds = 0 ;
 8000788:	4bac      	ldr	r3, [pc, #688]	; (8000a3c <main+0x3fc>)
 800078a:	2200      	movs	r2, #0
 800078c:	801a      	strh	r2, [r3, #0]
  my_tim_start () ;
 800078e:	f000 fdd7 	bl	8001340 <my_tim_start>
  while ( tim_seconds < 10 )
 8000792:	e016      	b.n	80007c2 <main+0x182>
      {

  	  if(HAL_GPIO_ReadPin(ALS_SENS_GPIO_Port, ALS_SENS_Pin))
 8000794:	2380      	movs	r3, #128	; 0x80
 8000796:	005a      	lsls	r2, r3, #1
 8000798:	23a0      	movs	r3, #160	; 0xa0
 800079a:	05db      	lsls	r3, r3, #23
 800079c:	0011      	movs	r1, r2
 800079e:	0018      	movs	r0, r3
 80007a0:	f001 fee8 	bl	8002574 <HAL_GPIO_ReadPin>
 80007a4:	1e03      	subs	r3, r0, #0
 80007a6:	d006      	beq.n	80007b6 <main+0x176>
  		  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80007a8:	4b9d      	ldr	r3, [pc, #628]	; (8000a20 <main+0x3e0>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	2101      	movs	r1, #1
 80007ae:	0018      	movs	r0, r3
 80007b0:	f001 fefd 	bl	80025ae <HAL_GPIO_WritePin>
 80007b4:	e005      	b.n	80007c2 <main+0x182>
  	  else
  		  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 80007b6:	4b9a      	ldr	r3, [pc, #616]	; (8000a20 <main+0x3e0>)
 80007b8:	2201      	movs	r2, #1
 80007ba:	2101      	movs	r1, #1
 80007bc:	0018      	movs	r0, r3
 80007be:	f001 fef6 	bl	80025ae <HAL_GPIO_WritePin>
  while ( tim_seconds < 10 )
 80007c2:	4b9e      	ldr	r3, [pc, #632]	; (8000a3c <main+0x3fc>)
 80007c4:	881b      	ldrh	r3, [r3, #0]
 80007c6:	2b09      	cmp	r3, #9
 80007c8:	d9e4      	bls.n	8000794 <main+0x154>
      }
    my_tim_stop () ;
 80007ca:	f000 fdc9 	bl	8001360 <my_tim_stop>


    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80007ce:	4b94      	ldr	r3, [pc, #592]	; (8000a20 <main+0x3e0>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	2101      	movs	r1, #1
 80007d4:	0018      	movs	r0, r3
 80007d6:	f001 feea 	bl	80025ae <HAL_GPIO_WritePin>
    send_debug_logs ( "** Accelerometer test - 10 seconds\n" ) ;
 80007da:	4b99      	ldr	r3, [pc, #612]	; (8000a40 <main+0x400>)
 80007dc:	0018      	movs	r0, r3
 80007de:	f000 fca7 	bl	8001130 <send_debug_logs>
    send_debug_logs ( "** Only checks if ID of ACC is correct\n" ) ;
 80007e2:	4b98      	ldr	r3, [pc, #608]	; (8000a44 <main+0x404>)
 80007e4:	0018      	movs	r0, r3
 80007e6:	f000 fca3 	bl	8001130 <send_debug_logs>

    tim_seconds = 0 ;
 80007ea:	4b94      	ldr	r3, [pc, #592]	; (8000a3c <main+0x3fc>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	801a      	strh	r2, [r3, #0]
    my_tim_start () ;
 80007f0:	f000 fda6 	bl	8001340 <my_tim_start>

  while ( tim_seconds < 10 )
 80007f4:	e01b      	b.n	800082e <main+0x1ee>
  {
	  send_debug_logs ( "* IIS2DHTR test started - 10 seconds" ) ;
 80007f6:	4b94      	ldr	r3, [pc, #592]	; (8000a48 <main+0x408>)
 80007f8:	0018      	movs	r0, r3
 80007fa:	f000 fc99 	bl	8001130 <send_debug_logs>
	  my_acc_ctx.write_reg = my_lis2dw12_platform_write ;
 80007fe:	4b93      	ldr	r3, [pc, #588]	; (8000a4c <main+0x40c>)
 8000800:	4a93      	ldr	r2, [pc, #588]	; (8000a50 <main+0x410>)
 8000802:	601a      	str	r2, [r3, #0]
	  my_acc_ctx.read_reg = my_lis2dw12_platform_read ;
 8000804:	4b91      	ldr	r3, [pc, #580]	; (8000a4c <main+0x40c>)
 8000806:	4a93      	ldr	r2, [pc, #588]	; (8000a54 <main+0x414>)
 8000808:	605a      	str	r2, [r3, #4]
	  my_acc_ctx.handle = HACC ;
 800080a:	4b90      	ldr	r3, [pc, #576]	; (8000a4c <main+0x40c>)
 800080c:	4a92      	ldr	r2, [pc, #584]	; (8000a58 <main+0x418>)
 800080e:	60da      	str	r2, [r3, #12]
	  if ( my_lis2dw12_init ( &my_acc_ctx ) )
 8000810:	4b8e      	ldr	r3, [pc, #568]	; (8000a4c <main+0x40c>)
 8000812:	0018      	movs	r0, r3
 8000814:	f007 fb6b 	bl	8007eee <my_lis2dw12_init>
 8000818:	1e03      	subs	r3, r0, #0
 800081a:	d004      	beq.n	8000826 <main+0x1e6>
	  {
		  send_debug_logs ( "**ID is correct." ) ;
 800081c:	4b8f      	ldr	r3, [pc, #572]	; (8000a5c <main+0x41c>)
 800081e:	0018      	movs	r0, r3
 8000820:	f000 fc86 	bl	8001130 <send_debug_logs>
		  break;
 8000824:	e007      	b.n	8000836 <main+0x1f6>
	  }
	  else
	  {
		  send_debug_logs ( "** ID is not received or wrong" ) ;
 8000826:	4b8e      	ldr	r3, [pc, #568]	; (8000a60 <main+0x420>)
 8000828:	0018      	movs	r0, r3
 800082a:	f000 fc81 	bl	8001130 <send_debug_logs>
  while ( tim_seconds < 10 )
 800082e:	4b83      	ldr	r3, [pc, #524]	; (8000a3c <main+0x3fc>)
 8000830:	881b      	ldrh	r3, [r3, #0]
 8000832:	2b09      	cmp	r3, #9
 8000834:	d9df      	bls.n	80007f6 <main+0x1b6>
	 //	  if ( test )
	 //		  break ;
	 //	  else
	 //		  send_debug_logs ( "* Something went wrong! MCU did not received INT1." ) ;
  }
  my_tim_stop () ;
 8000836:	f000 fd93 	bl	8001360 <my_tim_stop>


  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800083a:	4b79      	ldr	r3, [pc, #484]	; (8000a20 <main+0x3e0>)
 800083c:	2200      	movs	r2, #0
 800083e:	2101      	movs	r1, #1
 8000840:	0018      	movs	r0, r3
 8000842:	f001 feb4 	bl	80025ae <HAL_GPIO_WritePin>

  // GNSS TEST

  uint8_t 	rxd_byte = 0 ;
 8000846:	24ff      	movs	r4, #255	; 0xff
 8000848:	193b      	adds	r3, r7, r4
 800084a:	2200      	movs	r2, #0
 800084c:	701a      	strb	r2, [r3, #0]
  uint8_t 	i_nmea = 0 ;
 800084e:	1dfb      	adds	r3, r7, #7
 8000850:	33ff      	adds	r3, #255	; 0xff
 8000852:	2200      	movs	r2, #0
 8000854:	701a      	strb	r2, [r3, #0]
  uint8_t 	gsv_tns = 0 ;
 8000856:	1dbb      	adds	r3, r7, #6
 8000858:	33ff      	adds	r3, #255	; 0xff
 800085a:	2200      	movs	r2, #0
 800085c:	701a      	strb	r2, [r3, #0]
  uint8_t 	nmea_message[MY_NMEA_MESSAGE_MAX_SIZE] = {0} ;
 800085e:	4b81      	ldr	r3, [pc, #516]	; (8000a64 <main+0x424>)
 8000860:	2284      	movs	r2, #132	; 0x84
 8000862:	0052      	lsls	r2, r2, #1
 8000864:	189b      	adds	r3, r3, r2
 8000866:	19db      	adds	r3, r3, r7
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	3304      	adds	r3, #4
 800086e:	22f6      	movs	r2, #246	; 0xf6
 8000870:	2100      	movs	r1, #0
 8000872:	0018      	movs	r0, r3
 8000874:	f007 fc6e 	bl	8008154 <memset>
  char*		nmea_gsv_label = "GSV" ;
 8000878:	4b7b      	ldr	r3, [pc, #492]	; (8000a68 <main+0x428>)
 800087a:	1c7a      	adds	r2, r7, #1
 800087c:	32ff      	adds	r2, #255	; 0xff
 800087e:	6013      	str	r3, [r2, #0]


  my_gnss_on () ;
 8000880:	f000 fcf8 	bl	8001274 <my_gnss_on>
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 8000884:	4b66      	ldr	r3, [pc, #408]	; (8000a20 <main+0x3e0>)
 8000886:	2201      	movs	r2, #1
 8000888:	2102      	movs	r1, #2
 800088a:	0018      	movs	r0, r3
 800088c:	f001 fe8f 	bl	80025ae <HAL_GPIO_WritePin>
  send_debug_logs ( "* Changing RF path to GNSS - CTL1 H, CTL2 L\n" ) ;
 8000890:	4b76      	ldr	r3, [pc, #472]	; (8000a6c <main+0x42c>)
 8000892:	0018      	movs	r0, r3
 8000894:	f000 fc4c 	bl	8001130 <send_debug_logs>
  HAL_GPIO_WritePin(RF_SW_CTL1_GPIO_Port, RF_SW_CTL1_Pin, GPIO_PIN_SET);
 8000898:	2380      	movs	r3, #128	; 0x80
 800089a:	00db      	lsls	r3, r3, #3
 800089c:	4858      	ldr	r0, [pc, #352]	; (8000a00 <main+0x3c0>)
 800089e:	2201      	movs	r2, #1
 80008a0:	0019      	movs	r1, r3
 80008a2:	f001 fe84 	bl	80025ae <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTL2_GPIO_Port, RF_SW_CTL2_Pin, GPIO_PIN_RESET);
 80008a6:	2380      	movs	r3, #128	; 0x80
 80008a8:	011b      	lsls	r3, r3, #4
 80008aa:	4855      	ldr	r0, [pc, #340]	; (8000a00 <main+0x3c0>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	0019      	movs	r1, r3
 80008b0:	f001 fe7d 	bl	80025ae <HAL_GPIO_WritePin>

  send_debug_logs ( "* LC76G test started. Try to complete it within 10 minutes." ) ;
 80008b4:	4b6e      	ldr	r3, [pc, #440]	; (8000a70 <main+0x430>)
 80008b6:	0018      	movs	r0, r3
 80008b8:	f000 fc3a 	bl	8001130 <send_debug_logs>
  send_debug_logs ( "* GREEN LED indicate succesful 3D position fix.\n" ) ;
 80008bc:	4b6d      	ldr	r3, [pc, #436]	; (8000a74 <main+0x434>)
 80008be:	0018      	movs	r0, r3
 80008c0:	f000 fc36 	bl	8001130 <send_debug_logs>
  HAL_UART_Receive_IT(HUART_GNSS, &rxd_byte, 1);
 80008c4:	1939      	adds	r1, r7, r4
 80008c6:	4b6c      	ldr	r3, [pc, #432]	; (8000a78 <main+0x438>)
 80008c8:	2201      	movs	r2, #1
 80008ca:	0018      	movs	r0, r3
 80008cc:	f004 fc16 	bl	80050fc <HAL_UART_Receive_IT>

  tim_seconds = 0 ;
 80008d0:	4b5a      	ldr	r3, [pc, #360]	; (8000a3c <main+0x3fc>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	801a      	strh	r2, [r3, #0]
  my_tim_start () ;
 80008d6:	f000 fd33 	bl	8001340 <my_tim_start>
  while ( tim_seconds < TIM_SECONDS_THS_SYSTEM_RESET  )
 80008da:	e04f      	b.n	800097c <main+0x33c>
//	  HAL_UART_Receive ( HUART_GNSS , &rxd_byte , 2 , UART_TIMEOUT ) ;
//	  HAL_UART_Transmit ( HUART_DBG , &rxd_byte , 2 , UART_TIMEOUT ) ;
//	  send_debug_logs ( "* dumb" ) ;
	 while(!(fifo_is_empty(&uart_fifo))) {
	              // Transmit the data from UART5 to UART2
		  	  	  if(!(fifo_get(&uart_fifo, &rxd_byte)))
 80008dc:	24ff      	movs	r4, #255	; 0xff
 80008de:	193a      	adds	r2, r7, r4
 80008e0:	4b44      	ldr	r3, [pc, #272]	; (80009f4 <main+0x3b4>)
 80008e2:	0011      	movs	r1, r2
 80008e4:	0018      	movs	r0, r3
 80008e6:	f000 fe48 	bl	800157a <fifo_get>
 80008ea:	1e03      	subs	r3, r0, #0
 80008ec:	d106      	bne.n	80008fc <main+0x2bc>
				  HAL_UART_Transmit(HUART_DBG, &rxd_byte, 1, UART_TIMEOUT);
 80008ee:	23fa      	movs	r3, #250	; 0xfa
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	1939      	adds	r1, r7, r4
 80008f4:	483e      	ldr	r0, [pc, #248]	; (80009f0 <main+0x3b0>)
 80008f6:	2201      	movs	r2, #1
 80008f8:	f004 fa76 	bl	8004de8 <HAL_UART_Transmit>
	 while(!(fifo_is_empty(&uart_fifo))) {
 80008fc:	4b3d      	ldr	r3, [pc, #244]	; (80009f4 <main+0x3b4>)
 80008fe:	0018      	movs	r0, r3
 8000900:	f000 fde2 	bl	80014c8 <fifo_is_empty>
 8000904:	0003      	movs	r3, r0
 8000906:	001a      	movs	r2, r3
 8000908:	2301      	movs	r3, #1
 800090a:	4053      	eors	r3, r2
 800090c:	b2db      	uxtb	r3, r3
 800090e:	2b00      	cmp	r3, #0
 8000910:	d1e4      	bne.n	80008dc <main+0x29c>
//	              HAL_UART_Transmit(HUART_DBG, uart5_rx_buffer, uart5_rx_index, UART_TIMEOUT);
//	              uart5_rx_index = 0; // Reset the index after transmission

	          }
	 if(HAL_GPIO_ReadPin(GNSS_3DFIX_GPIO_Port, GNSS_3DFIX_Pin))
 8000912:	4b3b      	ldr	r3, [pc, #236]	; (8000a00 <main+0x3c0>)
 8000914:	2120      	movs	r1, #32
 8000916:	0018      	movs	r0, r3
 8000918:	f001 fe2c 	bl	8002574 <HAL_GPIO_ReadPin>
 800091c:	1e03      	subs	r3, r0, #0
 800091e:	d004      	beq.n	800092a <main+0x2ea>
		 send_debug_logs ( "\n3D FIX pin HIGH\n" );
 8000920:	4b56      	ldr	r3, [pc, #344]	; (8000a7c <main+0x43c>)
 8000922:	0018      	movs	r0, r3
 8000924:	f000 fc04 	bl	8001130 <send_debug_logs>
 8000928:	e003      	b.n	8000932 <main+0x2f2>
	 else
		 send_debug_logs ( "\n3D FIX pin LOW\n" );
 800092a:	4b55      	ldr	r3, [pc, #340]	; (8000a80 <main+0x440>)
 800092c:	0018      	movs	r0, r3
 800092e:	f000 fbff 	bl	8001130 <send_debug_logs>

	 if(HAL_GPIO_ReadPin(GNSS_JAM_GPIO_Port, GNSS_JAM_Pin))
 8000932:	4b33      	ldr	r3, [pc, #204]	; (8000a00 <main+0x3c0>)
 8000934:	2140      	movs	r1, #64	; 0x40
 8000936:	0018      	movs	r0, r3
 8000938:	f001 fe1c 	bl	8002574 <HAL_GPIO_ReadPin>
 800093c:	1e03      	subs	r3, r0, #0
 800093e:	d004      	beq.n	800094a <main+0x30a>
	 		 send_debug_logs ( "JAM pin HIGH\n" );
 8000940:	4b32      	ldr	r3, [pc, #200]	; (8000a0c <main+0x3cc>)
 8000942:	0018      	movs	r0, r3
 8000944:	f000 fbf4 	bl	8001130 <send_debug_logs>
 8000948:	e003      	b.n	8000952 <main+0x312>
	 	 else
	 		 send_debug_logs ( "JAM pin LOW\n" );
 800094a:	4b31      	ldr	r3, [pc, #196]	; (8000a10 <main+0x3d0>)
 800094c:	0018      	movs	r0, r3
 800094e:	f000 fbef 	bl	8001130 <send_debug_logs>

	 if(HAL_GPIO_ReadPin(GNSS_GEOF_GPIO_Port, GNSS_GEOF_Pin))
 8000952:	4b2b      	ldr	r3, [pc, #172]	; (8000a00 <main+0x3c0>)
 8000954:	2180      	movs	r1, #128	; 0x80
 8000956:	0018      	movs	r0, r3
 8000958:	f001 fe0c 	bl	8002574 <HAL_GPIO_ReadPin>
 800095c:	1e03      	subs	r3, r0, #0
 800095e:	d004      	beq.n	800096a <main+0x32a>
	 		 send_debug_logs ( "GEOFFENCE pin HIGH\n" );
 8000960:	4b2c      	ldr	r3, [pc, #176]	; (8000a14 <main+0x3d4>)
 8000962:	0018      	movs	r0, r3
 8000964:	f000 fbe4 	bl	8001130 <send_debug_logs>
 8000968:	e003      	b.n	8000972 <main+0x332>
	 	 else
	 		 send_debug_logs ( "GEOFFENCE pin LOW\n" );
 800096a:	4b2b      	ldr	r3, [pc, #172]	; (8000a18 <main+0x3d8>)
 800096c:	0018      	movs	r0, r3
 800096e:	f000 fbdf 	bl	8001130 <send_debug_logs>
	 HAL_Delay(1000);
 8000972:	23fa      	movs	r3, #250	; 0xfa
 8000974:	009b      	lsls	r3, r3, #2
 8000976:	0018      	movs	r0, r3
 8000978:	f001 f9c2 	bl	8001d00 <HAL_Delay>
  while ( tim_seconds < TIM_SECONDS_THS_SYSTEM_RESET  )
 800097c:	4b2f      	ldr	r3, [pc, #188]	; (8000a3c <main+0x3fc>)
 800097e:	881a      	ldrh	r2, [r3, #0]
 8000980:	2396      	movs	r3, #150	; 0x96
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	429a      	cmp	r2, r3
 8000986:	d3b9      	bcc.n	80008fc <main+0x2bc>
//					  break ;
//			  }
//		  }
//	  }
  }
  my_gnss_off ();
 8000988:	f000 fc8c 	bl	80012a4 <my_gnss_off>
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 800098c:	4b24      	ldr	r3, [pc, #144]	; (8000a20 <main+0x3e0>)
 800098e:	2200      	movs	r2, #0
 8000990:	2102      	movs	r1, #2
 8000992:	0018      	movs	r0, r3
 8000994:	f001 fe0b 	bl	80025ae <HAL_GPIO_WritePin>
  my_tim_stop ();
 8000998:	f000 fce2 	bl	8001360 <my_tim_stop>

  send_debug_logs ( "* Changing RF path to Astronode - CTL2 H, CTL1 L\n" );
 800099c:	4b39      	ldr	r3, [pc, #228]	; (8000a84 <main+0x444>)
 800099e:	0018      	movs	r0, r3
 80009a0:	f000 fbc6 	bl	8001130 <send_debug_logs>
  HAL_GPIO_WritePin(RF_SW_CTL2_GPIO_Port, RF_SW_CTL2_Pin, GPIO_PIN_SET);
 80009a4:	2380      	movs	r3, #128	; 0x80
 80009a6:	011b      	lsls	r3, r3, #4
 80009a8:	4815      	ldr	r0, [pc, #84]	; (8000a00 <main+0x3c0>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	0019      	movs	r1, r3
 80009ae:	f001 fdfe 	bl	80025ae <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTL1_GPIO_Port, RF_SW_CTL1_Pin, GPIO_PIN_RESET);
 80009b2:	2380      	movs	r3, #128	; 0x80
 80009b4:	00db      	lsls	r3, r3, #3
 80009b6:	4812      	ldr	r0, [pc, #72]	; (8000a00 <main+0x3c0>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	0019      	movs	r1, r3
 80009bc:	f001 fdf7 	bl	80025ae <HAL_GPIO_WritePin>

  if ( gsv_tns )
 80009c0:	1dbb      	adds	r3, r7, #6
 80009c2:	33ff      	adds	r3, #255	; 0xff
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d062      	beq.n	8000a90 <main+0x450>
  {
	  sprintf ( uart_buff , "* Good! LC76G test has been accomplished. No of SV: %d" , gsv_tns ) ;
 80009ca:	1dbb      	adds	r3, r7, #6
 80009cc:	33ff      	adds	r3, #255	; 0xff
 80009ce:	781a      	ldrb	r2, [r3, #0]
 80009d0:	492d      	ldr	r1, [pc, #180]	; (8000a88 <main+0x448>)
 80009d2:	4b2e      	ldr	r3, [pc, #184]	; (8000a8c <main+0x44c>)
 80009d4:	0018      	movs	r0, r3
 80009d6:	f007 fb9d 	bl	8008114 <siprintf>
	  send_debug_logs ( uart_buff ) ;
 80009da:	4b2c      	ldr	r3, [pc, #176]	; (8000a8c <main+0x44c>)
 80009dc:	0018      	movs	r0, r3
 80009de:	f000 fba7 	bl	8001130 <send_debug_logs>
	  uart_buff[0] = 0 ;
 80009e2:	4b2a      	ldr	r3, [pc, #168]	; (8000a8c <main+0x44c>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	701a      	strb	r2, [r3, #0]
 80009e8:	e056      	b.n	8000a98 <main+0x458>
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	20000000 	.word	0x20000000
 80009f0:	20000158 	.word	0x20000158
 80009f4:	20001424 	.word	0x20001424
 80009f8:	20000424 	.word	0x20000424
 80009fc:	08008954 	.word	0x08008954
 8000a00:	50000400 	.word	0x50000400
 8000a04:	080089a0 	.word	0x080089a0
 8000a08:	080089b4 	.word	0x080089b4
 8000a0c:	080089c4 	.word	0x080089c4
 8000a10:	080089d4 	.word	0x080089d4
 8000a14:	080089e4 	.word	0x080089e4
 8000a18:	080089f8 	.word	0x080089f8
 8000a1c:	08008a0c 	.word	0x08008a0c
 8000a20:	50000c00 	.word	0x50000c00
 8000a24:	08008a1c 	.word	0x08008a1c
 8000a28:	08008a2c 	.word	0x08008a2c
 8000a2c:	08008a3c 	.word	0x08008a3c
 8000a30:	08008a4c 	.word	0x08008a4c
 8000a34:	08008a78 	.word	0x08008a78
 8000a38:	08008aac 	.word	0x08008aac
 8000a3c:	20000420 	.word	0x20000420
 8000a40:	08008ae0 	.word	0x08008ae0
 8000a44:	08008b04 	.word	0x08008b04
 8000a48:	08008b2c 	.word	0x08008b2c
 8000a4c:	20000410 	.word	0x20000410
 8000a50:	08001191 	.word	0x08001191
 8000a54:	080011fb 	.word	0x080011fb
 8000a58:	200000a8 	.word	0x200000a8
 8000a5c:	08008b54 	.word	0x08008b54
 8000a60:	08008b68 	.word	0x08008b68
 8000a64:	fffffefc 	.word	0xfffffefc
 8000a68:	08008b88 	.word	0x08008b88
 8000a6c:	08008b8c 	.word	0x08008b8c
 8000a70:	08008bbc 	.word	0x08008bbc
 8000a74:	08008bf8 	.word	0x08008bf8
 8000a78:	20000280 	.word	0x20000280
 8000a7c:	08008c2c 	.word	0x08008c2c
 8000a80:	08008c40 	.word	0x08008c40
 8000a84:	08008c54 	.word	0x08008c54
 8000a88:	08008c88 	.word	0x08008c88
 8000a8c:	20000314 	.word	0x20000314
  }
  else
  {
	  send_debug_logs ( "\n* Something went wrong! LC76G did not find any SV." ) ;
 8000a90:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <main+0x4e8>)
 8000a92:	0018      	movs	r0, r3
 8000a94:	f000 fb4c 	bl	8001130 <send_debug_logs>
  }

  // ASTRO TEST
  bool cfg_wr = false ;
 8000a98:	2308      	movs	r3, #8
 8000a9a:	33ff      	adds	r3, #255	; 0xff
 8000a9c:	18fb      	adds	r3, r7, r3
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	701a      	strb	r2, [r3, #0]
  tim_seconds = 0 ;
 8000aa2:	4b22      	ldr	r3, [pc, #136]	; (8000b2c <main+0x4ec>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	801a      	strh	r2, [r3, #0]
  my_tim_start() ;
 8000aa8:	f000 fc4a 	bl	8001340 <my_tim_start>
  while ( tim_seconds < 30 && !cfg_wr )
 8000aac:	e017      	b.n	8000ade <main+0x49e>
  {
	  reset_astronode () ;
 8000aae:	f000 fc63 	bl	8001378 <reset_astronode>
	  HAL_Delay ( 100 ) ;
 8000ab2:	2064      	movs	r0, #100	; 0x64
 8000ab4:	f001 f924 	bl	8001d00 <HAL_Delay>
	  cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false  ) ;
 8000ab8:	2308      	movs	r3, #8
 8000aba:	33ff      	adds	r3, #255	; 0xff
 8000abc:	18fc      	adds	r4, r7, r3
 8000abe:	2300      	movs	r3, #0
 8000ac0:	9303      	str	r3, [sp, #12]
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	9302      	str	r3, [sp, #8]
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	9301      	str	r3, [sp, #4]
 8000aca:	2301      	movs	r3, #1
 8000acc:	9300      	str	r3, [sp, #0]
 8000ace:	2300      	movs	r3, #0
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	2101      	movs	r1, #1
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	f006 fc09 	bl	80072ec <astronode_send_cfg_wr>
 8000ada:	0003      	movs	r3, r0
 8000adc:	7023      	strb	r3, [r4, #0]
  while ( tim_seconds < 30 && !cfg_wr )
 8000ade:	4b13      	ldr	r3, [pc, #76]	; (8000b2c <main+0x4ec>)
 8000ae0:	881b      	ldrh	r3, [r3, #0]
 8000ae2:	2b1d      	cmp	r3, #29
 8000ae4:	d808      	bhi.n	8000af8 <main+0x4b8>
 8000ae6:	2308      	movs	r3, #8
 8000ae8:	33ff      	adds	r3, #255	; 0xff
 8000aea:	18fb      	adds	r3, r7, r3
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	2201      	movs	r2, #1
 8000af0:	4053      	eors	r3, r2
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d1da      	bne.n	8000aae <main+0x46e>
  }
  my_tim_stop() ;
 8000af8:	f000 fc32 	bl	8001360 <my_tim_stop>
  if ( cfg_wr )
 8000afc:	2308      	movs	r3, #8
 8000afe:	33ff      	adds	r3, #255	; 0xff
 8000b00:	18fb      	adds	r3, r7, r3
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d006      	beq.n	8000b16 <main+0x4d6>
  {
	  astronode_send_mpn_rr () ;
 8000b08:	f006 fc9c 	bl	8007444 <astronode_send_mpn_rr>
	  send_debug_logs ( "* Good! Astronode test has been accomplished." ) ;
 8000b0c:	4b08      	ldr	r3, [pc, #32]	; (8000b30 <main+0x4f0>)
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f000 fb0e 	bl	8001130 <send_debug_logs>
 8000b14:	e003      	b.n	8000b1e <main+0x4de>
  }
  else
  {
	  send_debug_logs ( "\n* Something went wrong! Astronode did not work fine." ) ;
 8000b16:	4b07      	ldr	r3, [pc, #28]	; (8000b34 <main+0x4f4>)
 8000b18:	0018      	movs	r0, r3
 8000b1a:	f000 fb09 	bl	8001130 <send_debug_logs>
  }
  send_debug_logs ( "\nThis is the end of the test." ) ;
 8000b1e:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <main+0x4f8>)
 8000b20:	0018      	movs	r0, r3
 8000b22:	f000 fb05 	bl	8001130 <send_debug_logs>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b26:	e7fe      	b.n	8000b26 <main+0x4e6>
 8000b28:	08008cc0 	.word	0x08008cc0
 8000b2c:	20000420 	.word	0x20000420
 8000b30:	08008cf4 	.word	0x08008cf4
 8000b34:	08008d24 	.word	0x08008d24
 8000b38:	08008d5c 	.word	0x08008d5c

08000b3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b3c:	b590      	push	{r4, r7, lr}
 8000b3e:	b095      	sub	sp, #84	; 0x54
 8000b40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b42:	2414      	movs	r4, #20
 8000b44:	193b      	adds	r3, r7, r4
 8000b46:	0018      	movs	r0, r3
 8000b48:	233c      	movs	r3, #60	; 0x3c
 8000b4a:	001a      	movs	r2, r3
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	f007 fb01 	bl	8008154 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b52:	1d3b      	adds	r3, r7, #4
 8000b54:	0018      	movs	r0, r3
 8000b56:	2310      	movs	r3, #16
 8000b58:	001a      	movs	r2, r3
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	f007 fafa 	bl	8008154 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b60:	2380      	movs	r3, #128	; 0x80
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	0018      	movs	r0, r3
 8000b66:	f001 fd73 	bl	8002650 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000b6a:	193b      	adds	r3, r7, r4
 8000b6c:	220a      	movs	r2, #10
 8000b6e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b70:	193b      	adds	r3, r7, r4
 8000b72:	2280      	movs	r2, #128	; 0x80
 8000b74:	0052      	lsls	r2, r2, #1
 8000b76:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000b78:	0021      	movs	r1, r4
 8000b7a:	187b      	adds	r3, r7, r1
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b80:	187b      	adds	r3, r7, r1
 8000b82:	2240      	movs	r2, #64	; 0x40
 8000b84:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000b86:	187b      	adds	r3, r7, r1
 8000b88:	2201      	movs	r2, #1
 8000b8a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b8c:	187b      	adds	r3, r7, r1
 8000b8e:	2200      	movs	r2, #0
 8000b90:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b92:	187b      	adds	r3, r7, r1
 8000b94:	0018      	movs	r0, r3
 8000b96:	f001 fda7 	bl	80026e8 <HAL_RCC_OscConfig>
 8000b9a:	1e03      	subs	r3, r0, #0
 8000b9c:	d001      	beq.n	8000ba2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000b9e:	f000 fd89 	bl	80016b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ba2:	1d3b      	adds	r3, r7, #4
 8000ba4:	2207      	movs	r2, #7
 8000ba6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ba8:	1d3b      	adds	r3, r7, #4
 8000baa:	2200      	movs	r2, #0
 8000bac:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bb4:	1d3b      	adds	r3, r7, #4
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000bba:	1d3b      	adds	r3, r7, #4
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	f002 f8f2 	bl	8002da8 <HAL_RCC_ClockConfig>
 8000bc4:	1e03      	subs	r3, r0, #0
 8000bc6:	d001      	beq.n	8000bcc <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000bc8:	f000 fd74 	bl	80016b4 <Error_Handler>
  }
}
 8000bcc:	46c0      	nop			; (mov r8, r8)
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	b015      	add	sp, #84	; 0x54
 8000bd2:	bd90      	pop	{r4, r7, pc}

08000bd4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000bd8:	4b13      	ldr	r3, [pc, #76]	; (8000c28 <MX_RTC_Init+0x54>)
 8000bda:	4a14      	ldr	r2, [pc, #80]	; (8000c2c <MX_RTC_Init+0x58>)
 8000bdc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000bde:	4b12      	ldr	r3, [pc, #72]	; (8000c28 <MX_RTC_Init+0x54>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000be4:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <MX_RTC_Init+0x54>)
 8000be6:	227f      	movs	r2, #127	; 0x7f
 8000be8:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000bea:	4b0f      	ldr	r3, [pc, #60]	; (8000c28 <MX_RTC_Init+0x54>)
 8000bec:	22ff      	movs	r2, #255	; 0xff
 8000bee:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000bf0:	4b0d      	ldr	r3, [pc, #52]	; (8000c28 <MX_RTC_Init+0x54>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000bf6:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <MX_RTC_Init+0x54>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000bfc:	4b0a      	ldr	r3, [pc, #40]	; (8000c28 <MX_RTC_Init+0x54>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c02:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <MX_RTC_Init+0x54>)
 8000c04:	2280      	movs	r2, #128	; 0x80
 8000c06:	05d2      	lsls	r2, r2, #23
 8000c08:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000c0a:	4b07      	ldr	r3, [pc, #28]	; (8000c28 <MX_RTC_Init+0x54>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c10:	4b05      	ldr	r3, [pc, #20]	; (8000c28 <MX_RTC_Init+0x54>)
 8000c12:	0018      	movs	r0, r3
 8000c14:	f002 fcae 	bl	8003574 <HAL_RTC_Init>
 8000c18:	1e03      	subs	r3, r0, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 8000c1c:	f000 fd4a 	bl	80016b4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000c20:	46c0      	nop			; (mov r8, r8)
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	2000007c 	.word	0x2000007c
 8000c2c:	40002800 	.word	0x40002800

08000c30 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c34:	4b1b      	ldr	r3, [pc, #108]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c36:	4a1c      	ldr	r2, [pc, #112]	; (8000ca8 <MX_SPI1_Init+0x78>)
 8000c38:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c3a:	4b1a      	ldr	r3, [pc, #104]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c3c:	2282      	movs	r2, #130	; 0x82
 8000c3e:	0052      	lsls	r2, r2, #1
 8000c40:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c42:	4b18      	ldr	r3, [pc, #96]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c48:	4b16      	ldr	r3, [pc, #88]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c4a:	22e0      	movs	r2, #224	; 0xe0
 8000c4c:	00d2      	lsls	r2, r2, #3
 8000c4e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c50:	4b14      	ldr	r3, [pc, #80]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c56:	4b13      	ldr	r3, [pc, #76]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c5c:	4b11      	ldr	r3, [pc, #68]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c5e:	2280      	movs	r2, #128	; 0x80
 8000c60:	0092      	lsls	r2, r2, #2
 8000c62:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000c64:	4b0f      	ldr	r3, [pc, #60]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c66:	2210      	movs	r2, #16
 8000c68:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c6a:	4b0e      	ldr	r3, [pc, #56]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c70:	4b0c      	ldr	r3, [pc, #48]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c76:	4b0b      	ldr	r3, [pc, #44]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000c7c:	4b09      	ldr	r3, [pc, #36]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c7e:	2207      	movs	r2, #7
 8000c80:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c82:	4b08      	ldr	r3, [pc, #32]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c88:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c8a:	2208      	movs	r2, #8
 8000c8c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c8e:	4b05      	ldr	r3, [pc, #20]	; (8000ca4 <MX_SPI1_Init+0x74>)
 8000c90:	0018      	movs	r0, r3
 8000c92:	f002 fdbd 	bl	8003810 <HAL_SPI_Init>
 8000c96:	1e03      	subs	r3, r0, #0
 8000c98:	d001      	beq.n	8000c9e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000c9a:	f000 fd0b 	bl	80016b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	200000a8 	.word	0x200000a8
 8000ca8:	40013000 	.word	0x40013000

08000cac <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b084      	sub	sp, #16
 8000cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cb2:	1d3b      	adds	r3, r7, #4
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	230c      	movs	r3, #12
 8000cb8:	001a      	movs	r2, r3
 8000cba:	2100      	movs	r1, #0
 8000cbc:	f007 fa4a 	bl	8008154 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000cc0:	4b15      	ldr	r3, [pc, #84]	; (8000d18 <MX_TIM6_Init+0x6c>)
 8000cc2:	4a16      	ldr	r2, [pc, #88]	; (8000d1c <MX_TIM6_Init+0x70>)
 8000cc4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8000cc6:	4b14      	ldr	r3, [pc, #80]	; (8000d18 <MX_TIM6_Init+0x6c>)
 8000cc8:	4a15      	ldr	r2, [pc, #84]	; (8000d20 <MX_TIM6_Init+0x74>)
 8000cca:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ccc:	4b12      	ldr	r3, [pc, #72]	; (8000d18 <MX_TIM6_Init+0x6c>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8000cd2:	4b11      	ldr	r3, [pc, #68]	; (8000d18 <MX_TIM6_Init+0x6c>)
 8000cd4:	4a13      	ldr	r2, [pc, #76]	; (8000d24 <MX_TIM6_Init+0x78>)
 8000cd6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cd8:	4b0f      	ldr	r3, [pc, #60]	; (8000d18 <MX_TIM6_Init+0x6c>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000cde:	4b0e      	ldr	r3, [pc, #56]	; (8000d18 <MX_TIM6_Init+0x6c>)
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f003 fcb5 	bl	8004650 <HAL_TIM_Base_Init>
 8000ce6:	1e03      	subs	r3, r0, #0
 8000ce8:	d001      	beq.n	8000cee <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000cea:	f000 fce3 	bl	80016b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cee:	1d3b      	adds	r3, r7, #4
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cf4:	1d3b      	adds	r3, r7, #4
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000cfa:	1d3a      	adds	r2, r7, #4
 8000cfc:	4b06      	ldr	r3, [pc, #24]	; (8000d18 <MX_TIM6_Init+0x6c>)
 8000cfe:	0011      	movs	r1, r2
 8000d00:	0018      	movs	r0, r3
 8000d02:	f003 ff4d 	bl	8004ba0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d06:	1e03      	subs	r3, r0, #0
 8000d08:	d001      	beq.n	8000d0e <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8000d0a:	f000 fcd3 	bl	80016b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000d0e:	46c0      	nop			; (mov r8, r8)
 8000d10:	46bd      	mov	sp, r7
 8000d12:	b004      	add	sp, #16
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	46c0      	nop			; (mov r8, r8)
 8000d18:	2000010c 	.word	0x2000010c
 8000d1c:	40001000 	.word	0x40001000
 8000d20:	00003e7f 	.word	0x00003e7f
 8000d24:	000003e7 	.word	0x000003e7

08000d28 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d2c:	4b23      	ldr	r3, [pc, #140]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d2e:	4a24      	ldr	r2, [pc, #144]	; (8000dc0 <MX_USART2_UART_Init+0x98>)
 8000d30:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d32:	4b22      	ldr	r3, [pc, #136]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d34:	22e1      	movs	r2, #225	; 0xe1
 8000d36:	0252      	lsls	r2, r2, #9
 8000d38:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d3a:	4b20      	ldr	r3, [pc, #128]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d40:	4b1e      	ldr	r3, [pc, #120]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d46:	4b1d      	ldr	r3, [pc, #116]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d4c:	4b1b      	ldr	r3, [pc, #108]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d4e:	220c      	movs	r2, #12
 8000d50:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d52:	4b1a      	ldr	r3, [pc, #104]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d58:	4b18      	ldr	r3, [pc, #96]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d5e:	4b17      	ldr	r3, [pc, #92]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d64:	4b15      	ldr	r3, [pc, #84]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d6a:	4b14      	ldr	r3, [pc, #80]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d70:	4b12      	ldr	r3, [pc, #72]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d72:	0018      	movs	r0, r3
 8000d74:	f003 ffa2 	bl	8004cbc <HAL_UART_Init>
 8000d78:	1e03      	subs	r3, r0, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000d7c:	f000 fc9a 	bl	80016b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d80:	4b0e      	ldr	r3, [pc, #56]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d82:	2100      	movs	r1, #0
 8000d84:	0018      	movs	r0, r3
 8000d86:	f006 f9d1 	bl	800712c <HAL_UARTEx_SetTxFifoThreshold>
 8000d8a:	1e03      	subs	r3, r0, #0
 8000d8c:	d001      	beq.n	8000d92 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000d8e:	f000 fc91 	bl	80016b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d92:	4b0a      	ldr	r3, [pc, #40]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d94:	2100      	movs	r1, #0
 8000d96:	0018      	movs	r0, r3
 8000d98:	f006 fa08 	bl	80071ac <HAL_UARTEx_SetRxFifoThreshold>
 8000d9c:	1e03      	subs	r3, r0, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000da0:	f000 fc88 	bl	80016b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000da4:	4b05      	ldr	r3, [pc, #20]	; (8000dbc <MX_USART2_UART_Init+0x94>)
 8000da6:	0018      	movs	r0, r3
 8000da8:	f006 f986 	bl	80070b8 <HAL_UARTEx_DisableFifoMode>
 8000dac:	1e03      	subs	r3, r0, #0
 8000dae:	d001      	beq.n	8000db4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000db0:	f000 fc80 	bl	80016b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000db4:	46c0      	nop			; (mov r8, r8)
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	46c0      	nop			; (mov r8, r8)
 8000dbc:	20000158 	.word	0x20000158
 8000dc0:	40004400 	.word	0x40004400

08000dc4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000dc8:	4b23      	ldr	r3, [pc, #140]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000dca:	4a24      	ldr	r2, [pc, #144]	; (8000e5c <MX_USART3_UART_Init+0x98>)
 8000dcc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000dce:	4b22      	ldr	r3, [pc, #136]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000dd0:	2296      	movs	r2, #150	; 0x96
 8000dd2:	0192      	lsls	r2, r2, #6
 8000dd4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000dd6:	4b20      	ldr	r3, [pc, #128]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ddc:	4b1e      	ldr	r3, [pc, #120]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000de2:	4b1d      	ldr	r3, [pc, #116]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000de8:	4b1b      	ldr	r3, [pc, #108]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000dea:	220c      	movs	r2, #12
 8000dec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dee:	4b1a      	ldr	r3, [pc, #104]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000df4:	4b18      	ldr	r3, [pc, #96]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dfa:	4b17      	ldr	r3, [pc, #92]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e00:	4b15      	ldr	r3, [pc, #84]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e06:	4b14      	ldr	r3, [pc, #80]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e0c:	4b12      	ldr	r3, [pc, #72]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000e0e:	0018      	movs	r0, r3
 8000e10:	f003 ff54 	bl	8004cbc <HAL_UART_Init>
 8000e14:	1e03      	subs	r3, r0, #0
 8000e16:	d001      	beq.n	8000e1c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000e18:	f000 fc4c 	bl	80016b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e1c:	4b0e      	ldr	r3, [pc, #56]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000e1e:	2100      	movs	r1, #0
 8000e20:	0018      	movs	r0, r3
 8000e22:	f006 f983 	bl	800712c <HAL_UARTEx_SetTxFifoThreshold>
 8000e26:	1e03      	subs	r3, r0, #0
 8000e28:	d001      	beq.n	8000e2e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000e2a:	f000 fc43 	bl	80016b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e2e:	4b0a      	ldr	r3, [pc, #40]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000e30:	2100      	movs	r1, #0
 8000e32:	0018      	movs	r0, r3
 8000e34:	f006 f9ba 	bl	80071ac <HAL_UARTEx_SetRxFifoThreshold>
 8000e38:	1e03      	subs	r3, r0, #0
 8000e3a:	d001      	beq.n	8000e40 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000e3c:	f000 fc3a 	bl	80016b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000e40:	4b05      	ldr	r3, [pc, #20]	; (8000e58 <MX_USART3_UART_Init+0x94>)
 8000e42:	0018      	movs	r0, r3
 8000e44:	f006 f938 	bl	80070b8 <HAL_UARTEx_DisableFifoMode>
 8000e48:	1e03      	subs	r3, r0, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000e4c:	f000 fc32 	bl	80016b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e50:	46c0      	nop			; (mov r8, r8)
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	46c0      	nop			; (mov r8, r8)
 8000e58:	200001ec 	.word	0x200001ec
 8000e5c:	40004800 	.word	0x40004800

08000e60 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8000e64:	4b1a      	ldr	r3, [pc, #104]	; (8000ed0 <MX_USART5_UART_Init+0x70>)
 8000e66:	4a1b      	ldr	r2, [pc, #108]	; (8000ed4 <MX_USART5_UART_Init+0x74>)
 8000e68:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000e6a:	4b19      	ldr	r3, [pc, #100]	; (8000ed0 <MX_USART5_UART_Init+0x70>)
 8000e6c:	22e1      	movs	r2, #225	; 0xe1
 8000e6e:	0252      	lsls	r2, r2, #9
 8000e70:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000e72:	4b17      	ldr	r3, [pc, #92]	; (8000ed0 <MX_USART5_UART_Init+0x70>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000e78:	4b15      	ldr	r3, [pc, #84]	; (8000ed0 <MX_USART5_UART_Init+0x70>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000e7e:	4b14      	ldr	r3, [pc, #80]	; (8000ed0 <MX_USART5_UART_Init+0x70>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000e84:	4b12      	ldr	r3, [pc, #72]	; (8000ed0 <MX_USART5_UART_Init+0x70>)
 8000e86:	220c      	movs	r2, #12
 8000e88:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e8a:	4b11      	ldr	r3, [pc, #68]	; (8000ed0 <MX_USART5_UART_Init+0x70>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e90:	4b0f      	ldr	r3, [pc, #60]	; (8000ed0 <MX_USART5_UART_Init+0x70>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e96:	4b0e      	ldr	r3, [pc, #56]	; (8000ed0 <MX_USART5_UART_Init+0x70>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e9c:	4b0c      	ldr	r3, [pc, #48]	; (8000ed0 <MX_USART5_UART_Init+0x70>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ea2:	4b0b      	ldr	r3, [pc, #44]	; (8000ed0 <MX_USART5_UART_Init+0x70>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000ea8:	4b09      	ldr	r3, [pc, #36]	; (8000ed0 <MX_USART5_UART_Init+0x70>)
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f003 ff06 	bl	8004cbc <HAL_UART_Init>
 8000eb0:	1e03      	subs	r3, r0, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_USART5_UART_Init+0x58>
  {
    Error_Handler();
 8000eb4:	f000 fbfe 	bl	80016b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */
  HAL_NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, 0, 0);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	2100      	movs	r1, #0
 8000ebc:	201d      	movs	r0, #29
 8000ebe:	f001 f817 	bl	8001ef0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
 8000ec2:	201d      	movs	r0, #29
 8000ec4:	f001 f829 	bl	8001f1a <HAL_NVIC_EnableIRQ>



  /* USER CODE END USART5_Init 2 */

}
 8000ec8:	46c0      	nop			; (mov r8, r8)
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	46c0      	nop			; (mov r8, r8)
 8000ed0:	20000280 	.word	0x20000280
 8000ed4:	40005000 	.word	0x40005000

08000ed8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ed8:	b590      	push	{r4, r7, lr}
 8000eda:	b08b      	sub	sp, #44	; 0x2c
 8000edc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ede:	2414      	movs	r4, #20
 8000ee0:	193b      	adds	r3, r7, r4
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	2314      	movs	r3, #20
 8000ee6:	001a      	movs	r2, r3
 8000ee8:	2100      	movs	r1, #0
 8000eea:	f007 f933 	bl	8008154 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eee:	4b8b      	ldr	r3, [pc, #556]	; (800111c <MX_GPIO_Init+0x244>)
 8000ef0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ef2:	4b8a      	ldr	r3, [pc, #552]	; (800111c <MX_GPIO_Init+0x244>)
 8000ef4:	2104      	movs	r1, #4
 8000ef6:	430a      	orrs	r2, r1
 8000ef8:	635a      	str	r2, [r3, #52]	; 0x34
 8000efa:	4b88      	ldr	r3, [pc, #544]	; (800111c <MX_GPIO_Init+0x244>)
 8000efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000efe:	2204      	movs	r2, #4
 8000f00:	4013      	ands	r3, r2
 8000f02:	613b      	str	r3, [r7, #16]
 8000f04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f06:	4b85      	ldr	r3, [pc, #532]	; (800111c <MX_GPIO_Init+0x244>)
 8000f08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f0a:	4b84      	ldr	r3, [pc, #528]	; (800111c <MX_GPIO_Init+0x244>)
 8000f0c:	2120      	movs	r1, #32
 8000f0e:	430a      	orrs	r2, r1
 8000f10:	635a      	str	r2, [r3, #52]	; 0x34
 8000f12:	4b82      	ldr	r3, [pc, #520]	; (800111c <MX_GPIO_Init+0x244>)
 8000f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f16:	2220      	movs	r2, #32
 8000f18:	4013      	ands	r3, r2
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f1e:	4b7f      	ldr	r3, [pc, #508]	; (800111c <MX_GPIO_Init+0x244>)
 8000f20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f22:	4b7e      	ldr	r3, [pc, #504]	; (800111c <MX_GPIO_Init+0x244>)
 8000f24:	2101      	movs	r1, #1
 8000f26:	430a      	orrs	r2, r1
 8000f28:	635a      	str	r2, [r3, #52]	; 0x34
 8000f2a:	4b7c      	ldr	r3, [pc, #496]	; (800111c <MX_GPIO_Init+0x244>)
 8000f2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f2e:	2201      	movs	r2, #1
 8000f30:	4013      	ands	r3, r2
 8000f32:	60bb      	str	r3, [r7, #8]
 8000f34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f36:	4b79      	ldr	r3, [pc, #484]	; (800111c <MX_GPIO_Init+0x244>)
 8000f38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f3a:	4b78      	ldr	r3, [pc, #480]	; (800111c <MX_GPIO_Init+0x244>)
 8000f3c:	2102      	movs	r1, #2
 8000f3e:	430a      	orrs	r2, r1
 8000f40:	635a      	str	r2, [r3, #52]	; 0x34
 8000f42:	4b76      	ldr	r3, [pc, #472]	; (800111c <MX_GPIO_Init+0x244>)
 8000f44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f46:	2202      	movs	r2, #2
 8000f48:	4013      	ands	r3, r2
 8000f4a:	607b      	str	r3, [r7, #4]
 8000f4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f4e:	4b73      	ldr	r3, [pc, #460]	; (800111c <MX_GPIO_Init+0x244>)
 8000f50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f52:	4b72      	ldr	r3, [pc, #456]	; (800111c <MX_GPIO_Init+0x244>)
 8000f54:	2108      	movs	r1, #8
 8000f56:	430a      	orrs	r2, r1
 8000f58:	635a      	str	r2, [r3, #52]	; 0x34
 8000f5a:	4b70      	ldr	r3, [pc, #448]	; (800111c <MX_GPIO_Init+0x244>)
 8000f5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f5e:	2208      	movs	r2, #8
 8000f60:	4013      	ands	r3, r2
 8000f62:	603b      	str	r3, [r7, #0]
 8000f64:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_RESET);
 8000f66:	23a0      	movs	r3, #160	; 0xa0
 8000f68:	05db      	lsls	r3, r3, #23
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2110      	movs	r1, #16
 8000f6e:	0018      	movs	r0, r3
 8000f70:	f001 fb1d 	bl	80025ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_WKUP_Pin|ASTRO_RST_Pin|GNSS_RST_Pin|GNSS_PWR_SW_Pin, GPIO_PIN_RESET);
 8000f74:	496a      	ldr	r1, [pc, #424]	; (8001120 <MX_GPIO_Init+0x248>)
 8000f76:	4b6b      	ldr	r3, [pc, #428]	; (8001124 <MX_GPIO_Init+0x24c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	f001 fb17 	bl	80025ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RF_SW_CTL1_Pin|RF_SW_CTL2_Pin, GPIO_PIN_SET);
 8000f80:	23c0      	movs	r3, #192	; 0xc0
 8000f82:	011b      	lsls	r3, r3, #4
 8000f84:	4867      	ldr	r0, [pc, #412]	; (8001124 <MX_GPIO_Init+0x24c>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	0019      	movs	r1, r3
 8000f8a:	f001 fb10 	bl	80025ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8000f8e:	4b66      	ldr	r3, [pc, #408]	; (8001128 <MX_GPIO_Init+0x250>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	2103      	movs	r1, #3
 8000f94:	0018      	movs	r0, r3
 8000f96:	f001 fb0a 	bl	80025ae <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ACC_INT1_Pin ACC_INT2_Pin */
  GPIO_InitStruct.Pin = ACC_INT1_Pin|ACC_INT2_Pin;
 8000f9a:	193b      	adds	r3, r7, r4
 8000f9c:	2203      	movs	r2, #3
 8000f9e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fa0:	193b      	adds	r3, r7, r4
 8000fa2:	2288      	movs	r2, #136	; 0x88
 8000fa4:	0352      	lsls	r2, r2, #13
 8000fa6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa8:	193b      	adds	r3, r7, r4
 8000faa:	2200      	movs	r2, #0
 8000fac:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fae:	193a      	adds	r2, r7, r4
 8000fb0:	23a0      	movs	r3, #160	; 0xa0
 8000fb2:	05db      	lsls	r3, r3, #23
 8000fb4:	0011      	movs	r1, r2
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f001 f898 	bl	80020ec <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_CS_Pin */
  GPIO_InitStruct.Pin = ACC_CS_Pin;
 8000fbc:	193b      	adds	r3, r7, r4
 8000fbe:	2210      	movs	r2, #16
 8000fc0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc2:	193b      	adds	r3, r7, r4
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	193b      	adds	r3, r7, r4
 8000fca:	2200      	movs	r2, #0
 8000fcc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fce:	193b      	adds	r3, r7, r4
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ACC_CS_GPIO_Port, &GPIO_InitStruct);
 8000fd4:	193a      	adds	r2, r7, r4
 8000fd6:	23a0      	movs	r3, #160	; 0xa0
 8000fd8:	05db      	lsls	r3, r3, #23
 8000fda:	0011      	movs	r1, r2
 8000fdc:	0018      	movs	r0, r3
 8000fde:	f001 f885 	bl	80020ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_WKUP_Pin ASTRO_RST_Pin RF_SW_CTL1_Pin RF_SW_CTL2_Pin
                           GNSS_PWR_SW_Pin */
  GPIO_InitStruct.Pin = ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL1_Pin|RF_SW_CTL2_Pin
 8000fe2:	193b      	adds	r3, r7, r4
 8000fe4:	4a51      	ldr	r2, [pc, #324]	; (800112c <MX_GPIO_Init+0x254>)
 8000fe6:	601a      	str	r2, [r3, #0]
                          |GNSS_PWR_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe8:	193b      	adds	r3, r7, r4
 8000fea:	2201      	movs	r2, #1
 8000fec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	193b      	adds	r3, r7, r4
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff4:	193b      	adds	r3, r7, r4
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ffa:	193b      	adds	r3, r7, r4
 8000ffc:	4a49      	ldr	r2, [pc, #292]	; (8001124 <MX_GPIO_Init+0x24c>)
 8000ffe:	0019      	movs	r1, r3
 8001000:	0010      	movs	r0, r2
 8001002:	f001 f873 	bl	80020ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_EVT_Pin GNSS_3DFIX_Pin GNSS_JAM_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_Pin|GNSS_3DFIX_Pin|GNSS_JAM_Pin;
 8001006:	0021      	movs	r1, r4
 8001008:	187b      	adds	r3, r7, r1
 800100a:	2264      	movs	r2, #100	; 0x64
 800100c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800100e:	187b      	adds	r3, r7, r1
 8001010:	2288      	movs	r2, #136	; 0x88
 8001012:	0352      	lsls	r2, r2, #13
 8001014:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	187b      	adds	r3, r7, r1
 8001018:	2200      	movs	r2, #0
 800101a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800101c:	000c      	movs	r4, r1
 800101e:	187b      	adds	r3, r7, r1
 8001020:	4a40      	ldr	r2, [pc, #256]	; (8001124 <MX_GPIO_Init+0x24c>)
 8001022:	0019      	movs	r1, r3
 8001024:	0010      	movs	r0, r2
 8001026:	f001 f861 	bl	80020ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800102a:	0021      	movs	r1, r4
 800102c:	187b      	adds	r3, r7, r1
 800102e:	2280      	movs	r2, #128	; 0x80
 8001030:	0152      	lsls	r2, r2, #5
 8001032:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001034:	000c      	movs	r4, r1
 8001036:	193b      	adds	r3, r7, r4
 8001038:	2203      	movs	r2, #3
 800103a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103c:	193b      	adds	r3, r7, r4
 800103e:	2200      	movs	r2, #0
 8001040:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001042:	193b      	adds	r3, r7, r4
 8001044:	4a37      	ldr	r2, [pc, #220]	; (8001124 <MX_GPIO_Init+0x24c>)
 8001046:	0019      	movs	r1, r3
 8001048:	0010      	movs	r0, r2
 800104a:	f001 f84f 	bl	80020ec <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_RST_Pin */
  GPIO_InitStruct.Pin = GNSS_RST_Pin;
 800104e:	0021      	movs	r1, r4
 8001050:	187b      	adds	r3, r7, r1
 8001052:	2280      	movs	r2, #128	; 0x80
 8001054:	0192      	lsls	r2, r2, #6
 8001056:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001058:	000c      	movs	r4, r1
 800105a:	193b      	adds	r3, r7, r4
 800105c:	2211      	movs	r2, #17
 800105e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	193b      	adds	r3, r7, r4
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001066:	193b      	adds	r3, r7, r4
 8001068:	2200      	movs	r2, #0
 800106a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GNSS_RST_GPIO_Port, &GPIO_InitStruct);
 800106c:	193b      	adds	r3, r7, r4
 800106e:	4a2d      	ldr	r2, [pc, #180]	; (8001124 <MX_GPIO_Init+0x24c>)
 8001070:	0019      	movs	r1, r3
 8001072:	0010      	movs	r0, r2
 8001074:	f001 f83a 	bl	80020ec <HAL_GPIO_Init>

  /*Configure GPIO pins : SATCOM_ANTN_USE_Pin GNSS_GEOF_Pin */
  GPIO_InitStruct.Pin = SATCOM_ANTN_USE_Pin|GNSS_GEOF_Pin;
 8001078:	0021      	movs	r1, r4
 800107a:	187b      	adds	r3, r7, r1
 800107c:	2281      	movs	r2, #129	; 0x81
 800107e:	01d2      	lsls	r2, r2, #7
 8001080:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001082:	000c      	movs	r4, r1
 8001084:	193b      	adds	r3, r7, r4
 8001086:	2200      	movs	r2, #0
 8001088:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108a:	193b      	adds	r3, r7, r4
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001090:	193b      	adds	r3, r7, r4
 8001092:	4a24      	ldr	r2, [pc, #144]	; (8001124 <MX_GPIO_Init+0x24c>)
 8001094:	0019      	movs	r1, r3
 8001096:	0010      	movs	r0, r2
 8001098:	f001 f828 	bl	80020ec <HAL_GPIO_Init>

  /*Configure GPIO pin : ALS_SENS_Pin */
  GPIO_InitStruct.Pin = ALS_SENS_Pin;
 800109c:	193b      	adds	r3, r7, r4
 800109e:	2280      	movs	r2, #128	; 0x80
 80010a0:	0052      	lsls	r2, r2, #1
 80010a2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010a4:	193b      	adds	r3, r7, r4
 80010a6:	2200      	movs	r2, #0
 80010a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010aa:	193b      	adds	r3, r7, r4
 80010ac:	2200      	movs	r2, #0
 80010ae:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ALS_SENS_GPIO_Port, &GPIO_InitStruct);
 80010b0:	193a      	adds	r2, r7, r4
 80010b2:	23a0      	movs	r3, #160	; 0xa0
 80010b4:	05db      	lsls	r3, r3, #23
 80010b6:	0011      	movs	r1, r2
 80010b8:	0018      	movs	r0, r3
 80010ba:	f001 f817 	bl	80020ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_BLUE_Pin;
 80010be:	193b      	adds	r3, r7, r4
 80010c0:	2203      	movs	r2, #3
 80010c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c4:	193b      	adds	r3, r7, r4
 80010c6:	2201      	movs	r2, #1
 80010c8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	193b      	adds	r3, r7, r4
 80010cc:	2200      	movs	r2, #0
 80010ce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d0:	193b      	adds	r3, r7, r4
 80010d2:	2200      	movs	r2, #0
 80010d4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010d6:	193b      	adds	r3, r7, r4
 80010d8:	4a13      	ldr	r2, [pc, #76]	; (8001128 <MX_GPIO_Init+0x250>)
 80010da:	0019      	movs	r1, r3
 80010dc:	0010      	movs	r0, r2
 80010de:	f001 f805 	bl	80020ec <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 80010e2:	0021      	movs	r1, r4
 80010e4:	187b      	adds	r3, r7, r1
 80010e6:	220c      	movs	r2, #12
 80010e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ea:	187b      	adds	r3, r7, r1
 80010ec:	2200      	movs	r2, #0
 80010ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010f0:	187b      	adds	r3, r7, r1
 80010f2:	2201      	movs	r2, #1
 80010f4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010f6:	187b      	adds	r3, r7, r1
 80010f8:	4a0b      	ldr	r2, [pc, #44]	; (8001128 <MX_GPIO_Init+0x250>)
 80010fa:	0019      	movs	r1, r3
 80010fc:	0010      	movs	r0, r2
 80010fe:	f000 fff5 	bl	80020ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 3, 0);
 8001102:	2200      	movs	r2, #0
 8001104:	2103      	movs	r1, #3
 8001106:	2005      	movs	r0, #5
 8001108:	f000 fef2 	bl	8001ef0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800110c:	2005      	movs	r0, #5
 800110e:	f000 ff04 	bl	8001f1a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001112:	46c0      	nop			; (mov r8, r8)
 8001114:	46bd      	mov	sp, r7
 8001116:	b00b      	add	sp, #44	; 0x2c
 8001118:	bd90      	pop	{r4, r7, pc}
 800111a:	46c0      	nop			; (mov r8, r8)
 800111c:	40021000 	.word	0x40021000
 8001120:	0000a003 	.word	0x0000a003
 8001124:	50000400 	.word	0x50000400
 8001128:	50000c00 	.word	0x50000c00
 800112c:	00008c03 	.word	0x00008c03

08001130 <send_debug_logs>:
/* USER CODE BEGIN 4 */


// FUNCTIONS REQUIRED BY astronode-stm32-example-asset library
void send_debug_logs ( char* p_tx_buffer )
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	0018      	movs	r0, r3
 800113c:	f7fe ffe2 	bl	8000104 <strlen>
 8001140:	0003      	movs	r3, r0
 8001142:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	2bfa      	cmp	r3, #250	; 0xfa
 8001148:	d908      	bls.n	800115c <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , UART_TIMEOUT ) ;
 800114a:	23fa      	movs	r3, #250	; 0xfa
 800114c:	009b      	lsls	r3, r3, #2
 800114e:	490d      	ldr	r1, [pc, #52]	; (8001184 <send_debug_logs+0x54>)
 8001150:	480d      	ldr	r0, [pc, #52]	; (8001188 <send_debug_logs+0x58>)
 8001152:	222a      	movs	r2, #42	; 0x2a
 8001154:	f003 fe48 	bl	8004de8 <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 8001158:	23fa      	movs	r3, #250	; 0xfa
 800115a:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) p_tx_buffer , length , UART_TIMEOUT ) ;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	b29a      	uxth	r2, r3
 8001160:	23fa      	movs	r3, #250	; 0xfa
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	6879      	ldr	r1, [r7, #4]
 8001166:	4808      	ldr	r0, [pc, #32]	; (8001188 <send_debug_logs+0x58>)
 8001168:	f003 fe3e 	bl	8004de8 <HAL_UART_Transmit>
    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "\n" , 1 , UART_TIMEOUT ) ;
 800116c:	23fa      	movs	r3, #250	; 0xfa
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	4906      	ldr	r1, [pc, #24]	; (800118c <send_debug_logs+0x5c>)
 8001172:	4805      	ldr	r0, [pc, #20]	; (8001188 <send_debug_logs+0x58>)
 8001174:	2201      	movs	r2, #1
 8001176:	f003 fe37 	bl	8004de8 <HAL_UART_Transmit>
}
 800117a:	46c0      	nop			; (mov r8, r8)
 800117c:	46bd      	mov	sp, r7
 800117e:	b004      	add	sp, #16
 8001180:	bd80      	pop	{r7, pc}
 8001182:	46c0      	nop			; (mov r8, r8)
 8001184:	08008d7c 	.word	0x08008d7c
 8001188:	20000158 	.word	0x20000158
 800118c:	08008da8 	.word	0x08008da8

08001190 <my_lis2dw12_platform_write>:

// ACC LL Function

int32_t my_lis2dw12_platform_write ( void *handle , uint8_t reg , const uint8_t *bufp , uint16_t len )
{
 8001190:	b5b0      	push	{r4, r5, r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	0008      	movs	r0, r1
 800119a:	607a      	str	r2, [r7, #4]
 800119c:	0019      	movs	r1, r3
 800119e:	240b      	movs	r4, #11
 80011a0:	193b      	adds	r3, r7, r4
 80011a2:	1c02      	adds	r2, r0, #0
 80011a4:	701a      	strb	r2, [r3, #0]
 80011a6:	2508      	movs	r5, #8
 80011a8:	197b      	adds	r3, r7, r5
 80011aa:	1c0a      	adds	r2, r1, #0
 80011ac:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin	( GPIOA , ACC_CS_Pin , GPIO_PIN_RESET ) ;
 80011ae:	23a0      	movs	r3, #160	; 0xa0
 80011b0:	05db      	lsls	r3, r3, #23
 80011b2:	2200      	movs	r2, #0
 80011b4:	2110      	movs	r1, #16
 80011b6:	0018      	movs	r0, r3
 80011b8:	f001 f9f9 	bl	80025ae <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 80011bc:	2014      	movs	r0, #20
 80011be:	f000 fd9f 	bl	8001d00 <HAL_Delay>
	HAL_SPI_Transmit	( handle , &reg , 1 , 1000 ) ;
 80011c2:	23fa      	movs	r3, #250	; 0xfa
 80011c4:	009b      	lsls	r3, r3, #2
 80011c6:	1939      	adds	r1, r7, r4
 80011c8:	68f8      	ldr	r0, [r7, #12]
 80011ca:	2201      	movs	r2, #1
 80011cc:	f002 fbd8 	bl	8003980 <HAL_SPI_Transmit>
	HAL_SPI_Transmit	( handle , (uint8_t*) bufp , len , 1000 ) ;
 80011d0:	23fa      	movs	r3, #250	; 0xfa
 80011d2:	009c      	lsls	r4, r3, #2
 80011d4:	197b      	adds	r3, r7, r5
 80011d6:	881a      	ldrh	r2, [r3, #0]
 80011d8:	6879      	ldr	r1, [r7, #4]
 80011da:	68f8      	ldr	r0, [r7, #12]
 80011dc:	0023      	movs	r3, r4
 80011de:	f002 fbcf 	bl	8003980 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin	( GPIOA , ACC_CS_Pin , GPIO_PIN_SET) ;
 80011e2:	23a0      	movs	r3, #160	; 0xa0
 80011e4:	05db      	lsls	r3, r3, #23
 80011e6:	2201      	movs	r2, #1
 80011e8:	2110      	movs	r1, #16
 80011ea:	0018      	movs	r0, r3
 80011ec:	f001 f9df 	bl	80025ae <HAL_GPIO_WritePin>

	return 0;
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	0018      	movs	r0, r3
 80011f4:	46bd      	mov	sp, r7
 80011f6:	b004      	add	sp, #16
 80011f8:	bdb0      	pop	{r4, r5, r7, pc}

080011fa <my_lis2dw12_platform_read>:

int32_t my_lis2dw12_platform_read ( void *handle , uint8_t reg , uint8_t *bufp , uint16_t len )
{
 80011fa:	b5b0      	push	{r4, r5, r7, lr}
 80011fc:	b084      	sub	sp, #16
 80011fe:	af00      	add	r7, sp, #0
 8001200:	60f8      	str	r0, [r7, #12]
 8001202:	0008      	movs	r0, r1
 8001204:	607a      	str	r2, [r7, #4]
 8001206:	0019      	movs	r1, r3
 8001208:	240b      	movs	r4, #11
 800120a:	193b      	adds	r3, r7, r4
 800120c:	1c02      	adds	r2, r0, #0
 800120e:	701a      	strb	r2, [r3, #0]
 8001210:	2508      	movs	r5, #8
 8001212:	197b      	adds	r3, r7, r5
 8001214:	1c0a      	adds	r2, r1, #0
 8001216:	801a      	strh	r2, [r3, #0]
	reg |= 0x80;
 8001218:	193b      	adds	r3, r7, r4
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	4252      	negs	r2, r2
 8001220:	4313      	orrs	r3, r2
 8001222:	b2da      	uxtb	r2, r3
 8001224:	193b      	adds	r3, r7, r4
 8001226:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin ( GPIOA , ACC_CS_Pin , GPIO_PIN_RESET) ;
 8001228:	23a0      	movs	r3, #160	; 0xa0
 800122a:	05db      	lsls	r3, r3, #23
 800122c:	2200      	movs	r2, #0
 800122e:	2110      	movs	r1, #16
 8001230:	0018      	movs	r0, r3
 8001232:	f001 f9bc 	bl	80025ae <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 8001236:	2014      	movs	r0, #20
 8001238:	f000 fd62 	bl	8001d00 <HAL_Delay>
	HAL_SPI_Transmit ( handle , &reg , 1 , 1000 ) ;
 800123c:	23fa      	movs	r3, #250	; 0xfa
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	1939      	adds	r1, r7, r4
 8001242:	68f8      	ldr	r0, [r7, #12]
 8001244:	2201      	movs	r2, #1
 8001246:	f002 fb9b 	bl	8003980 <HAL_SPI_Transmit>
	HAL_SPI_Receive ( handle , bufp , len , 1000 ) ;
 800124a:	23fa      	movs	r3, #250	; 0xfa
 800124c:	009c      	lsls	r4, r3, #2
 800124e:	197b      	adds	r3, r7, r5
 8001250:	881a      	ldrh	r2, [r3, #0]
 8001252:	6879      	ldr	r1, [r7, #4]
 8001254:	68f8      	ldr	r0, [r7, #12]
 8001256:	0023      	movs	r3, r4
 8001258:	f002 fcf2 	bl	8003c40 <HAL_SPI_Receive>
	HAL_GPIO_WritePin ( GPIOA , ACC_CS_Pin , GPIO_PIN_SET) ;
 800125c:	23a0      	movs	r3, #160	; 0xa0
 800125e:	05db      	lsls	r3, r3, #23
 8001260:	2201      	movs	r2, #1
 8001262:	2110      	movs	r1, #16
 8001264:	0018      	movs	r0, r3
 8001266:	f001 f9a2 	bl	80025ae <HAL_GPIO_WritePin>

	return 0;
 800126a:	2300      	movs	r3, #0
}
 800126c:	0018      	movs	r0, r3
 800126e:	46bd      	mov	sp, r7
 8001270:	b004      	add	sp, #16
 8001272:	bdb0      	pop	{r4, r5, r7, pc}

08001274 <my_gnss_on>:

// GNSS LL Function
void my_gnss_on ( void )
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOB , GNSS_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8001278:	2380      	movs	r3, #128	; 0x80
 800127a:	021b      	lsls	r3, r3, #8
 800127c:	4808      	ldr	r0, [pc, #32]	; (80012a0 <my_gnss_on+0x2c>)
 800127e:	2201      	movs	r2, #1
 8001280:	0019      	movs	r1, r3
 8001282:	f001 f994 	bl	80025ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GPIOB , GNSS_RST_Pin , GPIO_PIN_SET ) ;
 8001286:	2380      	movs	r3, #128	; 0x80
 8001288:	019b      	lsls	r3, r3, #6
 800128a:	4805      	ldr	r0, [pc, #20]	; (80012a0 <my_gnss_on+0x2c>)
 800128c:	2201      	movs	r2, #1
 800128e:	0019      	movs	r1, r3
 8001290:	f001 f98d 	bl	80025ae <HAL_GPIO_WritePin>
	MX_USART3_UART_Init () ;
 8001294:	f7ff fd96 	bl	8000dc4 <MX_USART3_UART_Init>
}
 8001298:	46c0      	nop			; (mov r8, r8)
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	46c0      	nop			; (mov r8, r8)
 80012a0:	50000400 	.word	0x50000400

080012a4 <my_gnss_off>:
void my_gnss_off ( void )
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOB , GNSS_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 80012a8:	2380      	movs	r3, #128	; 0x80
 80012aa:	021b      	lsls	r3, r3, #8
 80012ac:	4809      	ldr	r0, [pc, #36]	; (80012d4 <my_gnss_off+0x30>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	0019      	movs	r1, r3
 80012b2:	f001 f97c 	bl	80025ae <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GPIOB , GNSS_RST_Pin , GPIO_PIN_RESET ) ;
 80012b6:	2380      	movs	r3, #128	; 0x80
 80012b8:	019b      	lsls	r3, r3, #6
 80012ba:	4806      	ldr	r0, [pc, #24]	; (80012d4 <my_gnss_off+0x30>)
 80012bc:	2200      	movs	r2, #0
 80012be:	0019      	movs	r1, r3
 80012c0:	f001 f975 	bl	80025ae <HAL_GPIO_WritePin>
	HAL_UART_DeInit ( HUART_GNSS ) ;
 80012c4:	4b04      	ldr	r3, [pc, #16]	; (80012d8 <my_gnss_off+0x34>)
 80012c6:	0018      	movs	r0, r3
 80012c8:	f003 fd4e 	bl	8004d68 <HAL_UART_DeInit>
}
 80012cc:	46c0      	nop			; (mov r8, r8)
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	50000400 	.word	0x50000400
 80012d8:	20000280 	.word	0x20000280

080012dc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a0c      	ldr	r2, [pc, #48]	; (800131c <HAL_TIM_PeriodElapsedCallback+0x40>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d111      	bne.n	8001312 <HAL_TIM_PeriodElapsedCallback+0x36>
	{
		tim_seconds++ ;
 80012ee:	4b0c      	ldr	r3, [pc, #48]	; (8001320 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	3301      	adds	r3, #1
 80012f4:	b29a      	uxth	r2, r3
 80012f6:	4b0a      	ldr	r3, [pc, #40]	; (8001320 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80012f8:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > TIM_SECONDS_THS_SYSTEM_RESET )
 80012fa:	4b09      	ldr	r3, [pc, #36]	; (8001320 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80012fc:	881a      	ldrh	r2, [r3, #0]
 80012fe:	2396      	movs	r3, #150	; 0x96
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	429a      	cmp	r2, r3
 8001304:	d905      	bls.n	8001312 <HAL_TIM_PeriodElapsedCallback+0x36>
		{
			send_debug_logs ( "Watchdog activated! System restart!" ) ;
 8001306:	4b07      	ldr	r3, [pc, #28]	; (8001324 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001308:	0018      	movs	r0, r3
 800130a:	f7ff ff11 	bl	8001130 <send_debug_logs>
			HAL_NVIC_SystemReset () ;
 800130e:	f000 fe14 	bl	8001f3a <HAL_NVIC_SystemReset>
		}
	}
}
 8001312:	46c0      	nop			; (mov r8, r8)
 8001314:	46bd      	mov	sp, r7
 8001316:	b002      	add	sp, #8
 8001318:	bd80      	pop	{r7, pc}
 800131a:	46c0      	nop			; (mov r8, r8)
 800131c:	40001000 	.word	0x40001000
 8001320:	20000420 	.word	0x20000420
 8001324:	08008dac 	.word	0x08008dac

08001328 <my_tim_init>:

void my_tim_init (void )
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_IT ( HTIM , TIM_IT_UPDATE ) ;
 800132c:	4b03      	ldr	r3, [pc, #12]	; (800133c <my_tim_init+0x14>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	2202      	movs	r2, #2
 8001332:	4252      	negs	r2, r2
 8001334:	611a      	str	r2, [r3, #16]
}
 8001336:	46c0      	nop			; (mov r8, r8)
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	2000010c 	.word	0x2000010c

08001340 <my_tim_start>:

void my_tim_start (void )
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
	tim_seconds = 0 ;
 8001344:	4b04      	ldr	r3, [pc, #16]	; (8001358 <my_tim_start+0x18>)
 8001346:	2200      	movs	r2, #0
 8001348:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( HTIM ) ;
 800134a:	4b04      	ldr	r3, [pc, #16]	; (800135c <my_tim_start+0x1c>)
 800134c:	0018      	movs	r0, r3
 800134e:	f003 f9d7 	bl	8004700 <HAL_TIM_Base_Start_IT>
}
 8001352:	46c0      	nop			; (mov r8, r8)
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000420 	.word	0x20000420
 800135c:	2000010c 	.word	0x2000010c

08001360 <my_tim_stop>:

void my_tim_stop (void )
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT ( HTIM ) ;
 8001364:	4b03      	ldr	r3, [pc, #12]	; (8001374 <my_tim_stop+0x14>)
 8001366:	0018      	movs	r0, r3
 8001368:	f003 fa2c 	bl	80047c4 <HAL_TIM_Base_Stop_IT>
}
 800136c:	46c0      	nop			; (mov r8, r8)
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	46c0      	nop			; (mov r8, r8)
 8001374:	2000010c 	.word	0x2000010c

08001378 <reset_astronode>:
void reset_astronode ( void )
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 800137c:	4b0a      	ldr	r3, [pc, #40]	; (80013a8 <reset_astronode+0x30>)
 800137e:	2201      	movs	r2, #1
 8001380:	2102      	movs	r1, #2
 8001382:	0018      	movs	r0, r3
 8001384:	f001 f913 	bl	80025ae <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 8001388:	2001      	movs	r0, #1
 800138a:	f000 fcb9 	bl	8001d00 <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 800138e:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <reset_astronode+0x30>)
 8001390:	2200      	movs	r2, #0
 8001392:	2102      	movs	r1, #2
 8001394:	0018      	movs	r0, r3
 8001396:	f001 f90a 	bl	80025ae <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 800139a:	20fa      	movs	r0, #250	; 0xfa
 800139c:	f000 fcb0 	bl	8001d00 <HAL_Delay>
}
 80013a0:	46c0      	nop			; (mov r8, r8)
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	46c0      	nop			; (mov r8, r8)
 80013a8:	50000400 	.word	0x50000400

080013ac <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 80013b6:	4b0a      	ldr	r3, [pc, #40]	; (80013e0 <send_astronode_request+0x34>)
 80013b8:	0018      	movs	r0, r3
 80013ba:	f7ff feb9 	bl	8001130 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	0018      	movs	r0, r3
 80013c2:	f7ff feb5 	bl	8001130 <send_debug_logs>
    HAL_UART_Transmit ( HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	b29a      	uxth	r2, r3
 80013ca:	23fa      	movs	r3, #250	; 0xfa
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	6879      	ldr	r1, [r7, #4]
 80013d0:	4804      	ldr	r0, [pc, #16]	; (80013e4 <send_astronode_request+0x38>)
 80013d2:	f003 fd09 	bl	8004de8 <HAL_UART_Transmit>
}
 80013d6:	46c0      	nop			; (mov r8, r8)
 80013d8:	46bd      	mov	sp, r7
 80013da:	b002      	add	sp, #8
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	46c0      	nop			; (mov r8, r8)
 80013e0:	08008dd0 	.word	0x08008dd0
 80013e4:	200001ec 	.word	0x200001ec

080013e8 <get_systick>:
uint32_t get_systick ( void )
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 80013ec:	f000 fc7e 	bl	8001cec <HAL_GetTick>
 80013f0:	0003      	movs	r3, r0
}
 80013f2:	0018      	movs	r0, r3
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	000a      	movs	r2, r1
 8001402:	1cbb      	adds	r3, r7, #2
 8001404:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 8001406:	f7ff ffef 	bl	80013e8 <get_systick>
 800140a:	0002      	movs	r2, r0
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	1cba      	adds	r2, r7, #2
 8001412:	8812      	ldrh	r2, [r2, #0]
 8001414:	429a      	cmp	r2, r3
 8001416:	419b      	sbcs	r3, r3
 8001418:	425b      	negs	r3, r3
 800141a:	b2db      	uxtb	r3, r3
}
 800141c:	0018      	movs	r0, r3
 800141e:	46bd      	mov	sp, r7
 8001420:	b002      	add	sp, #8
 8001422:	bd80      	pop	{r7, pc}

08001424 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 800142c:	6879      	ldr	r1, [r7, #4]
 800142e:	4806      	ldr	r0, [pc, #24]	; (8001448 <is_astronode_character_received+0x24>)
 8001430:	2364      	movs	r3, #100	; 0x64
 8001432:	2201      	movs	r2, #1
 8001434:	f003 fd7c 	bl	8004f30 <HAL_UART_Receive>
 8001438:	0003      	movs	r3, r0
 800143a:	425a      	negs	r2, r3
 800143c:	4153      	adcs	r3, r2
 800143e:	b2db      	uxtb	r3, r3
}
 8001440:	0018      	movs	r0, r3
 8001442:	46bd      	mov	sp, r7
 8001444:	b002      	add	sp, #8
 8001446:	bd80      	pop	{r7, pc}
 8001448:	200001ec 	.word	0x200001ec

0800144c <fifo_init>:




uint8_t fifo_init(uint8_t* worker_buffer, uint16_t size, volatile fifo_t* fifo)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	607a      	str	r2, [r7, #4]
 8001456:	230a      	movs	r3, #10
 8001458:	18fb      	adds	r3, r7, r3
 800145a:	1c0a      	adds	r2, r1, #0
 800145c:	801a      	strh	r2, [r3, #0]
    uint8_t retval = 0;
 800145e:	2117      	movs	r1, #23
 8001460:	187b      	adds	r3, r7, r1
 8001462:	2200      	movs	r2, #0
 8001464:	701a      	strb	r2, [r3, #0]

    if (NULL == worker_buffer) {
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d103      	bne.n	8001474 <fifo_init+0x28>
        retval = 1;
 800146c:	187b      	adds	r3, r7, r1
 800146e:	2201      	movs	r2, #1
 8001470:	701a      	strb	r2, [r3, #0]
        goto exit;
 8001472:	e022      	b.n	80014ba <fifo_init+0x6e>
    }

    if (0 == size) {
 8001474:	230a      	movs	r3, #10
 8001476:	18fb      	adds	r3, r7, r3
 8001478:	881b      	ldrh	r3, [r3, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d104      	bne.n	8001488 <fifo_init+0x3c>
        retval = 2;
 800147e:	2317      	movs	r3, #23
 8001480:	18fb      	adds	r3, r7, r3
 8001482:	2202      	movs	r2, #2
 8001484:	701a      	strb	r2, [r3, #0]
        goto exit;
 8001486:	e018      	b.n	80014ba <fifo_init+0x6e>
    }

    if (NULL == fifo) {
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d104      	bne.n	8001498 <fifo_init+0x4c>
        retval = 3;
 800148e:	2317      	movs	r3, #23
 8001490:	18fb      	adds	r3, r7, r3
 8001492:	2203      	movs	r2, #3
 8001494:	701a      	strb	r2, [r3, #0]
        goto exit;
 8001496:	e010      	b.n	80014ba <fifo_init+0x6e>
    }

    fifo->buffer = worker_buffer;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	68fa      	ldr	r2, [r7, #12]
 800149c:	601a      	str	r2, [r3, #0]
    fifo->total_size = size;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	220a      	movs	r2, #10
 80014a2:	18ba      	adds	r2, r7, r2
 80014a4:	8812      	ldrh	r2, [r2, #0]
 80014a6:	809a      	strh	r2, [r3, #4]
    fifo->cur_size = 0;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	80da      	strh	r2, [r3, #6]
    fifo->in_index = 0;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2200      	movs	r2, #0
 80014b2:	811a      	strh	r2, [r3, #8]
    fifo->out_index = 0;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2200      	movs	r2, #0
 80014b8:	815a      	strh	r2, [r3, #10]

exit:
    return retval;
 80014ba:	2317      	movs	r3, #23
 80014bc:	18fb      	adds	r3, r7, r3
 80014be:	781b      	ldrb	r3, [r3, #0]
}
 80014c0:	0018      	movs	r0, r3
 80014c2:	46bd      	mov	sp, r7
 80014c4:	b006      	add	sp, #24
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <fifo_is_empty>:

bool fifo_is_empty(fifo_t* fifo)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
    bool is_empty = true;
 80014d0:	210f      	movs	r1, #15
 80014d2:	187b      	adds	r3, r7, r1
 80014d4:	2201      	movs	r2, #1
 80014d6:	701a      	strb	r2, [r3, #0]

    if (0 != fifo->cur_size) {
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	88db      	ldrh	r3, [r3, #6]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d002      	beq.n	80014e6 <fifo_is_empty+0x1e>
        is_empty = false;
 80014e0:	187b      	adds	r3, r7, r1
 80014e2:	2200      	movs	r2, #0
 80014e4:	701a      	strb	r2, [r3, #0]
    }

    return is_empty;
 80014e6:	230f      	movs	r3, #15
 80014e8:	18fb      	adds	r3, r7, r3
 80014ea:	781b      	ldrb	r3, [r3, #0]
}
 80014ec:	0018      	movs	r0, r3
 80014ee:	46bd      	mov	sp, r7
 80014f0:	b004      	add	sp, #16
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <fifo_put>:

uint8_t fifo_put(fifo_t* fifo, uint8_t byte)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	000a      	movs	r2, r1
 80014fe:	1cfb      	adds	r3, r7, #3
 8001500:	701a      	strb	r2, [r3, #0]
    uint8_t retval = 0;
 8001502:	210f      	movs	r1, #15
 8001504:	187b      	adds	r3, r7, r1
 8001506:	2200      	movs	r2, #0
 8001508:	701a      	strb	r2, [r3, #0]

    if (NULL == fifo) {
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d103      	bne.n	8001518 <fifo_put+0x24>
        retval = 1;
 8001510:	187b      	adds	r3, r7, r1
 8001512:	2201      	movs	r2, #1
 8001514:	701a      	strb	r2, [r3, #0]
        goto exit;
 8001516:	e029      	b.n	800156c <fifo_put+0x78>
    }

    /* Check if fifo is not full */
    if (fifo->total_size == fifo->cur_size) {
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	889a      	ldrh	r2, [r3, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	88db      	ldrh	r3, [r3, #6]
 8001520:	429a      	cmp	r2, r3
 8001522:	d104      	bne.n	800152e <fifo_put+0x3a>
        retval = 2;
 8001524:	230f      	movs	r3, #15
 8001526:	18fb      	adds	r3, r7, r3
 8001528:	2202      	movs	r2, #2
 800152a:	701a      	strb	r2, [r3, #0]
        goto exit;
 800152c:	e01e      	b.n	800156c <fifo_put+0x78>
    }

    /* Enqueue the byte */
    fifo->buffer[fifo->in_index] = byte;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	8912      	ldrh	r2, [r2, #8]
 8001536:	189b      	adds	r3, r3, r2
 8001538:	1cfa      	adds	r2, r7, #3
 800153a:	7812      	ldrb	r2, [r2, #0]
 800153c:	701a      	strb	r2, [r3, #0]
    /* Increase the input index */
    fifo->in_index += 1;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	891b      	ldrh	r3, [r3, #8]
 8001542:	3301      	adds	r3, #1
 8001544:	b29a      	uxth	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	811a      	strh	r2, [r3, #8]
    /* Increase the count of the bytes placed in the fifo */
    fifo->cur_size += 1;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	88db      	ldrh	r3, [r3, #6]
 800154e:	3301      	adds	r3, #1
 8001550:	b29a      	uxth	r2, r3
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	80da      	strh	r2, [r3, #6]

    /* Wrap around the buffer */
    if (fifo->in_index == fifo->total_size) {
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	891a      	ldrh	r2, [r3, #8]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	889b      	ldrh	r3, [r3, #4]
 800155e:	429a      	cmp	r2, r3
 8001560:	d103      	bne.n	800156a <fifo_put+0x76>
        fifo->in_index = 0;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2200      	movs	r2, #0
 8001566:	811a      	strh	r2, [r3, #8]
 8001568:	e000      	b.n	800156c <fifo_put+0x78>
    }

exit:
 800156a:	46c0      	nop			; (mov r8, r8)
    return retval;
 800156c:	230f      	movs	r3, #15
 800156e:	18fb      	adds	r3, r7, r3
 8001570:	781b      	ldrb	r3, [r3, #0]
}
 8001572:	0018      	movs	r0, r3
 8001574:	46bd      	mov	sp, r7
 8001576:	b004      	add	sp, #16
 8001578:	bd80      	pop	{r7, pc}

0800157a <fifo_get>:

uint8_t fifo_get(fifo_t* fifo, uint8_t* byte)
{
 800157a:	b580      	push	{r7, lr}
 800157c:	b084      	sub	sp, #16
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]
 8001582:	6039      	str	r1, [r7, #0]
    uint8_t retval = 0;
 8001584:	210f      	movs	r1, #15
 8001586:	187b      	adds	r3, r7, r1
 8001588:	2200      	movs	r2, #0
 800158a:	701a      	strb	r2, [r3, #0]

    if (NULL == fifo) {
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d103      	bne.n	800159a <fifo_get+0x20>
        retval = 1;
 8001592:	187b      	adds	r3, r7, r1
 8001594:	2201      	movs	r2, #1
 8001596:	701a      	strb	r2, [r3, #0]
        goto exit;
 8001598:	e02f      	b.n	80015fa <fifo_get+0x80>
    }

    if (NULL == byte) {
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d104      	bne.n	80015aa <fifo_get+0x30>
        retval = 2;
 80015a0:	230f      	movs	r3, #15
 80015a2:	18fb      	adds	r3, r7, r3
 80015a4:	2202      	movs	r2, #2
 80015a6:	701a      	strb	r2, [r3, #0]
        goto exit;
 80015a8:	e027      	b.n	80015fa <fifo_get+0x80>
    }

    /* Check if fifo is not full */
    if (0 == fifo->cur_size) {
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	88db      	ldrh	r3, [r3, #6]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d104      	bne.n	80015bc <fifo_get+0x42>
        retval = 3;
 80015b2:	230f      	movs	r3, #15
 80015b4:	18fb      	adds	r3, r7, r3
 80015b6:	2203      	movs	r2, #3
 80015b8:	701a      	strb	r2, [r3, #0]
        goto exit;
 80015ba:	e01e      	b.n	80015fa <fifo_get+0x80>
    }

    /* Dequeue the byte */
    *byte = fifo->buffer[fifo->out_index];
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	687a      	ldr	r2, [r7, #4]
 80015c2:	8952      	ldrh	r2, [r2, #10]
 80015c4:	189b      	adds	r3, r3, r2
 80015c6:	781a      	ldrb	r2, [r3, #0]
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	701a      	strb	r2, [r3, #0]
    /* Increase the output index */
    fifo->out_index += 1;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	895b      	ldrh	r3, [r3, #10]
 80015d0:	3301      	adds	r3, #1
 80015d2:	b29a      	uxth	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	815a      	strh	r2, [r3, #10]
    /* Decrement the count of the bytes placed in the fifo */
    fifo->cur_size -= 1;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	88db      	ldrh	r3, [r3, #6]
 80015dc:	3b01      	subs	r3, #1
 80015de:	b29a      	uxth	r2, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	80da      	strh	r2, [r3, #6]

    /* Wrap around the buffer */
    if (fifo->out_index ==fifo->total_size) {
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	895a      	ldrh	r2, [r3, #10]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	889b      	ldrh	r3, [r3, #4]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d103      	bne.n	80015f8 <fifo_get+0x7e>
        fifo->out_index = 0;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2200      	movs	r2, #0
 80015f4:	815a      	strh	r2, [r3, #10]
 80015f6:	e000      	b.n	80015fa <fifo_get+0x80>
    }

exit:
 80015f8:	46c0      	nop			; (mov r8, r8)
    return retval;
 80015fa:	230f      	movs	r3, #15
 80015fc:	18fb      	adds	r3, r7, r3
 80015fe:	781b      	ldrb	r3, [r3, #0]
}
 8001600:	0018      	movs	r0, r3
 8001602:	46bd      	mov	sp, r7
 8001604:	b004      	add	sp, #16
 8001606:	bd80      	pop	{r7, pc}

08001608 <EXTI4_15_IRQHandler>:

void EXTI4_15_IRQHandler (void) {
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GNSS_3DFIX_Pin);
 800160c:	2020      	movs	r0, #32
 800160e:	f000 ffeb 	bl	80025e8 <HAL_GPIO_EXTI_IRQHandler>

}
 8001612:	46c0      	nop			; (mov r8, r8)
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <USART3_4_5_6_LPUART1_IRQHandler>:
void USART3_4_5_6_LPUART1_IRQHandler(void) {
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(HUART_GNSS);
 800161c:	4b03      	ldr	r3, [pc, #12]	; (800162c <USART3_4_5_6_LPUART1_IRQHandler+0x14>)
 800161e:	0018      	movs	r0, r3
 8001620:	f003 fdd2 	bl	80051c8 <HAL_UART_IRQHandler>
}
 8001624:	46c0      	nop			; (mov r8, r8)
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	46c0      	nop			; (mov r8, r8)
 800162c:	20000280 	.word	0x20000280

08001630 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
    if (huart == HUART_GNSS) {
 8001638:	687a      	ldr	r2, [r7, #4]
 800163a:	4b0a      	ldr	r3, [pc, #40]	; (8001664 <HAL_UART_RxCpltCallback+0x34>)
 800163c:	429a      	cmp	r2, r3
 800163e:	d10c      	bne.n	800165a <HAL_UART_RxCpltCallback+0x2a>
        // Move the head of the circular buffer


    	fifo_put(&uart_fifo, gnss_rxd_byte);
 8001640:	4b09      	ldr	r3, [pc, #36]	; (8001668 <HAL_UART_RxCpltCallback+0x38>)
 8001642:	781a      	ldrb	r2, [r3, #0]
 8001644:	4b09      	ldr	r3, [pc, #36]	; (800166c <HAL_UART_RxCpltCallback+0x3c>)
 8001646:	0011      	movs	r1, r2
 8001648:	0018      	movs	r0, r3
 800164a:	f7ff ff53 	bl	80014f4 <fifo_put>
//    	            // Buffer overflow, handle the overflow condition as needed
//    	            uart5_rx_index = 0;
//    	        }
        // Start a new reception

    	        HAL_UART_Receive_IT(&huart5, &gnss_rxd_byte, 1);
 800164e:	4906      	ldr	r1, [pc, #24]	; (8001668 <HAL_UART_RxCpltCallback+0x38>)
 8001650:	4b04      	ldr	r3, [pc, #16]	; (8001664 <HAL_UART_RxCpltCallback+0x34>)
 8001652:	2201      	movs	r2, #1
 8001654:	0018      	movs	r0, r3
 8001656:	f003 fd51 	bl	80050fc <HAL_UART_Receive_IT>
//        if(HAL_UART_Transmit(HUART_DBG, &receivedData, 1, UART_TIMEOUT) != HAL_OK)
//        {
//        	while(1);
//        }
}
}
 800165a:	46c0      	nop			; (mov r8, r8)
 800165c:	46bd      	mov	sp, r7
 800165e:	b002      	add	sp, #8
 8001660:	bd80      	pop	{r7, pc}
 8001662:	46c0      	nop			; (mov r8, r8)
 8001664:	20000280 	.word	0x20000280
 8001668:	20001430 	.word	0x20001430
 800166c:	20001424 	.word	0x20001424

08001670 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	0002      	movs	r2, r0
 8001678:	1dbb      	adds	r3, r7, #6
 800167a:	801a      	strh	r2, [r3, #0]
	if(HAL_GPIO_ReadPin(GNSS_3DFIX_GPIO_Port, GNSS_3DFIX_Pin))
 800167c:	4b0a      	ldr	r3, [pc, #40]	; (80016a8 <HAL_GPIO_EXTI_Rising_Callback+0x38>)
 800167e:	2120      	movs	r1, #32
 8001680:	0018      	movs	r0, r3
 8001682:	f000 ff77 	bl	8002574 <HAL_GPIO_ReadPin>
 8001686:	1e03      	subs	r3, r0, #0
 8001688:	d005      	beq.n	8001696 <HAL_GPIO_EXTI_Rising_Callback+0x26>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 800168a:	4b08      	ldr	r3, [pc, #32]	; (80016ac <HAL_GPIO_EXTI_Rising_Callback+0x3c>)
 800168c:	2201      	movs	r2, #1
 800168e:	2101      	movs	r1, #1
 8001690:	0018      	movs	r0, r3
 8001692:	f000 ff8c 	bl	80025ae <HAL_GPIO_WritePin>
	send_debug_logs ( "* EXTI5 INT: Succesful 3D position fix.\n" ) ;
 8001696:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <HAL_GPIO_EXTI_Rising_Callback+0x40>)
 8001698:	0018      	movs	r0, r3
 800169a:	f7ff fd49 	bl	8001130 <send_debug_logs>
}
 800169e:	46c0      	nop			; (mov r8, r8)
 80016a0:	46bd      	mov	sp, r7
 80016a2:	b002      	add	sp, #8
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	46c0      	nop			; (mov r8, r8)
 80016a8:	50000400 	.word	0x50000400
 80016ac:	50000c00 	.word	0x50000c00
 80016b0:	08008df4 	.word	0x08008df4

080016b4 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */

void Error_Handler(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016b8:	b672      	cpsid	i
}
 80016ba:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016bc:	e7fe      	b.n	80016bc <Error_Handler+0x8>
	...

080016c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016c6:	4b11      	ldr	r3, [pc, #68]	; (800170c <HAL_MspInit+0x4c>)
 80016c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016ca:	4b10      	ldr	r3, [pc, #64]	; (800170c <HAL_MspInit+0x4c>)
 80016cc:	2101      	movs	r1, #1
 80016ce:	430a      	orrs	r2, r1
 80016d0:	641a      	str	r2, [r3, #64]	; 0x40
 80016d2:	4b0e      	ldr	r3, [pc, #56]	; (800170c <HAL_MspInit+0x4c>)
 80016d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d6:	2201      	movs	r2, #1
 80016d8:	4013      	ands	r3, r2
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016de:	4b0b      	ldr	r3, [pc, #44]	; (800170c <HAL_MspInit+0x4c>)
 80016e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80016e2:	4b0a      	ldr	r3, [pc, #40]	; (800170c <HAL_MspInit+0x4c>)
 80016e4:	2180      	movs	r1, #128	; 0x80
 80016e6:	0549      	lsls	r1, r1, #21
 80016e8:	430a      	orrs	r2, r1
 80016ea:	63da      	str	r2, [r3, #60]	; 0x3c
 80016ec:	4b07      	ldr	r3, [pc, #28]	; (800170c <HAL_MspInit+0x4c>)
 80016ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80016f0:	2380      	movs	r3, #128	; 0x80
 80016f2:	055b      	lsls	r3, r3, #21
 80016f4:	4013      	ands	r3, r2
 80016f6:	603b      	str	r3, [r7, #0]
 80016f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80016fa:	23c0      	movs	r3, #192	; 0xc0
 80016fc:	00db      	lsls	r3, r3, #3
 80016fe:	0018      	movs	r0, r3
 8001700:	f000 fb22 	bl	8001d48 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001704:	46c0      	nop			; (mov r8, r8)
 8001706:	46bd      	mov	sp, r7
 8001708:	b002      	add	sp, #8
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40021000 	.word	0x40021000

08001710 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001710:	b590      	push	{r4, r7, lr}
 8001712:	b097      	sub	sp, #92	; 0x5c
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001718:	240c      	movs	r4, #12
 800171a:	193b      	adds	r3, r7, r4
 800171c:	0018      	movs	r0, r3
 800171e:	234c      	movs	r3, #76	; 0x4c
 8001720:	001a      	movs	r2, r3
 8001722:	2100      	movs	r1, #0
 8001724:	f006 fd16 	bl	8008154 <memset>
  if(hrtc->Instance==RTC)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a15      	ldr	r2, [pc, #84]	; (8001784 <HAL_RTC_MspInit+0x74>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d124      	bne.n	800177c <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001732:	193b      	adds	r3, r7, r4
 8001734:	2280      	movs	r2, #128	; 0x80
 8001736:	0292      	lsls	r2, r2, #10
 8001738:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800173a:	193b      	adds	r3, r7, r4
 800173c:	2280      	movs	r2, #128	; 0x80
 800173e:	0092      	lsls	r2, r2, #2
 8001740:	641a      	str	r2, [r3, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001742:	193b      	adds	r3, r7, r4
 8001744:	0018      	movs	r0, r3
 8001746:	f001 fcd9 	bl	80030fc <HAL_RCCEx_PeriphCLKConfig>
 800174a:	1e03      	subs	r3, r0, #0
 800174c:	d001      	beq.n	8001752 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800174e:	f7ff ffb1 	bl	80016b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001752:	4b0d      	ldr	r3, [pc, #52]	; (8001788 <HAL_RTC_MspInit+0x78>)
 8001754:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001756:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <HAL_RTC_MspInit+0x78>)
 8001758:	2180      	movs	r1, #128	; 0x80
 800175a:	0209      	lsls	r1, r1, #8
 800175c:	430a      	orrs	r2, r1
 800175e:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001760:	4b09      	ldr	r3, [pc, #36]	; (8001788 <HAL_RTC_MspInit+0x78>)
 8001762:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001764:	4b08      	ldr	r3, [pc, #32]	; (8001788 <HAL_RTC_MspInit+0x78>)
 8001766:	2180      	movs	r1, #128	; 0x80
 8001768:	00c9      	lsls	r1, r1, #3
 800176a:	430a      	orrs	r2, r1
 800176c:	63da      	str	r2, [r3, #60]	; 0x3c
 800176e:	4b06      	ldr	r3, [pc, #24]	; (8001788 <HAL_RTC_MspInit+0x78>)
 8001770:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001772:	2380      	movs	r3, #128	; 0x80
 8001774:	00db      	lsls	r3, r3, #3
 8001776:	4013      	ands	r3, r2
 8001778:	60bb      	str	r3, [r7, #8]
 800177a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800177c:	46c0      	nop			; (mov r8, r8)
 800177e:	46bd      	mov	sp, r7
 8001780:	b017      	add	sp, #92	; 0x5c
 8001782:	bd90      	pop	{r4, r7, pc}
 8001784:	40002800 	.word	0x40002800
 8001788:	40021000 	.word	0x40021000

0800178c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800178c:	b590      	push	{r4, r7, lr}
 800178e:	b08b      	sub	sp, #44	; 0x2c
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	2414      	movs	r4, #20
 8001796:	193b      	adds	r3, r7, r4
 8001798:	0018      	movs	r0, r3
 800179a:	2314      	movs	r3, #20
 800179c:	001a      	movs	r2, r3
 800179e:	2100      	movs	r1, #0
 80017a0:	f006 fcd8 	bl	8008154 <memset>
  if(hspi->Instance==SPI1)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a1b      	ldr	r2, [pc, #108]	; (8001818 <HAL_SPI_MspInit+0x8c>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d130      	bne.n	8001810 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017ae:	4b1b      	ldr	r3, [pc, #108]	; (800181c <HAL_SPI_MspInit+0x90>)
 80017b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017b2:	4b1a      	ldr	r3, [pc, #104]	; (800181c <HAL_SPI_MspInit+0x90>)
 80017b4:	2180      	movs	r1, #128	; 0x80
 80017b6:	0149      	lsls	r1, r1, #5
 80017b8:	430a      	orrs	r2, r1
 80017ba:	641a      	str	r2, [r3, #64]	; 0x40
 80017bc:	4b17      	ldr	r3, [pc, #92]	; (800181c <HAL_SPI_MspInit+0x90>)
 80017be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017c0:	2380      	movs	r3, #128	; 0x80
 80017c2:	015b      	lsls	r3, r3, #5
 80017c4:	4013      	ands	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ca:	4b14      	ldr	r3, [pc, #80]	; (800181c <HAL_SPI_MspInit+0x90>)
 80017cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017ce:	4b13      	ldr	r3, [pc, #76]	; (800181c <HAL_SPI_MspInit+0x90>)
 80017d0:	2101      	movs	r1, #1
 80017d2:	430a      	orrs	r2, r1
 80017d4:	635a      	str	r2, [r3, #52]	; 0x34
 80017d6:	4b11      	ldr	r3, [pc, #68]	; (800181c <HAL_SPI_MspInit+0x90>)
 80017d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017da:	2201      	movs	r2, #1
 80017dc:	4013      	ands	r3, r2
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ACC_SCK_Pin|ACC_MISO_Pin|ACC_MOSI_Pin;
 80017e2:	0021      	movs	r1, r4
 80017e4:	187b      	adds	r3, r7, r1
 80017e6:	22e0      	movs	r2, #224	; 0xe0
 80017e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ea:	187b      	adds	r3, r7, r1
 80017ec:	2202      	movs	r2, #2
 80017ee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	187b      	adds	r3, r7, r1
 80017f2:	2200      	movs	r2, #0
 80017f4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f6:	187b      	adds	r3, r7, r1
 80017f8:	2200      	movs	r2, #0
 80017fa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80017fc:	187b      	adds	r3, r7, r1
 80017fe:	2200      	movs	r2, #0
 8001800:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001802:	187a      	adds	r2, r7, r1
 8001804:	23a0      	movs	r3, #160	; 0xa0
 8001806:	05db      	lsls	r3, r3, #23
 8001808:	0011      	movs	r1, r2
 800180a:	0018      	movs	r0, r3
 800180c:	f000 fc6e 	bl	80020ec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001810:	46c0      	nop			; (mov r8, r8)
 8001812:	46bd      	mov	sp, r7
 8001814:	b00b      	add	sp, #44	; 0x2c
 8001816:	bd90      	pop	{r4, r7, pc}
 8001818:	40013000 	.word	0x40013000
 800181c:	40021000 	.word	0x40021000

08001820 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a0d      	ldr	r2, [pc, #52]	; (8001864 <HAL_TIM_Base_MspInit+0x44>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d113      	bne.n	800185a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001832:	4b0d      	ldr	r3, [pc, #52]	; (8001868 <HAL_TIM_Base_MspInit+0x48>)
 8001834:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001836:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <HAL_TIM_Base_MspInit+0x48>)
 8001838:	2110      	movs	r1, #16
 800183a:	430a      	orrs	r2, r1
 800183c:	63da      	str	r2, [r3, #60]	; 0x3c
 800183e:	4b0a      	ldr	r3, [pc, #40]	; (8001868 <HAL_TIM_Base_MspInit+0x48>)
 8001840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001842:	2210      	movs	r2, #16
 8001844:	4013      	ands	r3, r2
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 1, 0);
 800184a:	2200      	movs	r2, #0
 800184c:	2101      	movs	r1, #1
 800184e:	2011      	movs	r0, #17
 8001850:	f000 fb4e 	bl	8001ef0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8001854:	2011      	movs	r0, #17
 8001856:	f000 fb60 	bl	8001f1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800185a:	46c0      	nop			; (mov r8, r8)
 800185c:	46bd      	mov	sp, r7
 800185e:	b004      	add	sp, #16
 8001860:	bd80      	pop	{r7, pc}
 8001862:	46c0      	nop			; (mov r8, r8)
 8001864:	40001000 	.word	0x40001000
 8001868:	40021000 	.word	0x40021000

0800186c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800186c:	b590      	push	{r4, r7, lr}
 800186e:	b0a1      	sub	sp, #132	; 0x84
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001874:	236c      	movs	r3, #108	; 0x6c
 8001876:	18fb      	adds	r3, r7, r3
 8001878:	0018      	movs	r0, r3
 800187a:	2314      	movs	r3, #20
 800187c:	001a      	movs	r2, r3
 800187e:	2100      	movs	r1, #0
 8001880:	f006 fc68 	bl	8008154 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001884:	2420      	movs	r4, #32
 8001886:	193b      	adds	r3, r7, r4
 8001888:	0018      	movs	r0, r3
 800188a:	234c      	movs	r3, #76	; 0x4c
 800188c:	001a      	movs	r2, r3
 800188e:	2100      	movs	r1, #0
 8001890:	f006 fc60 	bl	8008154 <memset>
  if(huart->Instance==USART2)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a60      	ldr	r2, [pc, #384]	; (8001a1c <HAL_UART_MspInit+0x1b0>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d13f      	bne.n	800191e <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800189e:	193b      	adds	r3, r7, r4
 80018a0:	2202      	movs	r2, #2
 80018a2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80018a4:	193b      	adds	r3, r7, r4
 80018a6:	2200      	movs	r2, #0
 80018a8:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018aa:	193b      	adds	r3, r7, r4
 80018ac:	0018      	movs	r0, r3
 80018ae:	f001 fc25 	bl	80030fc <HAL_RCCEx_PeriphCLKConfig>
 80018b2:	1e03      	subs	r3, r0, #0
 80018b4:	d001      	beq.n	80018ba <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80018b6:	f7ff fefd 	bl	80016b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018ba:	4b59      	ldr	r3, [pc, #356]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 80018bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018be:	4b58      	ldr	r3, [pc, #352]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 80018c0:	2180      	movs	r1, #128	; 0x80
 80018c2:	0289      	lsls	r1, r1, #10
 80018c4:	430a      	orrs	r2, r1
 80018c6:	63da      	str	r2, [r3, #60]	; 0x3c
 80018c8:	4b55      	ldr	r3, [pc, #340]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 80018ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018cc:	2380      	movs	r3, #128	; 0x80
 80018ce:	029b      	lsls	r3, r3, #10
 80018d0:	4013      	ands	r3, r2
 80018d2:	61fb      	str	r3, [r7, #28]
 80018d4:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d6:	4b52      	ldr	r3, [pc, #328]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 80018d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018da:	4b51      	ldr	r3, [pc, #324]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 80018dc:	2101      	movs	r1, #1
 80018de:	430a      	orrs	r2, r1
 80018e0:	635a      	str	r2, [r3, #52]	; 0x34
 80018e2:	4b4f      	ldr	r3, [pc, #316]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 80018e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018e6:	2201      	movs	r2, #1
 80018e8:	4013      	ands	r3, r2
 80018ea:	61bb      	str	r3, [r7, #24]
 80018ec:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 80018ee:	216c      	movs	r1, #108	; 0x6c
 80018f0:	187b      	adds	r3, r7, r1
 80018f2:	220c      	movs	r2, #12
 80018f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f6:	187b      	adds	r3, r7, r1
 80018f8:	2202      	movs	r2, #2
 80018fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	187b      	adds	r3, r7, r1
 80018fe:	2200      	movs	r2, #0
 8001900:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001902:	187b      	adds	r3, r7, r1
 8001904:	2200      	movs	r2, #0
 8001906:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001908:	187b      	adds	r3, r7, r1
 800190a:	2201      	movs	r2, #1
 800190c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190e:	187a      	adds	r2, r7, r1
 8001910:	23a0      	movs	r3, #160	; 0xa0
 8001912:	05db      	lsls	r3, r3, #23
 8001914:	0011      	movs	r1, r2
 8001916:	0018      	movs	r0, r3
 8001918:	f000 fbe8 	bl	80020ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 800191c:	e07a      	b.n	8001a14 <HAL_UART_MspInit+0x1a8>
  else if(huart->Instance==USART3)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a40      	ldr	r2, [pc, #256]	; (8001a24 <HAL_UART_MspInit+0x1b8>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d140      	bne.n	80019aa <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001928:	2120      	movs	r1, #32
 800192a:	187b      	adds	r3, r7, r1
 800192c:	2204      	movs	r2, #4
 800192e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001930:	187b      	adds	r3, r7, r1
 8001932:	2200      	movs	r2, #0
 8001934:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001936:	187b      	adds	r3, r7, r1
 8001938:	0018      	movs	r0, r3
 800193a:	f001 fbdf 	bl	80030fc <HAL_RCCEx_PeriphCLKConfig>
 800193e:	1e03      	subs	r3, r0, #0
 8001940:	d001      	beq.n	8001946 <HAL_UART_MspInit+0xda>
      Error_Handler();
 8001942:	f7ff feb7 	bl	80016b4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001946:	4b36      	ldr	r3, [pc, #216]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 8001948:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800194a:	4b35      	ldr	r3, [pc, #212]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 800194c:	2180      	movs	r1, #128	; 0x80
 800194e:	02c9      	lsls	r1, r1, #11
 8001950:	430a      	orrs	r2, r1
 8001952:	63da      	str	r2, [r3, #60]	; 0x3c
 8001954:	4b32      	ldr	r3, [pc, #200]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 8001956:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001958:	2380      	movs	r3, #128	; 0x80
 800195a:	02db      	lsls	r3, r3, #11
 800195c:	4013      	ands	r3, r2
 800195e:	617b      	str	r3, [r7, #20]
 8001960:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001962:	4b2f      	ldr	r3, [pc, #188]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 8001964:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001966:	4b2e      	ldr	r3, [pc, #184]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 8001968:	2102      	movs	r1, #2
 800196a:	430a      	orrs	r2, r1
 800196c:	635a      	str	r2, [r3, #52]	; 0x34
 800196e:	4b2c      	ldr	r3, [pc, #176]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 8001970:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001972:	2202      	movs	r2, #2
 8001974:	4013      	ands	r3, r2
 8001976:	613b      	str	r3, [r7, #16]
 8001978:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ASTRO_TX_Pin|ASTRO_RX_Pin;
 800197a:	216c      	movs	r1, #108	; 0x6c
 800197c:	187b      	adds	r3, r7, r1
 800197e:	22c0      	movs	r2, #192	; 0xc0
 8001980:	0092      	lsls	r2, r2, #2
 8001982:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001984:	187b      	adds	r3, r7, r1
 8001986:	2202      	movs	r2, #2
 8001988:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	187b      	adds	r3, r7, r1
 800198c:	2200      	movs	r2, #0
 800198e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001990:	187b      	adds	r3, r7, r1
 8001992:	2200      	movs	r2, #0
 8001994:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8001996:	187b      	adds	r3, r7, r1
 8001998:	2204      	movs	r2, #4
 800199a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800199c:	187b      	adds	r3, r7, r1
 800199e:	4a22      	ldr	r2, [pc, #136]	; (8001a28 <HAL_UART_MspInit+0x1bc>)
 80019a0:	0019      	movs	r1, r3
 80019a2:	0010      	movs	r0, r2
 80019a4:	f000 fba2 	bl	80020ec <HAL_GPIO_Init>
}
 80019a8:	e034      	b.n	8001a14 <HAL_UART_MspInit+0x1a8>
  else if(huart->Instance==USART5)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a1f      	ldr	r2, [pc, #124]	; (8001a2c <HAL_UART_MspInit+0x1c0>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d12f      	bne.n	8001a14 <HAL_UART_MspInit+0x1a8>
    __HAL_RCC_USART5_CLK_ENABLE();
 80019b4:	4b1a      	ldr	r3, [pc, #104]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 80019b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019b8:	4b19      	ldr	r3, [pc, #100]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 80019ba:	2180      	movs	r1, #128	; 0x80
 80019bc:	0049      	lsls	r1, r1, #1
 80019be:	430a      	orrs	r2, r1
 80019c0:	63da      	str	r2, [r3, #60]	; 0x3c
 80019c2:	4b17      	ldr	r3, [pc, #92]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 80019c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019c6:	2380      	movs	r3, #128	; 0x80
 80019c8:	005b      	lsls	r3, r3, #1
 80019ca:	4013      	ands	r3, r2
 80019cc:	60fb      	str	r3, [r7, #12]
 80019ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019d0:	4b13      	ldr	r3, [pc, #76]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 80019d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019d4:	4b12      	ldr	r3, [pc, #72]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 80019d6:	2102      	movs	r1, #2
 80019d8:	430a      	orrs	r2, r1
 80019da:	635a      	str	r2, [r3, #52]	; 0x34
 80019dc:	4b10      	ldr	r3, [pc, #64]	; (8001a20 <HAL_UART_MspInit+0x1b4>)
 80019de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019e0:	2202      	movs	r2, #2
 80019e2:	4013      	ands	r3, r2
 80019e4:	60bb      	str	r3, [r7, #8]
 80019e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 80019e8:	216c      	movs	r1, #108	; 0x6c
 80019ea:	187b      	adds	r3, r7, r1
 80019ec:	2218      	movs	r2, #24
 80019ee:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f0:	187b      	adds	r3, r7, r1
 80019f2:	2202      	movs	r2, #2
 80019f4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	187b      	adds	r3, r7, r1
 80019f8:	2200      	movs	r2, #0
 80019fa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	187b      	adds	r3, r7, r1
 80019fe:	2200      	movs	r2, #0
 8001a00:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 8001a02:	187b      	adds	r3, r7, r1
 8001a04:	2203      	movs	r2, #3
 8001a06:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a08:	187b      	adds	r3, r7, r1
 8001a0a:	4a07      	ldr	r2, [pc, #28]	; (8001a28 <HAL_UART_MspInit+0x1bc>)
 8001a0c:	0019      	movs	r1, r3
 8001a0e:	0010      	movs	r0, r2
 8001a10:	f000 fb6c 	bl	80020ec <HAL_GPIO_Init>
}
 8001a14:	46c0      	nop			; (mov r8, r8)
 8001a16:	46bd      	mov	sp, r7
 8001a18:	b021      	add	sp, #132	; 0x84
 8001a1a:	bd90      	pop	{r4, r7, pc}
 8001a1c:	40004400 	.word	0x40004400
 8001a20:	40021000 	.word	0x40021000
 8001a24:	40004800 	.word	0x40004800
 8001a28:	50000400 	.word	0x50000400
 8001a2c:	40005000 	.word	0x40005000

08001a30 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a1b      	ldr	r2, [pc, #108]	; (8001aac <HAL_UART_MspDeInit+0x7c>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d10c      	bne.n	8001a5c <HAL_UART_MspDeInit+0x2c>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8001a42:	4b1b      	ldr	r3, [pc, #108]	; (8001ab0 <HAL_UART_MspDeInit+0x80>)
 8001a44:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a46:	4b1a      	ldr	r3, [pc, #104]	; (8001ab0 <HAL_UART_MspDeInit+0x80>)
 8001a48:	491a      	ldr	r1, [pc, #104]	; (8001ab4 <HAL_UART_MspDeInit+0x84>)
 8001a4a:	400a      	ands	r2, r1
 8001a4c:	63da      	str	r2, [r3, #60]	; 0x3c

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, DBG_TX_Pin|DBG_RX_Pin);
 8001a4e:	23a0      	movs	r3, #160	; 0xa0
 8001a50:	05db      	lsls	r3, r3, #23
 8001a52:	210c      	movs	r1, #12
 8001a54:	0018      	movs	r0, r3
 8001a56:	f000 fcb5 	bl	80023c4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART5_MspDeInit 1 */

  /* USER CODE END USART5_MspDeInit 1 */
  }

}
 8001a5a:	e022      	b.n	8001aa2 <HAL_UART_MspDeInit+0x72>
  else if(huart->Instance==USART3)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a15      	ldr	r2, [pc, #84]	; (8001ab8 <HAL_UART_MspDeInit+0x88>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d10d      	bne.n	8001a82 <HAL_UART_MspDeInit+0x52>
    __HAL_RCC_USART3_CLK_DISABLE();
 8001a66:	4b12      	ldr	r3, [pc, #72]	; (8001ab0 <HAL_UART_MspDeInit+0x80>)
 8001a68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a6a:	4b11      	ldr	r3, [pc, #68]	; (8001ab0 <HAL_UART_MspDeInit+0x80>)
 8001a6c:	4913      	ldr	r1, [pc, #76]	; (8001abc <HAL_UART_MspDeInit+0x8c>)
 8001a6e:	400a      	ands	r2, r1
 8001a70:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, ASTRO_TX_Pin|ASTRO_RX_Pin);
 8001a72:	23c0      	movs	r3, #192	; 0xc0
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	4a12      	ldr	r2, [pc, #72]	; (8001ac0 <HAL_UART_MspDeInit+0x90>)
 8001a78:	0019      	movs	r1, r3
 8001a7a:	0010      	movs	r0, r2
 8001a7c:	f000 fca2 	bl	80023c4 <HAL_GPIO_DeInit>
}
 8001a80:	e00f      	b.n	8001aa2 <HAL_UART_MspDeInit+0x72>
  else if(huart->Instance==USART5)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a0f      	ldr	r2, [pc, #60]	; (8001ac4 <HAL_UART_MspDeInit+0x94>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d10a      	bne.n	8001aa2 <HAL_UART_MspDeInit+0x72>
    __HAL_RCC_USART5_CLK_DISABLE();
 8001a8c:	4b08      	ldr	r3, [pc, #32]	; (8001ab0 <HAL_UART_MspDeInit+0x80>)
 8001a8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a90:	4b07      	ldr	r3, [pc, #28]	; (8001ab0 <HAL_UART_MspDeInit+0x80>)
 8001a92:	490d      	ldr	r1, [pc, #52]	; (8001ac8 <HAL_UART_MspDeInit+0x98>)
 8001a94:	400a      	ands	r2, r1
 8001a96:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, GNSS_TX_Pin|GNSS_RX_Pin);
 8001a98:	4b09      	ldr	r3, [pc, #36]	; (8001ac0 <HAL_UART_MspDeInit+0x90>)
 8001a9a:	2118      	movs	r1, #24
 8001a9c:	0018      	movs	r0, r3
 8001a9e:	f000 fc91 	bl	80023c4 <HAL_GPIO_DeInit>
}
 8001aa2:	46c0      	nop			; (mov r8, r8)
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	b002      	add	sp, #8
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	46c0      	nop			; (mov r8, r8)
 8001aac:	40004400 	.word	0x40004400
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	fffdffff 	.word	0xfffdffff
 8001ab8:	40004800 	.word	0x40004800
 8001abc:	fffbffff 	.word	0xfffbffff
 8001ac0:	50000400 	.word	0x50000400
 8001ac4:	40005000 	.word	0x40005000
 8001ac8:	fffffeff 	.word	0xfffffeff

08001acc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ad0:	e7fe      	b.n	8001ad0 <NMI_Handler+0x4>

08001ad2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ad6:	e7fe      	b.n	8001ad6 <HardFault_Handler+0x4>

08001ad8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001adc:	46c0      	nop			; (mov r8, r8)
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ae6:	46c0      	nop			; (mov r8, r8)
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001af0:	f000 f8ea 	bl	8001cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001af4:	46c0      	nop			; (mov r8, r8)
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}

08001afa <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACC_INT1_Pin);
 8001afe:	2001      	movs	r0, #1
 8001b00:	f000 fd72 	bl	80025e8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ACC_INT2_Pin);
 8001b04:	2002      	movs	r0, #2
 8001b06:	f000 fd6f 	bl	80025e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8001b0a:	46c0      	nop			; (mov r8, r8)
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b14:	4b03      	ldr	r3, [pc, #12]	; (8001b24 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8001b16:	0018      	movs	r0, r3
 8001b18:	f002 fe82 	bl	8004820 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8001b1c:	46c0      	nop			; (mov r8, r8)
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	46c0      	nop			; (mov r8, r8)
 8001b24:	2000010c 	.word	0x2000010c

08001b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b30:	4a14      	ldr	r2, [pc, #80]	; (8001b84 <_sbrk+0x5c>)
 8001b32:	4b15      	ldr	r3, [pc, #84]	; (8001b88 <_sbrk+0x60>)
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b3c:	4b13      	ldr	r3, [pc, #76]	; (8001b8c <_sbrk+0x64>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d102      	bne.n	8001b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b44:	4b11      	ldr	r3, [pc, #68]	; (8001b8c <_sbrk+0x64>)
 8001b46:	4a12      	ldr	r2, [pc, #72]	; (8001b90 <_sbrk+0x68>)
 8001b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b4a:	4b10      	ldr	r3, [pc, #64]	; (8001b8c <_sbrk+0x64>)
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	18d3      	adds	r3, r2, r3
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d207      	bcs.n	8001b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b58:	f006 fb16 	bl	8008188 <__errno>
 8001b5c:	0003      	movs	r3, r0
 8001b5e:	220c      	movs	r2, #12
 8001b60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b62:	2301      	movs	r3, #1
 8001b64:	425b      	negs	r3, r3
 8001b66:	e009      	b.n	8001b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b68:	4b08      	ldr	r3, [pc, #32]	; (8001b8c <_sbrk+0x64>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b6e:	4b07      	ldr	r3, [pc, #28]	; (8001b8c <_sbrk+0x64>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	18d2      	adds	r2, r2, r3
 8001b76:	4b05      	ldr	r3, [pc, #20]	; (8001b8c <_sbrk+0x64>)
 8001b78:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
}
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	b006      	add	sp, #24
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20024000 	.word	0x20024000
 8001b88:	00000400 	.word	0x00000400
 8001b8c:	20001434 	.word	0x20001434
 8001b90:	20001588 	.word	0x20001588

08001b94 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b98:	46c0      	nop			; (mov r8, r8)
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ba0:	480d      	ldr	r0, [pc, #52]	; (8001bd8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ba2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ba4:	f7ff fff6 	bl	8001b94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ba8:	480c      	ldr	r0, [pc, #48]	; (8001bdc <LoopForever+0x6>)
  ldr r1, =_edata
 8001baa:	490d      	ldr	r1, [pc, #52]	; (8001be0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bac:	4a0d      	ldr	r2, [pc, #52]	; (8001be4 <LoopForever+0xe>)
  movs r3, #0
 8001bae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bb0:	e002      	b.n	8001bb8 <LoopCopyDataInit>

08001bb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bb6:	3304      	adds	r3, #4

08001bb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bbc:	d3f9      	bcc.n	8001bb2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bbe:	4a0a      	ldr	r2, [pc, #40]	; (8001be8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bc0:	4c0a      	ldr	r4, [pc, #40]	; (8001bec <LoopForever+0x16>)
  movs r3, #0
 8001bc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc4:	e001      	b.n	8001bca <LoopFillZerobss>

08001bc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bc8:	3204      	adds	r2, #4

08001bca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bcc:	d3fb      	bcc.n	8001bc6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001bce:	f006 fae1 	bl	8008194 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001bd2:	f7fe fd35 	bl	8000640 <main>

08001bd6 <LoopForever>:

LoopForever:
  b LoopForever
 8001bd6:	e7fe      	b.n	8001bd6 <LoopForever>
  ldr   r0, =_estack
 8001bd8:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8001bdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001be0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001be4:	0800a5a8 	.word	0x0800a5a8
  ldr r2, =_sbss
 8001be8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001bec:	20001584 	.word	0x20001584

08001bf0 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bf0:	e7fe      	b.n	8001bf0 <ADC1_COMP_IRQHandler>
	...

08001bf4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bfa:	1dfb      	adds	r3, r7, #7
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c00:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <HAL_Init+0x3c>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	4b0a      	ldr	r3, [pc, #40]	; (8001c30 <HAL_Init+0x3c>)
 8001c06:	2180      	movs	r1, #128	; 0x80
 8001c08:	0049      	lsls	r1, r1, #1
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c0e:	2000      	movs	r0, #0
 8001c10:	f000 f810 	bl	8001c34 <HAL_InitTick>
 8001c14:	1e03      	subs	r3, r0, #0
 8001c16:	d003      	beq.n	8001c20 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001c18:	1dfb      	adds	r3, r7, #7
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	701a      	strb	r2, [r3, #0]
 8001c1e:	e001      	b.n	8001c24 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001c20:	f7ff fd4e 	bl	80016c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c24:	1dfb      	adds	r3, r7, #7
 8001c26:	781b      	ldrb	r3, [r3, #0]
}
 8001c28:	0018      	movs	r0, r3
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	b002      	add	sp, #8
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	40022000 	.word	0x40022000

08001c34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c34:	b590      	push	{r4, r7, lr}
 8001c36:	b085      	sub	sp, #20
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c3c:	230f      	movs	r3, #15
 8001c3e:	18fb      	adds	r3, r7, r3
 8001c40:	2200      	movs	r2, #0
 8001c42:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001c44:	4b1d      	ldr	r3, [pc, #116]	; (8001cbc <HAL_InitTick+0x88>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d02b      	beq.n	8001ca4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001c4c:	4b1c      	ldr	r3, [pc, #112]	; (8001cc0 <HAL_InitTick+0x8c>)
 8001c4e:	681c      	ldr	r4, [r3, #0]
 8001c50:	4b1a      	ldr	r3, [pc, #104]	; (8001cbc <HAL_InitTick+0x88>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	0019      	movs	r1, r3
 8001c56:	23fa      	movs	r3, #250	; 0xfa
 8001c58:	0098      	lsls	r0, r3, #2
 8001c5a:	f7fe fa65 	bl	8000128 <__udivsi3>
 8001c5e:	0003      	movs	r3, r0
 8001c60:	0019      	movs	r1, r3
 8001c62:	0020      	movs	r0, r4
 8001c64:	f7fe fa60 	bl	8000128 <__udivsi3>
 8001c68:	0003      	movs	r3, r0
 8001c6a:	0018      	movs	r0, r3
 8001c6c:	f000 f969 	bl	8001f42 <HAL_SYSTICK_Config>
 8001c70:	1e03      	subs	r3, r0, #0
 8001c72:	d112      	bne.n	8001c9a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2b03      	cmp	r3, #3
 8001c78:	d80a      	bhi.n	8001c90 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c7a:	6879      	ldr	r1, [r7, #4]
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	425b      	negs	r3, r3
 8001c80:	2200      	movs	r2, #0
 8001c82:	0018      	movs	r0, r3
 8001c84:	f000 f934 	bl	8001ef0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c88:	4b0e      	ldr	r3, [pc, #56]	; (8001cc4 <HAL_InitTick+0x90>)
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	e00d      	b.n	8001cac <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001c90:	230f      	movs	r3, #15
 8001c92:	18fb      	adds	r3, r7, r3
 8001c94:	2201      	movs	r2, #1
 8001c96:	701a      	strb	r2, [r3, #0]
 8001c98:	e008      	b.n	8001cac <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c9a:	230f      	movs	r3, #15
 8001c9c:	18fb      	adds	r3, r7, r3
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	701a      	strb	r2, [r3, #0]
 8001ca2:	e003      	b.n	8001cac <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ca4:	230f      	movs	r3, #15
 8001ca6:	18fb      	adds	r3, r7, r3
 8001ca8:	2201      	movs	r2, #1
 8001caa:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001cac:	230f      	movs	r3, #15
 8001cae:	18fb      	adds	r3, r7, r3
 8001cb0:	781b      	ldrb	r3, [r3, #0]
}
 8001cb2:	0018      	movs	r0, r3
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	b005      	add	sp, #20
 8001cb8:	bd90      	pop	{r4, r7, pc}
 8001cba:	46c0      	nop			; (mov r8, r8)
 8001cbc:	2000000c 	.word	0x2000000c
 8001cc0:	20000004 	.word	0x20000004
 8001cc4:	20000008 	.word	0x20000008

08001cc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ccc:	4b05      	ldr	r3, [pc, #20]	; (8001ce4 <HAL_IncTick+0x1c>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	001a      	movs	r2, r3
 8001cd2:	4b05      	ldr	r3, [pc, #20]	; (8001ce8 <HAL_IncTick+0x20>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	18d2      	adds	r2, r2, r3
 8001cd8:	4b03      	ldr	r3, [pc, #12]	; (8001ce8 <HAL_IncTick+0x20>)
 8001cda:	601a      	str	r2, [r3, #0]
}
 8001cdc:	46c0      	nop			; (mov r8, r8)
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	46c0      	nop			; (mov r8, r8)
 8001ce4:	2000000c 	.word	0x2000000c
 8001ce8:	20001438 	.word	0x20001438

08001cec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  return uwTick;
 8001cf0:	4b02      	ldr	r3, [pc, #8]	; (8001cfc <HAL_GetTick+0x10>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
}
 8001cf4:	0018      	movs	r0, r3
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	46c0      	nop			; (mov r8, r8)
 8001cfc:	20001438 	.word	0x20001438

08001d00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d08:	f7ff fff0 	bl	8001cec <HAL_GetTick>
 8001d0c:	0003      	movs	r3, r0
 8001d0e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	3301      	adds	r3, #1
 8001d18:	d005      	beq.n	8001d26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d1a:	4b0a      	ldr	r3, [pc, #40]	; (8001d44 <HAL_Delay+0x44>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	001a      	movs	r2, r3
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	189b      	adds	r3, r3, r2
 8001d24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d26:	46c0      	nop			; (mov r8, r8)
 8001d28:	f7ff ffe0 	bl	8001cec <HAL_GetTick>
 8001d2c:	0002      	movs	r2, r0
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	68fa      	ldr	r2, [r7, #12]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d8f7      	bhi.n	8001d28 <HAL_Delay+0x28>
  {
  }
}
 8001d38:	46c0      	nop			; (mov r8, r8)
 8001d3a:	46c0      	nop			; (mov r8, r8)
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	b004      	add	sp, #16
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	46c0      	nop			; (mov r8, r8)
 8001d44:	2000000c 	.word	0x2000000c

08001d48 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001d50:	4b06      	ldr	r3, [pc, #24]	; (8001d6c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a06      	ldr	r2, [pc, #24]	; (8001d70 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8001d56:	4013      	ands	r3, r2
 8001d58:	0019      	movs	r1, r3
 8001d5a:	4b04      	ldr	r3, [pc, #16]	; (8001d6c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	601a      	str	r2, [r3, #0]
}
 8001d62:	46c0      	nop			; (mov r8, r8)
 8001d64:	46bd      	mov	sp, r7
 8001d66:	b002      	add	sp, #8
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	46c0      	nop			; (mov r8, r8)
 8001d6c:	40010000 	.word	0x40010000
 8001d70:	fffff9ff 	.word	0xfffff9ff

08001d74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	0002      	movs	r2, r0
 8001d7c:	1dfb      	adds	r3, r7, #7
 8001d7e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d80:	1dfb      	adds	r3, r7, #7
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	2b7f      	cmp	r3, #127	; 0x7f
 8001d86:	d809      	bhi.n	8001d9c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d88:	1dfb      	adds	r3, r7, #7
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	001a      	movs	r2, r3
 8001d8e:	231f      	movs	r3, #31
 8001d90:	401a      	ands	r2, r3
 8001d92:	4b04      	ldr	r3, [pc, #16]	; (8001da4 <__NVIC_EnableIRQ+0x30>)
 8001d94:	2101      	movs	r1, #1
 8001d96:	4091      	lsls	r1, r2
 8001d98:	000a      	movs	r2, r1
 8001d9a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001d9c:	46c0      	nop			; (mov r8, r8)
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	b002      	add	sp, #8
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	e000e100 	.word	0xe000e100

08001da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001da8:	b590      	push	{r4, r7, lr}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	0002      	movs	r2, r0
 8001db0:	6039      	str	r1, [r7, #0]
 8001db2:	1dfb      	adds	r3, r7, #7
 8001db4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001db6:	1dfb      	adds	r3, r7, #7
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	2b7f      	cmp	r3, #127	; 0x7f
 8001dbc:	d828      	bhi.n	8001e10 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001dbe:	4a2f      	ldr	r2, [pc, #188]	; (8001e7c <__NVIC_SetPriority+0xd4>)
 8001dc0:	1dfb      	adds	r3, r7, #7
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	b25b      	sxtb	r3, r3
 8001dc6:	089b      	lsrs	r3, r3, #2
 8001dc8:	33c0      	adds	r3, #192	; 0xc0
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	589b      	ldr	r3, [r3, r2]
 8001dce:	1dfa      	adds	r2, r7, #7
 8001dd0:	7812      	ldrb	r2, [r2, #0]
 8001dd2:	0011      	movs	r1, r2
 8001dd4:	2203      	movs	r2, #3
 8001dd6:	400a      	ands	r2, r1
 8001dd8:	00d2      	lsls	r2, r2, #3
 8001dda:	21ff      	movs	r1, #255	; 0xff
 8001ddc:	4091      	lsls	r1, r2
 8001dde:	000a      	movs	r2, r1
 8001de0:	43d2      	mvns	r2, r2
 8001de2:	401a      	ands	r2, r3
 8001de4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	019b      	lsls	r3, r3, #6
 8001dea:	22ff      	movs	r2, #255	; 0xff
 8001dec:	401a      	ands	r2, r3
 8001dee:	1dfb      	adds	r3, r7, #7
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	0018      	movs	r0, r3
 8001df4:	2303      	movs	r3, #3
 8001df6:	4003      	ands	r3, r0
 8001df8:	00db      	lsls	r3, r3, #3
 8001dfa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001dfc:	481f      	ldr	r0, [pc, #124]	; (8001e7c <__NVIC_SetPriority+0xd4>)
 8001dfe:	1dfb      	adds	r3, r7, #7
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	b25b      	sxtb	r3, r3
 8001e04:	089b      	lsrs	r3, r3, #2
 8001e06:	430a      	orrs	r2, r1
 8001e08:	33c0      	adds	r3, #192	; 0xc0
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001e0e:	e031      	b.n	8001e74 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e10:	4a1b      	ldr	r2, [pc, #108]	; (8001e80 <__NVIC_SetPriority+0xd8>)
 8001e12:	1dfb      	adds	r3, r7, #7
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	0019      	movs	r1, r3
 8001e18:	230f      	movs	r3, #15
 8001e1a:	400b      	ands	r3, r1
 8001e1c:	3b08      	subs	r3, #8
 8001e1e:	089b      	lsrs	r3, r3, #2
 8001e20:	3306      	adds	r3, #6
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	18d3      	adds	r3, r2, r3
 8001e26:	3304      	adds	r3, #4
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	1dfa      	adds	r2, r7, #7
 8001e2c:	7812      	ldrb	r2, [r2, #0]
 8001e2e:	0011      	movs	r1, r2
 8001e30:	2203      	movs	r2, #3
 8001e32:	400a      	ands	r2, r1
 8001e34:	00d2      	lsls	r2, r2, #3
 8001e36:	21ff      	movs	r1, #255	; 0xff
 8001e38:	4091      	lsls	r1, r2
 8001e3a:	000a      	movs	r2, r1
 8001e3c:	43d2      	mvns	r2, r2
 8001e3e:	401a      	ands	r2, r3
 8001e40:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	019b      	lsls	r3, r3, #6
 8001e46:	22ff      	movs	r2, #255	; 0xff
 8001e48:	401a      	ands	r2, r3
 8001e4a:	1dfb      	adds	r3, r7, #7
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	0018      	movs	r0, r3
 8001e50:	2303      	movs	r3, #3
 8001e52:	4003      	ands	r3, r0
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e58:	4809      	ldr	r0, [pc, #36]	; (8001e80 <__NVIC_SetPriority+0xd8>)
 8001e5a:	1dfb      	adds	r3, r7, #7
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	001c      	movs	r4, r3
 8001e60:	230f      	movs	r3, #15
 8001e62:	4023      	ands	r3, r4
 8001e64:	3b08      	subs	r3, #8
 8001e66:	089b      	lsrs	r3, r3, #2
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	3306      	adds	r3, #6
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	18c3      	adds	r3, r0, r3
 8001e70:	3304      	adds	r3, #4
 8001e72:	601a      	str	r2, [r3, #0]
}
 8001e74:	46c0      	nop			; (mov r8, r8)
 8001e76:	46bd      	mov	sp, r7
 8001e78:	b003      	add	sp, #12
 8001e7a:	bd90      	pop	{r4, r7, pc}
 8001e7c:	e000e100 	.word	0xe000e100
 8001e80:	e000ed00 	.word	0xe000ed00

08001e84 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001e88:	f3bf 8f4f 	dsb	sy
}
 8001e8c:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e8e:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <__NVIC_SystemReset+0x1c>)
 8001e90:	4a04      	ldr	r2, [pc, #16]	; (8001ea4 <__NVIC_SystemReset+0x20>)
 8001e92:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001e94:	f3bf 8f4f 	dsb	sy
}
 8001e98:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001e9a:	46c0      	nop			; (mov r8, r8)
 8001e9c:	e7fd      	b.n	8001e9a <__NVIC_SystemReset+0x16>
 8001e9e:	46c0      	nop			; (mov r8, r8)
 8001ea0:	e000ed00 	.word	0xe000ed00
 8001ea4:	05fa0004 	.word	0x05fa0004

08001ea8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	1e5a      	subs	r2, r3, #1
 8001eb4:	2380      	movs	r3, #128	; 0x80
 8001eb6:	045b      	lsls	r3, r3, #17
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d301      	bcc.n	8001ec0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e010      	b.n	8001ee2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ec0:	4b0a      	ldr	r3, [pc, #40]	; (8001eec <SysTick_Config+0x44>)
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	3a01      	subs	r2, #1
 8001ec6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ec8:	2301      	movs	r3, #1
 8001eca:	425b      	negs	r3, r3
 8001ecc:	2103      	movs	r1, #3
 8001ece:	0018      	movs	r0, r3
 8001ed0:	f7ff ff6a 	bl	8001da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed4:	4b05      	ldr	r3, [pc, #20]	; (8001eec <SysTick_Config+0x44>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eda:	4b04      	ldr	r3, [pc, #16]	; (8001eec <SysTick_Config+0x44>)
 8001edc:	2207      	movs	r2, #7
 8001ede:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	b002      	add	sp, #8
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	46c0      	nop			; (mov r8, r8)
 8001eec:	e000e010 	.word	0xe000e010

08001ef0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60b9      	str	r1, [r7, #8]
 8001ef8:	607a      	str	r2, [r7, #4]
 8001efa:	210f      	movs	r1, #15
 8001efc:	187b      	adds	r3, r7, r1
 8001efe:	1c02      	adds	r2, r0, #0
 8001f00:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001f02:	68ba      	ldr	r2, [r7, #8]
 8001f04:	187b      	adds	r3, r7, r1
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	b25b      	sxtb	r3, r3
 8001f0a:	0011      	movs	r1, r2
 8001f0c:	0018      	movs	r0, r3
 8001f0e:	f7ff ff4b 	bl	8001da8 <__NVIC_SetPriority>
}
 8001f12:	46c0      	nop			; (mov r8, r8)
 8001f14:	46bd      	mov	sp, r7
 8001f16:	b004      	add	sp, #16
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b082      	sub	sp, #8
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	0002      	movs	r2, r0
 8001f22:	1dfb      	adds	r3, r7, #7
 8001f24:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f26:	1dfb      	adds	r3, r7, #7
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	b25b      	sxtb	r3, r3
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	f7ff ff21 	bl	8001d74 <__NVIC_EnableIRQ>
}
 8001f32:	46c0      	nop			; (mov r8, r8)
 8001f34:	46bd      	mov	sp, r7
 8001f36:	b002      	add	sp, #8
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001f3e:	f7ff ffa1 	bl	8001e84 <__NVIC_SystemReset>

08001f42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b082      	sub	sp, #8
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	0018      	movs	r0, r3
 8001f4e:	f7ff ffab 	bl	8001ea8 <SysTick_Config>
 8001f52:	0003      	movs	r3, r0
}
 8001f54:	0018      	movs	r0, r3
 8001f56:	46bd      	mov	sp, r7
 8001f58:	b002      	add	sp, #8
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d101      	bne.n	8001f6e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e04f      	b.n	800200e <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2225      	movs	r2, #37	; 0x25
 8001f72:	5c9b      	ldrb	r3, [r3, r2]
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d008      	beq.n	8001f8c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2204      	movs	r2, #4
 8001f7e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2224      	movs	r2, #36	; 0x24
 8001f84:	2100      	movs	r1, #0
 8001f86:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e040      	b.n	800200e <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	210e      	movs	r1, #14
 8001f98:	438a      	bics	r2, r1
 8001f9a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fa6:	491c      	ldr	r1, [pc, #112]	; (8002018 <HAL_DMA_Abort+0xbc>)
 8001fa8:	400a      	ands	r2, r1
 8001faa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	438a      	bics	r2, r1
 8001fba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fc0:	221c      	movs	r2, #28
 8001fc2:	401a      	ands	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc8:	2101      	movs	r1, #1
 8001fca:	4091      	lsls	r1, r2
 8001fcc:	000a      	movs	r2, r1
 8001fce:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001fd8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d00c      	beq.n	8001ffc <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fec:	490a      	ldr	r1, [pc, #40]	; (8002018 <HAL_DMA_Abort+0xbc>)
 8001fee:	400a      	ands	r2, r1
 8001ff0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001ffa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2225      	movs	r2, #37	; 0x25
 8002000:	2101      	movs	r1, #1
 8002002:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2224      	movs	r2, #36	; 0x24
 8002008:	2100      	movs	r1, #0
 800200a:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800200c:	2300      	movs	r3, #0
}
 800200e:	0018      	movs	r0, r3
 8002010:	46bd      	mov	sp, r7
 8002012:	b002      	add	sp, #8
 8002014:	bd80      	pop	{r7, pc}
 8002016:	46c0      	nop			; (mov r8, r8)
 8002018:	fffffeff 	.word	0xfffffeff

0800201c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002024:	210f      	movs	r1, #15
 8002026:	187b      	adds	r3, r7, r1
 8002028:	2200      	movs	r2, #0
 800202a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2225      	movs	r2, #37	; 0x25
 8002030:	5c9b      	ldrb	r3, [r3, r2]
 8002032:	b2db      	uxtb	r3, r3
 8002034:	2b02      	cmp	r3, #2
 8002036:	d006      	beq.n	8002046 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2204      	movs	r2, #4
 800203c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800203e:	187b      	adds	r3, r7, r1
 8002040:	2201      	movs	r2, #1
 8002042:	701a      	strb	r2, [r3, #0]
 8002044:	e048      	b.n	80020d8 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	210e      	movs	r1, #14
 8002052:	438a      	bics	r2, r1
 8002054:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2101      	movs	r1, #1
 8002062:	438a      	bics	r2, r1
 8002064:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002070:	491d      	ldr	r1, [pc, #116]	; (80020e8 <HAL_DMA_Abort_IT+0xcc>)
 8002072:	400a      	ands	r2, r1
 8002074:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800207a:	221c      	movs	r2, #28
 800207c:	401a      	ands	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002082:	2101      	movs	r1, #1
 8002084:	4091      	lsls	r1, r2
 8002086:	000a      	movs	r2, r1
 8002088:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002092:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002098:	2b00      	cmp	r3, #0
 800209a:	d00c      	beq.n	80020b6 <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020a6:	4910      	ldr	r1, [pc, #64]	; (80020e8 <HAL_DMA_Abort_IT+0xcc>)
 80020a8:	400a      	ands	r2, r1
 80020aa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80020b4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2225      	movs	r2, #37	; 0x25
 80020ba:	2101      	movs	r1, #1
 80020bc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2224      	movs	r2, #36	; 0x24
 80020c2:	2100      	movs	r1, #0
 80020c4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d004      	beq.n	80020d8 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	0010      	movs	r0, r2
 80020d6:	4798      	blx	r3
    }
  }
  return status;
 80020d8:	230f      	movs	r3, #15
 80020da:	18fb      	adds	r3, r7, r3
 80020dc:	781b      	ldrb	r3, [r3, #0]
}
 80020de:	0018      	movs	r0, r3
 80020e0:	46bd      	mov	sp, r7
 80020e2:	b004      	add	sp, #16
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	46c0      	nop			; (mov r8, r8)
 80020e8:	fffffeff 	.word	0xfffffeff

080020ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020fa:	e14d      	b.n	8002398 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2101      	movs	r1, #1
 8002102:	697a      	ldr	r2, [r7, #20]
 8002104:	4091      	lsls	r1, r2
 8002106:	000a      	movs	r2, r1
 8002108:	4013      	ands	r3, r2
 800210a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d100      	bne.n	8002114 <HAL_GPIO_Init+0x28>
 8002112:	e13e      	b.n	8002392 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	2203      	movs	r2, #3
 800211a:	4013      	ands	r3, r2
 800211c:	2b01      	cmp	r3, #1
 800211e:	d005      	beq.n	800212c <HAL_GPIO_Init+0x40>
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	2203      	movs	r2, #3
 8002126:	4013      	ands	r3, r2
 8002128:	2b02      	cmp	r3, #2
 800212a:	d130      	bne.n	800218e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	2203      	movs	r2, #3
 8002138:	409a      	lsls	r2, r3
 800213a:	0013      	movs	r3, r2
 800213c:	43da      	mvns	r2, r3
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	4013      	ands	r3, r2
 8002142:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	68da      	ldr	r2, [r3, #12]
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	409a      	lsls	r2, r3
 800214e:	0013      	movs	r3, r2
 8002150:	693a      	ldr	r2, [r7, #16]
 8002152:	4313      	orrs	r3, r2
 8002154:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002162:	2201      	movs	r2, #1
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	409a      	lsls	r2, r3
 8002168:	0013      	movs	r3, r2
 800216a:	43da      	mvns	r2, r3
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	4013      	ands	r3, r2
 8002170:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	091b      	lsrs	r3, r3, #4
 8002178:	2201      	movs	r2, #1
 800217a:	401a      	ands	r2, r3
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	409a      	lsls	r2, r3
 8002180:	0013      	movs	r3, r2
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	4313      	orrs	r3, r2
 8002186:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	2203      	movs	r2, #3
 8002194:	4013      	ands	r3, r2
 8002196:	2b03      	cmp	r3, #3
 8002198:	d017      	beq.n	80021ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	2203      	movs	r2, #3
 80021a6:	409a      	lsls	r2, r3
 80021a8:	0013      	movs	r3, r2
 80021aa:	43da      	mvns	r2, r3
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	4013      	ands	r3, r2
 80021b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	689a      	ldr	r2, [r3, #8]
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	409a      	lsls	r2, r3
 80021bc:	0013      	movs	r3, r2
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2203      	movs	r2, #3
 80021d0:	4013      	ands	r3, r2
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d123      	bne.n	800221e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	08da      	lsrs	r2, r3, #3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	3208      	adds	r2, #8
 80021de:	0092      	lsls	r2, r2, #2
 80021e0:	58d3      	ldr	r3, [r2, r3]
 80021e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	2207      	movs	r2, #7
 80021e8:	4013      	ands	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	220f      	movs	r2, #15
 80021ee:	409a      	lsls	r2, r3
 80021f0:	0013      	movs	r3, r2
 80021f2:	43da      	mvns	r2, r3
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	4013      	ands	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	691a      	ldr	r2, [r3, #16]
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	2107      	movs	r1, #7
 8002202:	400b      	ands	r3, r1
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	409a      	lsls	r2, r3
 8002208:	0013      	movs	r3, r2
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	4313      	orrs	r3, r2
 800220e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	08da      	lsrs	r2, r3, #3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	3208      	adds	r2, #8
 8002218:	0092      	lsls	r2, r2, #2
 800221a:	6939      	ldr	r1, [r7, #16]
 800221c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	2203      	movs	r2, #3
 800222a:	409a      	lsls	r2, r3
 800222c:	0013      	movs	r3, r2
 800222e:	43da      	mvns	r2, r3
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	4013      	ands	r3, r2
 8002234:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	2203      	movs	r2, #3
 800223c:	401a      	ands	r2, r3
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	409a      	lsls	r2, r3
 8002244:	0013      	movs	r3, r2
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	4313      	orrs	r3, r2
 800224a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685a      	ldr	r2, [r3, #4]
 8002256:	23c0      	movs	r3, #192	; 0xc0
 8002258:	029b      	lsls	r3, r3, #10
 800225a:	4013      	ands	r3, r2
 800225c:	d100      	bne.n	8002260 <HAL_GPIO_Init+0x174>
 800225e:	e098      	b.n	8002392 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002260:	4a53      	ldr	r2, [pc, #332]	; (80023b0 <HAL_GPIO_Init+0x2c4>)
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	089b      	lsrs	r3, r3, #2
 8002266:	3318      	adds	r3, #24
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	589b      	ldr	r3, [r3, r2]
 800226c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	2203      	movs	r2, #3
 8002272:	4013      	ands	r3, r2
 8002274:	00db      	lsls	r3, r3, #3
 8002276:	220f      	movs	r2, #15
 8002278:	409a      	lsls	r2, r3
 800227a:	0013      	movs	r3, r2
 800227c:	43da      	mvns	r2, r3
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	4013      	ands	r3, r2
 8002282:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	23a0      	movs	r3, #160	; 0xa0
 8002288:	05db      	lsls	r3, r3, #23
 800228a:	429a      	cmp	r2, r3
 800228c:	d019      	beq.n	80022c2 <HAL_GPIO_Init+0x1d6>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a48      	ldr	r2, [pc, #288]	; (80023b4 <HAL_GPIO_Init+0x2c8>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d013      	beq.n	80022be <HAL_GPIO_Init+0x1d2>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a47      	ldr	r2, [pc, #284]	; (80023b8 <HAL_GPIO_Init+0x2cc>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d00d      	beq.n	80022ba <HAL_GPIO_Init+0x1ce>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a46      	ldr	r2, [pc, #280]	; (80023bc <HAL_GPIO_Init+0x2d0>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d007      	beq.n	80022b6 <HAL_GPIO_Init+0x1ca>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a45      	ldr	r2, [pc, #276]	; (80023c0 <HAL_GPIO_Init+0x2d4>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d101      	bne.n	80022b2 <HAL_GPIO_Init+0x1c6>
 80022ae:	2304      	movs	r3, #4
 80022b0:	e008      	b.n	80022c4 <HAL_GPIO_Init+0x1d8>
 80022b2:	2305      	movs	r3, #5
 80022b4:	e006      	b.n	80022c4 <HAL_GPIO_Init+0x1d8>
 80022b6:	2303      	movs	r3, #3
 80022b8:	e004      	b.n	80022c4 <HAL_GPIO_Init+0x1d8>
 80022ba:	2302      	movs	r3, #2
 80022bc:	e002      	b.n	80022c4 <HAL_GPIO_Init+0x1d8>
 80022be:	2301      	movs	r3, #1
 80022c0:	e000      	b.n	80022c4 <HAL_GPIO_Init+0x1d8>
 80022c2:	2300      	movs	r3, #0
 80022c4:	697a      	ldr	r2, [r7, #20]
 80022c6:	2103      	movs	r1, #3
 80022c8:	400a      	ands	r2, r1
 80022ca:	00d2      	lsls	r2, r2, #3
 80022cc:	4093      	lsls	r3, r2
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80022d4:	4936      	ldr	r1, [pc, #216]	; (80023b0 <HAL_GPIO_Init+0x2c4>)
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	089b      	lsrs	r3, r3, #2
 80022da:	3318      	adds	r3, #24
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80022e2:	4b33      	ldr	r3, [pc, #204]	; (80023b0 <HAL_GPIO_Init+0x2c4>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	43da      	mvns	r2, r3
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	4013      	ands	r3, r2
 80022f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	2380      	movs	r3, #128	; 0x80
 80022f8:	035b      	lsls	r3, r3, #13
 80022fa:	4013      	ands	r3, r2
 80022fc:	d003      	beq.n	8002306 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	4313      	orrs	r3, r2
 8002304:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002306:	4b2a      	ldr	r3, [pc, #168]	; (80023b0 <HAL_GPIO_Init+0x2c4>)
 8002308:	693a      	ldr	r2, [r7, #16]
 800230a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800230c:	4b28      	ldr	r3, [pc, #160]	; (80023b0 <HAL_GPIO_Init+0x2c4>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	43da      	mvns	r2, r3
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	4013      	ands	r3, r2
 800231a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685a      	ldr	r2, [r3, #4]
 8002320:	2380      	movs	r3, #128	; 0x80
 8002322:	039b      	lsls	r3, r3, #14
 8002324:	4013      	ands	r3, r2
 8002326:	d003      	beq.n	8002330 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002328:	693a      	ldr	r2, [r7, #16]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	4313      	orrs	r3, r2
 800232e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002330:	4b1f      	ldr	r3, [pc, #124]	; (80023b0 <HAL_GPIO_Init+0x2c4>)
 8002332:	693a      	ldr	r2, [r7, #16]
 8002334:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002336:	4a1e      	ldr	r2, [pc, #120]	; (80023b0 <HAL_GPIO_Init+0x2c4>)
 8002338:	2384      	movs	r3, #132	; 0x84
 800233a:	58d3      	ldr	r3, [r2, r3]
 800233c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	43da      	mvns	r2, r3
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	4013      	ands	r3, r2
 8002346:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	685a      	ldr	r2, [r3, #4]
 800234c:	2380      	movs	r3, #128	; 0x80
 800234e:	029b      	lsls	r3, r3, #10
 8002350:	4013      	ands	r3, r2
 8002352:	d003      	beq.n	800235c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	4313      	orrs	r3, r2
 800235a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800235c:	4914      	ldr	r1, [pc, #80]	; (80023b0 <HAL_GPIO_Init+0x2c4>)
 800235e:	2284      	movs	r2, #132	; 0x84
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002364:	4a12      	ldr	r2, [pc, #72]	; (80023b0 <HAL_GPIO_Init+0x2c4>)
 8002366:	2380      	movs	r3, #128	; 0x80
 8002368:	58d3      	ldr	r3, [r2, r3]
 800236a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	43da      	mvns	r2, r3
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	4013      	ands	r3, r2
 8002374:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685a      	ldr	r2, [r3, #4]
 800237a:	2380      	movs	r3, #128	; 0x80
 800237c:	025b      	lsls	r3, r3, #9
 800237e:	4013      	ands	r3, r2
 8002380:	d003      	beq.n	800238a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	4313      	orrs	r3, r2
 8002388:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800238a:	4909      	ldr	r1, [pc, #36]	; (80023b0 <HAL_GPIO_Init+0x2c4>)
 800238c:	2280      	movs	r2, #128	; 0x80
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	3301      	adds	r3, #1
 8002396:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	40da      	lsrs	r2, r3
 80023a0:	1e13      	subs	r3, r2, #0
 80023a2:	d000      	beq.n	80023a6 <HAL_GPIO_Init+0x2ba>
 80023a4:	e6aa      	b.n	80020fc <HAL_GPIO_Init+0x10>
  }
}
 80023a6:	46c0      	nop			; (mov r8, r8)
 80023a8:	46c0      	nop			; (mov r8, r8)
 80023aa:	46bd      	mov	sp, r7
 80023ac:	b006      	add	sp, #24
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40021800 	.word	0x40021800
 80023b4:	50000400 	.word	0x50000400
 80023b8:	50000800 	.word	0x50000800
 80023bc:	50000c00 	.word	0x50000c00
 80023c0:	50001000 	.word	0x50001000

080023c4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023ce:	2300      	movs	r3, #0
 80023d0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80023d2:	e0ba      	b.n	800254a <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80023d4:	2201      	movs	r2, #1
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	409a      	lsls	r2, r3
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	4013      	ands	r3, r2
 80023de:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d100      	bne.n	80023e8 <HAL_GPIO_DeInit+0x24>
 80023e6:	e0ad      	b.n	8002544 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 80023e8:	4a5d      	ldr	r2, [pc, #372]	; (8002560 <HAL_GPIO_DeInit+0x19c>)
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	089b      	lsrs	r3, r3, #2
 80023ee:	3318      	adds	r3, #24
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	589b      	ldr	r3, [r3, r2]
 80023f4:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	2203      	movs	r2, #3
 80023fa:	4013      	ands	r3, r2
 80023fc:	00db      	lsls	r3, r3, #3
 80023fe:	220f      	movs	r2, #15
 8002400:	409a      	lsls	r2, r3
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	4013      	ands	r3, r2
 8002406:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	23a0      	movs	r3, #160	; 0xa0
 800240c:	05db      	lsls	r3, r3, #23
 800240e:	429a      	cmp	r2, r3
 8002410:	d019      	beq.n	8002446 <HAL_GPIO_DeInit+0x82>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a53      	ldr	r2, [pc, #332]	; (8002564 <HAL_GPIO_DeInit+0x1a0>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d013      	beq.n	8002442 <HAL_GPIO_DeInit+0x7e>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a52      	ldr	r2, [pc, #328]	; (8002568 <HAL_GPIO_DeInit+0x1a4>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d00d      	beq.n	800243e <HAL_GPIO_DeInit+0x7a>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a51      	ldr	r2, [pc, #324]	; (800256c <HAL_GPIO_DeInit+0x1a8>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d007      	beq.n	800243a <HAL_GPIO_DeInit+0x76>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a50      	ldr	r2, [pc, #320]	; (8002570 <HAL_GPIO_DeInit+0x1ac>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d101      	bne.n	8002436 <HAL_GPIO_DeInit+0x72>
 8002432:	2304      	movs	r3, #4
 8002434:	e008      	b.n	8002448 <HAL_GPIO_DeInit+0x84>
 8002436:	2305      	movs	r3, #5
 8002438:	e006      	b.n	8002448 <HAL_GPIO_DeInit+0x84>
 800243a:	2303      	movs	r3, #3
 800243c:	e004      	b.n	8002448 <HAL_GPIO_DeInit+0x84>
 800243e:	2302      	movs	r3, #2
 8002440:	e002      	b.n	8002448 <HAL_GPIO_DeInit+0x84>
 8002442:	2301      	movs	r3, #1
 8002444:	e000      	b.n	8002448 <HAL_GPIO_DeInit+0x84>
 8002446:	2300      	movs	r3, #0
 8002448:	697a      	ldr	r2, [r7, #20]
 800244a:	2103      	movs	r1, #3
 800244c:	400a      	ands	r2, r1
 800244e:	00d2      	lsls	r2, r2, #3
 8002450:	4093      	lsls	r3, r2
 8002452:	68fa      	ldr	r2, [r7, #12]
 8002454:	429a      	cmp	r2, r3
 8002456:	d136      	bne.n	80024c6 <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002458:	4a41      	ldr	r2, [pc, #260]	; (8002560 <HAL_GPIO_DeInit+0x19c>)
 800245a:	2380      	movs	r3, #128	; 0x80
 800245c:	58d3      	ldr	r3, [r2, r3]
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	43d2      	mvns	r2, r2
 8002462:	493f      	ldr	r1, [pc, #252]	; (8002560 <HAL_GPIO_DeInit+0x19c>)
 8002464:	4013      	ands	r3, r2
 8002466:	2280      	movs	r2, #128	; 0x80
 8002468:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 800246a:	4a3d      	ldr	r2, [pc, #244]	; (8002560 <HAL_GPIO_DeInit+0x19c>)
 800246c:	2384      	movs	r3, #132	; 0x84
 800246e:	58d3      	ldr	r3, [r2, r3]
 8002470:	693a      	ldr	r2, [r7, #16]
 8002472:	43d2      	mvns	r2, r2
 8002474:	493a      	ldr	r1, [pc, #232]	; (8002560 <HAL_GPIO_DeInit+0x19c>)
 8002476:	4013      	ands	r3, r2
 8002478:	2284      	movs	r2, #132	; 0x84
 800247a:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800247c:	4b38      	ldr	r3, [pc, #224]	; (8002560 <HAL_GPIO_DeInit+0x19c>)
 800247e:	685a      	ldr	r2, [r3, #4]
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	43d9      	mvns	r1, r3
 8002484:	4b36      	ldr	r3, [pc, #216]	; (8002560 <HAL_GPIO_DeInit+0x19c>)
 8002486:	400a      	ands	r2, r1
 8002488:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800248a:	4b35      	ldr	r3, [pc, #212]	; (8002560 <HAL_GPIO_DeInit+0x19c>)
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	43d9      	mvns	r1, r3
 8002492:	4b33      	ldr	r3, [pc, #204]	; (8002560 <HAL_GPIO_DeInit+0x19c>)
 8002494:	400a      	ands	r2, r1
 8002496:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	2203      	movs	r2, #3
 800249c:	4013      	ands	r3, r2
 800249e:	00db      	lsls	r3, r3, #3
 80024a0:	220f      	movs	r2, #15
 80024a2:	409a      	lsls	r2, r3
 80024a4:	0013      	movs	r3, r2
 80024a6:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 80024a8:	4a2d      	ldr	r2, [pc, #180]	; (8002560 <HAL_GPIO_DeInit+0x19c>)
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	089b      	lsrs	r3, r3, #2
 80024ae:	3318      	adds	r3, #24
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	589a      	ldr	r2, [r3, r2]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	43d9      	mvns	r1, r3
 80024b8:	4829      	ldr	r0, [pc, #164]	; (8002560 <HAL_GPIO_DeInit+0x19c>)
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	089b      	lsrs	r3, r3, #2
 80024be:	400a      	ands	r2, r1
 80024c0:	3318      	adds	r3, #24
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	005b      	lsls	r3, r3, #1
 80024ce:	2103      	movs	r1, #3
 80024d0:	4099      	lsls	r1, r3
 80024d2:	000b      	movs	r3, r1
 80024d4:	431a      	orrs	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	08da      	lsrs	r2, r3, #3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	3208      	adds	r2, #8
 80024e2:	0092      	lsls	r2, r2, #2
 80024e4:	58d3      	ldr	r3, [r2, r3]
 80024e6:	697a      	ldr	r2, [r7, #20]
 80024e8:	2107      	movs	r1, #7
 80024ea:	400a      	ands	r2, r1
 80024ec:	0092      	lsls	r2, r2, #2
 80024ee:	210f      	movs	r1, #15
 80024f0:	4091      	lsls	r1, r2
 80024f2:	000a      	movs	r2, r1
 80024f4:	43d1      	mvns	r1, r2
 80024f6:	697a      	ldr	r2, [r7, #20]
 80024f8:	08d2      	lsrs	r2, r2, #3
 80024fa:	4019      	ands	r1, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	3208      	adds	r2, #8
 8002500:	0092      	lsls	r2, r2, #2
 8002502:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	697a      	ldr	r2, [r7, #20]
 800250a:	0052      	lsls	r2, r2, #1
 800250c:	2103      	movs	r1, #3
 800250e:	4091      	lsls	r1, r2
 8002510:	000a      	movs	r2, r1
 8002512:	43d2      	mvns	r2, r2
 8002514:	401a      	ands	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	2101      	movs	r1, #1
 8002520:	697a      	ldr	r2, [r7, #20]
 8002522:	4091      	lsls	r1, r2
 8002524:	000a      	movs	r2, r1
 8002526:	43d2      	mvns	r2, r2
 8002528:	401a      	ands	r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	697a      	ldr	r2, [r7, #20]
 8002534:	0052      	lsls	r2, r2, #1
 8002536:	2103      	movs	r1, #3
 8002538:	4091      	lsls	r1, r2
 800253a:	000a      	movs	r2, r1
 800253c:	43d2      	mvns	r2, r2
 800253e:	401a      	ands	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	3301      	adds	r3, #1
 8002548:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800254a:	683a      	ldr	r2, [r7, #0]
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	40da      	lsrs	r2, r3
 8002550:	1e13      	subs	r3, r2, #0
 8002552:	d000      	beq.n	8002556 <HAL_GPIO_DeInit+0x192>
 8002554:	e73e      	b.n	80023d4 <HAL_GPIO_DeInit+0x10>
  }
}
 8002556:	46c0      	nop			; (mov r8, r8)
 8002558:	46c0      	nop			; (mov r8, r8)
 800255a:	46bd      	mov	sp, r7
 800255c:	b006      	add	sp, #24
 800255e:	bd80      	pop	{r7, pc}
 8002560:	40021800 	.word	0x40021800
 8002564:	50000400 	.word	0x50000400
 8002568:	50000800 	.word	0x50000800
 800256c:	50000c00 	.word	0x50000c00
 8002570:	50001000 	.word	0x50001000

08002574 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	000a      	movs	r2, r1
 800257e:	1cbb      	adds	r3, r7, #2
 8002580:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	691b      	ldr	r3, [r3, #16]
 8002586:	1cba      	adds	r2, r7, #2
 8002588:	8812      	ldrh	r2, [r2, #0]
 800258a:	4013      	ands	r3, r2
 800258c:	d004      	beq.n	8002598 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800258e:	230f      	movs	r3, #15
 8002590:	18fb      	adds	r3, r7, r3
 8002592:	2201      	movs	r2, #1
 8002594:	701a      	strb	r2, [r3, #0]
 8002596:	e003      	b.n	80025a0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002598:	230f      	movs	r3, #15
 800259a:	18fb      	adds	r3, r7, r3
 800259c:	2200      	movs	r2, #0
 800259e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80025a0:	230f      	movs	r3, #15
 80025a2:	18fb      	adds	r3, r7, r3
 80025a4:	781b      	ldrb	r3, [r3, #0]
}
 80025a6:	0018      	movs	r0, r3
 80025a8:	46bd      	mov	sp, r7
 80025aa:	b004      	add	sp, #16
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b082      	sub	sp, #8
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
 80025b6:	0008      	movs	r0, r1
 80025b8:	0011      	movs	r1, r2
 80025ba:	1cbb      	adds	r3, r7, #2
 80025bc:	1c02      	adds	r2, r0, #0
 80025be:	801a      	strh	r2, [r3, #0]
 80025c0:	1c7b      	adds	r3, r7, #1
 80025c2:	1c0a      	adds	r2, r1, #0
 80025c4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025c6:	1c7b      	adds	r3, r7, #1
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d004      	beq.n	80025d8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025ce:	1cbb      	adds	r3, r7, #2
 80025d0:	881a      	ldrh	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025d6:	e003      	b.n	80025e0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025d8:	1cbb      	adds	r3, r7, #2
 80025da:	881a      	ldrh	r2, [r3, #0]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	629a      	str	r2, [r3, #40]	; 0x28
}
 80025e0:	46c0      	nop			; (mov r8, r8)
 80025e2:	46bd      	mov	sp, r7
 80025e4:	b002      	add	sp, #8
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	0002      	movs	r2, r0
 80025f0:	1dbb      	adds	r3, r7, #6
 80025f2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80025f4:	4b10      	ldr	r3, [pc, #64]	; (8002638 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	1dba      	adds	r2, r7, #6
 80025fa:	8812      	ldrh	r2, [r2, #0]
 80025fc:	4013      	ands	r3, r2
 80025fe:	d008      	beq.n	8002612 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002600:	4b0d      	ldr	r3, [pc, #52]	; (8002638 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002602:	1dba      	adds	r2, r7, #6
 8002604:	8812      	ldrh	r2, [r2, #0]
 8002606:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002608:	1dbb      	adds	r3, r7, #6
 800260a:	881b      	ldrh	r3, [r3, #0]
 800260c:	0018      	movs	r0, r3
 800260e:	f7ff f82f 	bl	8001670 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002612:	4b09      	ldr	r3, [pc, #36]	; (8002638 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	1dba      	adds	r2, r7, #6
 8002618:	8812      	ldrh	r2, [r2, #0]
 800261a:	4013      	ands	r3, r2
 800261c:	d008      	beq.n	8002630 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800261e:	4b06      	ldr	r3, [pc, #24]	; (8002638 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002620:	1dba      	adds	r2, r7, #6
 8002622:	8812      	ldrh	r2, [r2, #0]
 8002624:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002626:	1dbb      	adds	r3, r7, #6
 8002628:	881b      	ldrh	r3, [r3, #0]
 800262a:	0018      	movs	r0, r3
 800262c:	f000 f806 	bl	800263c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002630:	46c0      	nop			; (mov r8, r8)
 8002632:	46bd      	mov	sp, r7
 8002634:	b002      	add	sp, #8
 8002636:	bd80      	pop	{r7, pc}
 8002638:	40021800 	.word	0x40021800

0800263c <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	0002      	movs	r2, r0
 8002644:	1dbb      	adds	r3, r7, #6
 8002646:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8002648:	46c0      	nop			; (mov r8, r8)
 800264a:	46bd      	mov	sp, r7
 800264c:	b002      	add	sp, #8
 800264e:	bd80      	pop	{r7, pc}

08002650 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002658:	4b19      	ldr	r3, [pc, #100]	; (80026c0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a19      	ldr	r2, [pc, #100]	; (80026c4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800265e:	4013      	ands	r3, r2
 8002660:	0019      	movs	r1, r3
 8002662:	4b17      	ldr	r3, [pc, #92]	; (80026c0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	430a      	orrs	r2, r1
 8002668:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	2380      	movs	r3, #128	; 0x80
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	429a      	cmp	r2, r3
 8002672:	d11f      	bne.n	80026b4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002674:	4b14      	ldr	r3, [pc, #80]	; (80026c8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	0013      	movs	r3, r2
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	189b      	adds	r3, r3, r2
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	4912      	ldr	r1, [pc, #72]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002682:	0018      	movs	r0, r3
 8002684:	f7fd fd50 	bl	8000128 <__udivsi3>
 8002688:	0003      	movs	r3, r0
 800268a:	3301      	adds	r3, #1
 800268c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800268e:	e008      	b.n	80026a2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d003      	beq.n	800269e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	3b01      	subs	r3, #1
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	e001      	b.n	80026a2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e009      	b.n	80026b6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026a2:	4b07      	ldr	r3, [pc, #28]	; (80026c0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80026a4:	695a      	ldr	r2, [r3, #20]
 80026a6:	2380      	movs	r3, #128	; 0x80
 80026a8:	00db      	lsls	r3, r3, #3
 80026aa:	401a      	ands	r2, r3
 80026ac:	2380      	movs	r3, #128	; 0x80
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d0ed      	beq.n	8002690 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	0018      	movs	r0, r3
 80026b8:	46bd      	mov	sp, r7
 80026ba:	b004      	add	sp, #16
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	46c0      	nop			; (mov r8, r8)
 80026c0:	40007000 	.word	0x40007000
 80026c4:	fffff9ff 	.word	0xfffff9ff
 80026c8:	20000004 	.word	0x20000004
 80026cc:	000f4240 	.word	0x000f4240

080026d0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80026d4:	4b03      	ldr	r3, [pc, #12]	; (80026e4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	23e0      	movs	r3, #224	; 0xe0
 80026da:	01db      	lsls	r3, r3, #7
 80026dc:	4013      	ands	r3, r2
}
 80026de:	0018      	movs	r0, r3
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40021000 	.word	0x40021000

080026e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b088      	sub	sp, #32
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d102      	bne.n	80026fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	f000 fb50 	bl	8002d9c <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2201      	movs	r2, #1
 8002702:	4013      	ands	r3, r2
 8002704:	d100      	bne.n	8002708 <HAL_RCC_OscConfig+0x20>
 8002706:	e07c      	b.n	8002802 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002708:	4bc3      	ldr	r3, [pc, #780]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	2238      	movs	r2, #56	; 0x38
 800270e:	4013      	ands	r3, r2
 8002710:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002712:	4bc1      	ldr	r3, [pc, #772]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	2203      	movs	r2, #3
 8002718:	4013      	ands	r3, r2
 800271a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	2b10      	cmp	r3, #16
 8002720:	d102      	bne.n	8002728 <HAL_RCC_OscConfig+0x40>
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	2b03      	cmp	r3, #3
 8002726:	d002      	beq.n	800272e <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	2b08      	cmp	r3, #8
 800272c:	d10b      	bne.n	8002746 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800272e:	4bba      	ldr	r3, [pc, #744]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	2380      	movs	r3, #128	; 0x80
 8002734:	029b      	lsls	r3, r3, #10
 8002736:	4013      	ands	r3, r2
 8002738:	d062      	beq.n	8002800 <HAL_RCC_OscConfig+0x118>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d15e      	bne.n	8002800 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e32a      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685a      	ldr	r2, [r3, #4]
 800274a:	2380      	movs	r3, #128	; 0x80
 800274c:	025b      	lsls	r3, r3, #9
 800274e:	429a      	cmp	r2, r3
 8002750:	d107      	bne.n	8002762 <HAL_RCC_OscConfig+0x7a>
 8002752:	4bb1      	ldr	r3, [pc, #708]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	4bb0      	ldr	r3, [pc, #704]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002758:	2180      	movs	r1, #128	; 0x80
 800275a:	0249      	lsls	r1, r1, #9
 800275c:	430a      	orrs	r2, r1
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	e020      	b.n	80027a4 <HAL_RCC_OscConfig+0xbc>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685a      	ldr	r2, [r3, #4]
 8002766:	23a0      	movs	r3, #160	; 0xa0
 8002768:	02db      	lsls	r3, r3, #11
 800276a:	429a      	cmp	r2, r3
 800276c:	d10e      	bne.n	800278c <HAL_RCC_OscConfig+0xa4>
 800276e:	4baa      	ldr	r3, [pc, #680]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	4ba9      	ldr	r3, [pc, #676]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002774:	2180      	movs	r1, #128	; 0x80
 8002776:	02c9      	lsls	r1, r1, #11
 8002778:	430a      	orrs	r2, r1
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	4ba6      	ldr	r3, [pc, #664]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	4ba5      	ldr	r3, [pc, #660]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002782:	2180      	movs	r1, #128	; 0x80
 8002784:	0249      	lsls	r1, r1, #9
 8002786:	430a      	orrs	r2, r1
 8002788:	601a      	str	r2, [r3, #0]
 800278a:	e00b      	b.n	80027a4 <HAL_RCC_OscConfig+0xbc>
 800278c:	4ba2      	ldr	r3, [pc, #648]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	4ba1      	ldr	r3, [pc, #644]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002792:	49a2      	ldr	r1, [pc, #648]	; (8002a1c <HAL_RCC_OscConfig+0x334>)
 8002794:	400a      	ands	r2, r1
 8002796:	601a      	str	r2, [r3, #0]
 8002798:	4b9f      	ldr	r3, [pc, #636]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	4b9e      	ldr	r3, [pc, #632]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 800279e:	49a0      	ldr	r1, [pc, #640]	; (8002a20 <HAL_RCC_OscConfig+0x338>)
 80027a0:	400a      	ands	r2, r1
 80027a2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d014      	beq.n	80027d6 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ac:	f7ff fa9e 	bl	8001cec <HAL_GetTick>
 80027b0:	0003      	movs	r3, r0
 80027b2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027b4:	e008      	b.n	80027c8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027b6:	f7ff fa99 	bl	8001cec <HAL_GetTick>
 80027ba:	0002      	movs	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b64      	cmp	r3, #100	; 0x64
 80027c2:	d901      	bls.n	80027c8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e2e9      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027c8:	4b93      	ldr	r3, [pc, #588]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	2380      	movs	r3, #128	; 0x80
 80027ce:	029b      	lsls	r3, r3, #10
 80027d0:	4013      	ands	r3, r2
 80027d2:	d0f0      	beq.n	80027b6 <HAL_RCC_OscConfig+0xce>
 80027d4:	e015      	b.n	8002802 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d6:	f7ff fa89 	bl	8001cec <HAL_GetTick>
 80027da:	0003      	movs	r3, r0
 80027dc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027e0:	f7ff fa84 	bl	8001cec <HAL_GetTick>
 80027e4:	0002      	movs	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b64      	cmp	r3, #100	; 0x64
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e2d4      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027f2:	4b89      	ldr	r3, [pc, #548]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	2380      	movs	r3, #128	; 0x80
 80027f8:	029b      	lsls	r3, r3, #10
 80027fa:	4013      	ands	r3, r2
 80027fc:	d1f0      	bne.n	80027e0 <HAL_RCC_OscConfig+0xf8>
 80027fe:	e000      	b.n	8002802 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002800:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2202      	movs	r2, #2
 8002808:	4013      	ands	r3, r2
 800280a:	d100      	bne.n	800280e <HAL_RCC_OscConfig+0x126>
 800280c:	e099      	b.n	8002942 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800280e:	4b82      	ldr	r3, [pc, #520]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	2238      	movs	r2, #56	; 0x38
 8002814:	4013      	ands	r3, r2
 8002816:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002818:	4b7f      	ldr	r3, [pc, #508]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	2203      	movs	r2, #3
 800281e:	4013      	ands	r3, r2
 8002820:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	2b10      	cmp	r3, #16
 8002826:	d102      	bne.n	800282e <HAL_RCC_OscConfig+0x146>
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	2b02      	cmp	r3, #2
 800282c:	d002      	beq.n	8002834 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800282e:	69bb      	ldr	r3, [r7, #24]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d135      	bne.n	80028a0 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002834:	4b78      	ldr	r3, [pc, #480]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	2380      	movs	r3, #128	; 0x80
 800283a:	00db      	lsls	r3, r3, #3
 800283c:	4013      	ands	r3, r2
 800283e:	d005      	beq.n	800284c <HAL_RCC_OscConfig+0x164>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e2a7      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800284c:	4b72      	ldr	r3, [pc, #456]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	4a74      	ldr	r2, [pc, #464]	; (8002a24 <HAL_RCC_OscConfig+0x33c>)
 8002852:	4013      	ands	r3, r2
 8002854:	0019      	movs	r1, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	021a      	lsls	r2, r3, #8
 800285c:	4b6e      	ldr	r3, [pc, #440]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 800285e:	430a      	orrs	r2, r1
 8002860:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d112      	bne.n	800288e <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002868:	4b6b      	ldr	r3, [pc, #428]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a6e      	ldr	r2, [pc, #440]	; (8002a28 <HAL_RCC_OscConfig+0x340>)
 800286e:	4013      	ands	r3, r2
 8002870:	0019      	movs	r1, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	691a      	ldr	r2, [r3, #16]
 8002876:	4b68      	ldr	r3, [pc, #416]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002878:	430a      	orrs	r2, r1
 800287a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800287c:	4b66      	ldr	r3, [pc, #408]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	0adb      	lsrs	r3, r3, #11
 8002882:	2207      	movs	r2, #7
 8002884:	4013      	ands	r3, r2
 8002886:	4a69      	ldr	r2, [pc, #420]	; (8002a2c <HAL_RCC_OscConfig+0x344>)
 8002888:	40da      	lsrs	r2, r3
 800288a:	4b69      	ldr	r3, [pc, #420]	; (8002a30 <HAL_RCC_OscConfig+0x348>)
 800288c:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800288e:	4b69      	ldr	r3, [pc, #420]	; (8002a34 <HAL_RCC_OscConfig+0x34c>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	0018      	movs	r0, r3
 8002894:	f7ff f9ce 	bl	8001c34 <HAL_InitTick>
 8002898:	1e03      	subs	r3, r0, #0
 800289a:	d051      	beq.n	8002940 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e27d      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d030      	beq.n	800290a <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80028a8:	4b5b      	ldr	r3, [pc, #364]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a5e      	ldr	r2, [pc, #376]	; (8002a28 <HAL_RCC_OscConfig+0x340>)
 80028ae:	4013      	ands	r3, r2
 80028b0:	0019      	movs	r1, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	691a      	ldr	r2, [r3, #16]
 80028b6:	4b58      	ldr	r3, [pc, #352]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 80028b8:	430a      	orrs	r2, r1
 80028ba:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80028bc:	4b56      	ldr	r3, [pc, #344]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	4b55      	ldr	r3, [pc, #340]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 80028c2:	2180      	movs	r1, #128	; 0x80
 80028c4:	0049      	lsls	r1, r1, #1
 80028c6:	430a      	orrs	r2, r1
 80028c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ca:	f7ff fa0f 	bl	8001cec <HAL_GetTick>
 80028ce:	0003      	movs	r3, r0
 80028d0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028d4:	f7ff fa0a 	bl	8001cec <HAL_GetTick>
 80028d8:	0002      	movs	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e25a      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028e6:	4b4c      	ldr	r3, [pc, #304]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	2380      	movs	r3, #128	; 0x80
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	4013      	ands	r3, r2
 80028f0:	d0f0      	beq.n	80028d4 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028f2:	4b49      	ldr	r3, [pc, #292]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	4a4b      	ldr	r2, [pc, #300]	; (8002a24 <HAL_RCC_OscConfig+0x33c>)
 80028f8:	4013      	ands	r3, r2
 80028fa:	0019      	movs	r1, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	695b      	ldr	r3, [r3, #20]
 8002900:	021a      	lsls	r2, r3, #8
 8002902:	4b45      	ldr	r3, [pc, #276]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002904:	430a      	orrs	r2, r1
 8002906:	605a      	str	r2, [r3, #4]
 8002908:	e01b      	b.n	8002942 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800290a:	4b43      	ldr	r3, [pc, #268]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	4b42      	ldr	r3, [pc, #264]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002910:	4949      	ldr	r1, [pc, #292]	; (8002a38 <HAL_RCC_OscConfig+0x350>)
 8002912:	400a      	ands	r2, r1
 8002914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002916:	f7ff f9e9 	bl	8001cec <HAL_GetTick>
 800291a:	0003      	movs	r3, r0
 800291c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800291e:	e008      	b.n	8002932 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002920:	f7ff f9e4 	bl	8001cec <HAL_GetTick>
 8002924:	0002      	movs	r2, r0
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e234      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002932:	4b39      	ldr	r3, [pc, #228]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	2380      	movs	r3, #128	; 0x80
 8002938:	00db      	lsls	r3, r3, #3
 800293a:	4013      	ands	r3, r2
 800293c:	d1f0      	bne.n	8002920 <HAL_RCC_OscConfig+0x238>
 800293e:	e000      	b.n	8002942 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002940:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2208      	movs	r2, #8
 8002948:	4013      	ands	r3, r2
 800294a:	d047      	beq.n	80029dc <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800294c:	4b32      	ldr	r3, [pc, #200]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	2238      	movs	r2, #56	; 0x38
 8002952:	4013      	ands	r3, r2
 8002954:	2b18      	cmp	r3, #24
 8002956:	d10a      	bne.n	800296e <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002958:	4b2f      	ldr	r3, [pc, #188]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 800295a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800295c:	2202      	movs	r2, #2
 800295e:	4013      	ands	r3, r2
 8002960:	d03c      	beq.n	80029dc <HAL_RCC_OscConfig+0x2f4>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	699b      	ldr	r3, [r3, #24]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d138      	bne.n	80029dc <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e216      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d019      	beq.n	80029aa <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002976:	4b28      	ldr	r3, [pc, #160]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 8002978:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800297a:	4b27      	ldr	r3, [pc, #156]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 800297c:	2101      	movs	r1, #1
 800297e:	430a      	orrs	r2, r1
 8002980:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002982:	f7ff f9b3 	bl	8001cec <HAL_GetTick>
 8002986:	0003      	movs	r3, r0
 8002988:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800298c:	f7ff f9ae 	bl	8001cec <HAL_GetTick>
 8002990:	0002      	movs	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e1fe      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800299e:	4b1e      	ldr	r3, [pc, #120]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 80029a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029a2:	2202      	movs	r2, #2
 80029a4:	4013      	ands	r3, r2
 80029a6:	d0f1      	beq.n	800298c <HAL_RCC_OscConfig+0x2a4>
 80029a8:	e018      	b.n	80029dc <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80029aa:	4b1b      	ldr	r3, [pc, #108]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 80029ac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80029ae:	4b1a      	ldr	r3, [pc, #104]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 80029b0:	2101      	movs	r1, #1
 80029b2:	438a      	bics	r2, r1
 80029b4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b6:	f7ff f999 	bl	8001cec <HAL_GetTick>
 80029ba:	0003      	movs	r3, r0
 80029bc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029be:	e008      	b.n	80029d2 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029c0:	f7ff f994 	bl	8001cec <HAL_GetTick>
 80029c4:	0002      	movs	r2, r0
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d901      	bls.n	80029d2 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e1e4      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029d2:	4b11      	ldr	r3, [pc, #68]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 80029d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029d6:	2202      	movs	r2, #2
 80029d8:	4013      	ands	r3, r2
 80029da:	d1f1      	bne.n	80029c0 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2204      	movs	r2, #4
 80029e2:	4013      	ands	r3, r2
 80029e4:	d100      	bne.n	80029e8 <HAL_RCC_OscConfig+0x300>
 80029e6:	e0c7      	b.n	8002b78 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029e8:	231f      	movs	r3, #31
 80029ea:	18fb      	adds	r3, r7, r3
 80029ec:	2200      	movs	r2, #0
 80029ee:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80029f0:	4b09      	ldr	r3, [pc, #36]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	2238      	movs	r2, #56	; 0x38
 80029f6:	4013      	ands	r3, r2
 80029f8:	2b20      	cmp	r3, #32
 80029fa:	d11f      	bne.n	8002a3c <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80029fc:	4b06      	ldr	r3, [pc, #24]	; (8002a18 <HAL_RCC_OscConfig+0x330>)
 80029fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a00:	2202      	movs	r2, #2
 8002a02:	4013      	ands	r3, r2
 8002a04:	d100      	bne.n	8002a08 <HAL_RCC_OscConfig+0x320>
 8002a06:	e0b7      	b.n	8002b78 <HAL_RCC_OscConfig+0x490>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d000      	beq.n	8002a12 <HAL_RCC_OscConfig+0x32a>
 8002a10:	e0b2      	b.n	8002b78 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e1c2      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
 8002a16:	46c0      	nop			; (mov r8, r8)
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	fffeffff 	.word	0xfffeffff
 8002a20:	fffbffff 	.word	0xfffbffff
 8002a24:	ffff80ff 	.word	0xffff80ff
 8002a28:	ffffc7ff 	.word	0xffffc7ff
 8002a2c:	00f42400 	.word	0x00f42400
 8002a30:	20000004 	.word	0x20000004
 8002a34:	20000008 	.word	0x20000008
 8002a38:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a3c:	4bb5      	ldr	r3, [pc, #724]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002a3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a40:	2380      	movs	r3, #128	; 0x80
 8002a42:	055b      	lsls	r3, r3, #21
 8002a44:	4013      	ands	r3, r2
 8002a46:	d101      	bne.n	8002a4c <HAL_RCC_OscConfig+0x364>
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e000      	b.n	8002a4e <HAL_RCC_OscConfig+0x366>
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d011      	beq.n	8002a76 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002a52:	4bb0      	ldr	r3, [pc, #704]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002a54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a56:	4baf      	ldr	r3, [pc, #700]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002a58:	2180      	movs	r1, #128	; 0x80
 8002a5a:	0549      	lsls	r1, r1, #21
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002a60:	4bac      	ldr	r3, [pc, #688]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002a62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a64:	2380      	movs	r3, #128	; 0x80
 8002a66:	055b      	lsls	r3, r3, #21
 8002a68:	4013      	ands	r3, r2
 8002a6a:	60fb      	str	r3, [r7, #12]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002a6e:	231f      	movs	r3, #31
 8002a70:	18fb      	adds	r3, r7, r3
 8002a72:	2201      	movs	r2, #1
 8002a74:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a76:	4ba8      	ldr	r3, [pc, #672]	; (8002d18 <HAL_RCC_OscConfig+0x630>)
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	2380      	movs	r3, #128	; 0x80
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	4013      	ands	r3, r2
 8002a80:	d11a      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a82:	4ba5      	ldr	r3, [pc, #660]	; (8002d18 <HAL_RCC_OscConfig+0x630>)
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	4ba4      	ldr	r3, [pc, #656]	; (8002d18 <HAL_RCC_OscConfig+0x630>)
 8002a88:	2180      	movs	r1, #128	; 0x80
 8002a8a:	0049      	lsls	r1, r1, #1
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002a90:	f7ff f92c 	bl	8001cec <HAL_GetTick>
 8002a94:	0003      	movs	r3, r0
 8002a96:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a98:	e008      	b.n	8002aac <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a9a:	f7ff f927 	bl	8001cec <HAL_GetTick>
 8002a9e:	0002      	movs	r2, r0
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e177      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002aac:	4b9a      	ldr	r3, [pc, #616]	; (8002d18 <HAL_RCC_OscConfig+0x630>)
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	2380      	movs	r3, #128	; 0x80
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	d0f0      	beq.n	8002a9a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d106      	bne.n	8002ace <HAL_RCC_OscConfig+0x3e6>
 8002ac0:	4b94      	ldr	r3, [pc, #592]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002ac2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ac4:	4b93      	ldr	r3, [pc, #588]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	65da      	str	r2, [r3, #92]	; 0x5c
 8002acc:	e01c      	b.n	8002b08 <HAL_RCC_OscConfig+0x420>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	2b05      	cmp	r3, #5
 8002ad4:	d10c      	bne.n	8002af0 <HAL_RCC_OscConfig+0x408>
 8002ad6:	4b8f      	ldr	r3, [pc, #572]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002ad8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ada:	4b8e      	ldr	r3, [pc, #568]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002adc:	2104      	movs	r1, #4
 8002ade:	430a      	orrs	r2, r1
 8002ae0:	65da      	str	r2, [r3, #92]	; 0x5c
 8002ae2:	4b8c      	ldr	r3, [pc, #560]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002ae4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ae6:	4b8b      	ldr	r3, [pc, #556]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002ae8:	2101      	movs	r1, #1
 8002aea:	430a      	orrs	r2, r1
 8002aec:	65da      	str	r2, [r3, #92]	; 0x5c
 8002aee:	e00b      	b.n	8002b08 <HAL_RCC_OscConfig+0x420>
 8002af0:	4b88      	ldr	r3, [pc, #544]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002af2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002af4:	4b87      	ldr	r3, [pc, #540]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002af6:	2101      	movs	r1, #1
 8002af8:	438a      	bics	r2, r1
 8002afa:	65da      	str	r2, [r3, #92]	; 0x5c
 8002afc:	4b85      	ldr	r3, [pc, #532]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002afe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b00:	4b84      	ldr	r3, [pc, #528]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002b02:	2104      	movs	r1, #4
 8002b04:	438a      	bics	r2, r1
 8002b06:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d014      	beq.n	8002b3a <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b10:	f7ff f8ec 	bl	8001cec <HAL_GetTick>
 8002b14:	0003      	movs	r3, r0
 8002b16:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b18:	e009      	b.n	8002b2e <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b1a:	f7ff f8e7 	bl	8001cec <HAL_GetTick>
 8002b1e:	0002      	movs	r2, r0
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	4a7d      	ldr	r2, [pc, #500]	; (8002d1c <HAL_RCC_OscConfig+0x634>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e136      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b2e:	4b79      	ldr	r3, [pc, #484]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002b30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b32:	2202      	movs	r2, #2
 8002b34:	4013      	ands	r3, r2
 8002b36:	d0f0      	beq.n	8002b1a <HAL_RCC_OscConfig+0x432>
 8002b38:	e013      	b.n	8002b62 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b3a:	f7ff f8d7 	bl	8001cec <HAL_GetTick>
 8002b3e:	0003      	movs	r3, r0
 8002b40:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b42:	e009      	b.n	8002b58 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b44:	f7ff f8d2 	bl	8001cec <HAL_GetTick>
 8002b48:	0002      	movs	r2, r0
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	4a73      	ldr	r2, [pc, #460]	; (8002d1c <HAL_RCC_OscConfig+0x634>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d901      	bls.n	8002b58 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e121      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b58:	4b6e      	ldr	r3, [pc, #440]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b5c:	2202      	movs	r2, #2
 8002b5e:	4013      	ands	r3, r2
 8002b60:	d1f0      	bne.n	8002b44 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002b62:	231f      	movs	r3, #31
 8002b64:	18fb      	adds	r3, r7, r3
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d105      	bne.n	8002b78 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002b6c:	4b69      	ldr	r3, [pc, #420]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002b6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b70:	4b68      	ldr	r3, [pc, #416]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002b72:	496b      	ldr	r1, [pc, #428]	; (8002d20 <HAL_RCC_OscConfig+0x638>)
 8002b74:	400a      	ands	r2, r1
 8002b76:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2220      	movs	r2, #32
 8002b7e:	4013      	ands	r3, r2
 8002b80:	d039      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d01b      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002b8a:	4b62      	ldr	r3, [pc, #392]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	4b61      	ldr	r3, [pc, #388]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002b90:	2180      	movs	r1, #128	; 0x80
 8002b92:	03c9      	lsls	r1, r1, #15
 8002b94:	430a      	orrs	r2, r1
 8002b96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b98:	f7ff f8a8 	bl	8001cec <HAL_GetTick>
 8002b9c:	0003      	movs	r3, r0
 8002b9e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002ba0:	e008      	b.n	8002bb4 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ba2:	f7ff f8a3 	bl	8001cec <HAL_GetTick>
 8002ba6:	0002      	movs	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d901      	bls.n	8002bb4 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e0f3      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002bb4:	4b57      	ldr	r3, [pc, #348]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	2380      	movs	r3, #128	; 0x80
 8002bba:	041b      	lsls	r3, r3, #16
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	d0f0      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x4ba>
 8002bc0:	e019      	b.n	8002bf6 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002bc2:	4b54      	ldr	r3, [pc, #336]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	4b53      	ldr	r3, [pc, #332]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002bc8:	4956      	ldr	r1, [pc, #344]	; (8002d24 <HAL_RCC_OscConfig+0x63c>)
 8002bca:	400a      	ands	r2, r1
 8002bcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bce:	f7ff f88d 	bl	8001cec <HAL_GetTick>
 8002bd2:	0003      	movs	r3, r0
 8002bd4:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bd8:	f7ff f888 	bl	8001cec <HAL_GetTick>
 8002bdc:	0002      	movs	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e0d8      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002bea:	4b4a      	ldr	r3, [pc, #296]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	2380      	movs	r3, #128	; 0x80
 8002bf0:	041b      	lsls	r3, r3, #16
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	d1f0      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a1b      	ldr	r3, [r3, #32]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d100      	bne.n	8002c00 <HAL_RCC_OscConfig+0x518>
 8002bfe:	e0cc      	b.n	8002d9a <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c00:	4b44      	ldr	r3, [pc, #272]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	2238      	movs	r2, #56	; 0x38
 8002c06:	4013      	ands	r3, r2
 8002c08:	2b10      	cmp	r3, #16
 8002c0a:	d100      	bne.n	8002c0e <HAL_RCC_OscConfig+0x526>
 8002c0c:	e07b      	b.n	8002d06 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a1b      	ldr	r3, [r3, #32]
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d156      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c16:	4b3f      	ldr	r3, [pc, #252]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	4b3e      	ldr	r3, [pc, #248]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002c1c:	4942      	ldr	r1, [pc, #264]	; (8002d28 <HAL_RCC_OscConfig+0x640>)
 8002c1e:	400a      	ands	r2, r1
 8002c20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c22:	f7ff f863 	bl	8001cec <HAL_GetTick>
 8002c26:	0003      	movs	r3, r0
 8002c28:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c2a:	e008      	b.n	8002c3e <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c2c:	f7ff f85e 	bl	8001cec <HAL_GetTick>
 8002c30:	0002      	movs	r2, r0
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d901      	bls.n	8002c3e <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e0ae      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c3e:	4b35      	ldr	r3, [pc, #212]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	2380      	movs	r3, #128	; 0x80
 8002c44:	049b      	lsls	r3, r3, #18
 8002c46:	4013      	ands	r3, r2
 8002c48:	d1f0      	bne.n	8002c2c <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c4a:	4b32      	ldr	r3, [pc, #200]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	4a37      	ldr	r2, [pc, #220]	; (8002d2c <HAL_RCC_OscConfig+0x644>)
 8002c50:	4013      	ands	r3, r2
 8002c52:	0019      	movs	r1, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5c:	431a      	orrs	r2, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c62:	021b      	lsls	r3, r3, #8
 8002c64:	431a      	orrs	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6a:	431a      	orrs	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c70:	431a      	orrs	r2, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c76:	431a      	orrs	r2, r3
 8002c78:	4b26      	ldr	r3, [pc, #152]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c7e:	4b25      	ldr	r3, [pc, #148]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	4b24      	ldr	r3, [pc, #144]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002c84:	2180      	movs	r1, #128	; 0x80
 8002c86:	0449      	lsls	r1, r1, #17
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002c8c:	4b21      	ldr	r3, [pc, #132]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002c8e:	68da      	ldr	r2, [r3, #12]
 8002c90:	4b20      	ldr	r3, [pc, #128]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002c92:	2180      	movs	r1, #128	; 0x80
 8002c94:	0549      	lsls	r1, r1, #21
 8002c96:	430a      	orrs	r2, r1
 8002c98:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c9a:	f7ff f827 	bl	8001cec <HAL_GetTick>
 8002c9e:	0003      	movs	r3, r0
 8002ca0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ca2:	e008      	b.n	8002cb6 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ca4:	f7ff f822 	bl	8001cec <HAL_GetTick>
 8002ca8:	0002      	movs	r2, r0
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d901      	bls.n	8002cb6 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e072      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cb6:	4b17      	ldr	r3, [pc, #92]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	2380      	movs	r3, #128	; 0x80
 8002cbc:	049b      	lsls	r3, r3, #18
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	d0f0      	beq.n	8002ca4 <HAL_RCC_OscConfig+0x5bc>
 8002cc2:	e06a      	b.n	8002d9a <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cc4:	4b13      	ldr	r3, [pc, #76]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	4b12      	ldr	r3, [pc, #72]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002cca:	4917      	ldr	r1, [pc, #92]	; (8002d28 <HAL_RCC_OscConfig+0x640>)
 8002ccc:	400a      	ands	r2, r1
 8002cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd0:	f7ff f80c 	bl	8001cec <HAL_GetTick>
 8002cd4:	0003      	movs	r3, r0
 8002cd6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cd8:	e008      	b.n	8002cec <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cda:	f7ff f807 	bl	8001cec <HAL_GetTick>
 8002cde:	0002      	movs	r2, r0
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d901      	bls.n	8002cec <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e057      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cec:	4b09      	ldr	r3, [pc, #36]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	2380      	movs	r3, #128	; 0x80
 8002cf2:	049b      	lsls	r3, r3, #18
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	d1f0      	bne.n	8002cda <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002cf8:	4b06      	ldr	r3, [pc, #24]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002cfa:	68da      	ldr	r2, [r3, #12]
 8002cfc:	4b05      	ldr	r3, [pc, #20]	; (8002d14 <HAL_RCC_OscConfig+0x62c>)
 8002cfe:	490c      	ldr	r1, [pc, #48]	; (8002d30 <HAL_RCC_OscConfig+0x648>)
 8002d00:	400a      	ands	r2, r1
 8002d02:	60da      	str	r2, [r3, #12]
 8002d04:	e049      	b.n	8002d9a <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a1b      	ldr	r3, [r3, #32]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d112      	bne.n	8002d34 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e044      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
 8002d12:	46c0      	nop			; (mov r8, r8)
 8002d14:	40021000 	.word	0x40021000
 8002d18:	40007000 	.word	0x40007000
 8002d1c:	00001388 	.word	0x00001388
 8002d20:	efffffff 	.word	0xefffffff
 8002d24:	ffbfffff 	.word	0xffbfffff
 8002d28:	feffffff 	.word	0xfeffffff
 8002d2c:	11c1808c 	.word	0x11c1808c
 8002d30:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002d34:	4b1b      	ldr	r3, [pc, #108]	; (8002da4 <HAL_RCC_OscConfig+0x6bc>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	2203      	movs	r2, #3
 8002d3e:	401a      	ands	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d126      	bne.n	8002d96 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	2270      	movs	r2, #112	; 0x70
 8002d4c:	401a      	ands	r2, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d11f      	bne.n	8002d96 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d56:	697a      	ldr	r2, [r7, #20]
 8002d58:	23fe      	movs	r3, #254	; 0xfe
 8002d5a:	01db      	lsls	r3, r3, #7
 8002d5c:	401a      	ands	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d62:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d116      	bne.n	8002d96 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002d68:	697a      	ldr	r2, [r7, #20]
 8002d6a:	23f8      	movs	r3, #248	; 0xf8
 8002d6c:	039b      	lsls	r3, r3, #14
 8002d6e:	401a      	ands	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d10e      	bne.n	8002d96 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002d78:	697a      	ldr	r2, [r7, #20]
 8002d7a:	23e0      	movs	r3, #224	; 0xe0
 8002d7c:	051b      	lsls	r3, r3, #20
 8002d7e:	401a      	ands	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d106      	bne.n	8002d96 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	0f5b      	lsrs	r3, r3, #29
 8002d8c:	075a      	lsls	r2, r3, #29
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d001      	beq.n	8002d9a <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e000      	b.n	8002d9c <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8002d9a:	2300      	movs	r3, #0
}
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	b008      	add	sp, #32
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	40021000 	.word	0x40021000

08002da8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d101      	bne.n	8002dbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e0e9      	b.n	8002f90 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002dbc:	4b76      	ldr	r3, [pc, #472]	; (8002f98 <HAL_RCC_ClockConfig+0x1f0>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2207      	movs	r2, #7
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	683a      	ldr	r2, [r7, #0]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d91e      	bls.n	8002e08 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dca:	4b73      	ldr	r3, [pc, #460]	; (8002f98 <HAL_RCC_ClockConfig+0x1f0>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2207      	movs	r2, #7
 8002dd0:	4393      	bics	r3, r2
 8002dd2:	0019      	movs	r1, r3
 8002dd4:	4b70      	ldr	r3, [pc, #448]	; (8002f98 <HAL_RCC_ClockConfig+0x1f0>)
 8002dd6:	683a      	ldr	r2, [r7, #0]
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ddc:	f7fe ff86 	bl	8001cec <HAL_GetTick>
 8002de0:	0003      	movs	r3, r0
 8002de2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002de4:	e009      	b.n	8002dfa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002de6:	f7fe ff81 	bl	8001cec <HAL_GetTick>
 8002dea:	0002      	movs	r2, r0
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	4a6a      	ldr	r2, [pc, #424]	; (8002f9c <HAL_RCC_ClockConfig+0x1f4>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e0ca      	b.n	8002f90 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002dfa:	4b67      	ldr	r3, [pc, #412]	; (8002f98 <HAL_RCC_ClockConfig+0x1f0>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2207      	movs	r2, #7
 8002e00:	4013      	ands	r3, r2
 8002e02:	683a      	ldr	r2, [r7, #0]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d1ee      	bne.n	8002de6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2202      	movs	r2, #2
 8002e0e:	4013      	ands	r3, r2
 8002e10:	d015      	beq.n	8002e3e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2204      	movs	r2, #4
 8002e18:	4013      	ands	r3, r2
 8002e1a:	d006      	beq.n	8002e2a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002e1c:	4b60      	ldr	r3, [pc, #384]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002e1e:	689a      	ldr	r2, [r3, #8]
 8002e20:	4b5f      	ldr	r3, [pc, #380]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002e22:	21e0      	movs	r1, #224	; 0xe0
 8002e24:	01c9      	lsls	r1, r1, #7
 8002e26:	430a      	orrs	r2, r1
 8002e28:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e2a:	4b5d      	ldr	r3, [pc, #372]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	4a5d      	ldr	r2, [pc, #372]	; (8002fa4 <HAL_RCC_ClockConfig+0x1fc>)
 8002e30:	4013      	ands	r3, r2
 8002e32:	0019      	movs	r1, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	4b59      	ldr	r3, [pc, #356]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2201      	movs	r2, #1
 8002e44:	4013      	ands	r3, r2
 8002e46:	d057      	beq.n	8002ef8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d107      	bne.n	8002e60 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e50:	4b53      	ldr	r3, [pc, #332]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	2380      	movs	r3, #128	; 0x80
 8002e56:	029b      	lsls	r3, r3, #10
 8002e58:	4013      	ands	r3, r2
 8002e5a:	d12b      	bne.n	8002eb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e097      	b.n	8002f90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d107      	bne.n	8002e78 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e68:	4b4d      	ldr	r3, [pc, #308]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	2380      	movs	r3, #128	; 0x80
 8002e6e:	049b      	lsls	r3, r3, #18
 8002e70:	4013      	ands	r3, r2
 8002e72:	d11f      	bne.n	8002eb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e08b      	b.n	8002f90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d107      	bne.n	8002e90 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e80:	4b47      	ldr	r3, [pc, #284]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	2380      	movs	r3, #128	; 0x80
 8002e86:	00db      	lsls	r3, r3, #3
 8002e88:	4013      	ands	r3, r2
 8002e8a:	d113      	bne.n	8002eb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e07f      	b.n	8002f90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	2b03      	cmp	r3, #3
 8002e96:	d106      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e98:	4b41      	ldr	r3, [pc, #260]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002e9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e9c:	2202      	movs	r2, #2
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	d108      	bne.n	8002eb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e074      	b.n	8002f90 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ea6:	4b3e      	ldr	r3, [pc, #248]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002ea8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eaa:	2202      	movs	r2, #2
 8002eac:	4013      	ands	r3, r2
 8002eae:	d101      	bne.n	8002eb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e06d      	b.n	8002f90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002eb4:	4b3a      	ldr	r3, [pc, #232]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	2207      	movs	r2, #7
 8002eba:	4393      	bics	r3, r2
 8002ebc:	0019      	movs	r1, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	685a      	ldr	r2, [r3, #4]
 8002ec2:	4b37      	ldr	r3, [pc, #220]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ec8:	f7fe ff10 	bl	8001cec <HAL_GetTick>
 8002ecc:	0003      	movs	r3, r0
 8002ece:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ed0:	e009      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ed2:	f7fe ff0b 	bl	8001cec <HAL_GetTick>
 8002ed6:	0002      	movs	r2, r0
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	4a2f      	ldr	r2, [pc, #188]	; (8002f9c <HAL_RCC_ClockConfig+0x1f4>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e054      	b.n	8002f90 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ee6:	4b2e      	ldr	r3, [pc, #184]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	2238      	movs	r2, #56	; 0x38
 8002eec:	401a      	ands	r2, r3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d1ec      	bne.n	8002ed2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ef8:	4b27      	ldr	r3, [pc, #156]	; (8002f98 <HAL_RCC_ClockConfig+0x1f0>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2207      	movs	r2, #7
 8002efe:	4013      	ands	r3, r2
 8002f00:	683a      	ldr	r2, [r7, #0]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d21e      	bcs.n	8002f44 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f06:	4b24      	ldr	r3, [pc, #144]	; (8002f98 <HAL_RCC_ClockConfig+0x1f0>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2207      	movs	r2, #7
 8002f0c:	4393      	bics	r3, r2
 8002f0e:	0019      	movs	r1, r3
 8002f10:	4b21      	ldr	r3, [pc, #132]	; (8002f98 <HAL_RCC_ClockConfig+0x1f0>)
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	430a      	orrs	r2, r1
 8002f16:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002f18:	f7fe fee8 	bl	8001cec <HAL_GetTick>
 8002f1c:	0003      	movs	r3, r0
 8002f1e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f20:	e009      	b.n	8002f36 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f22:	f7fe fee3 	bl	8001cec <HAL_GetTick>
 8002f26:	0002      	movs	r2, r0
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	4a1b      	ldr	r2, [pc, #108]	; (8002f9c <HAL_RCC_ClockConfig+0x1f4>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e02c      	b.n	8002f90 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f36:	4b18      	ldr	r3, [pc, #96]	; (8002f98 <HAL_RCC_ClockConfig+0x1f0>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2207      	movs	r2, #7
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d1ee      	bne.n	8002f22 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2204      	movs	r2, #4
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	d009      	beq.n	8002f62 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002f4e:	4b14      	ldr	r3, [pc, #80]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	4a15      	ldr	r2, [pc, #84]	; (8002fa8 <HAL_RCC_ClockConfig+0x200>)
 8002f54:	4013      	ands	r3, r2
 8002f56:	0019      	movs	r1, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	68da      	ldr	r2, [r3, #12]
 8002f5c:	4b10      	ldr	r3, [pc, #64]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002f62:	f000 f829 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8002f66:	0001      	movs	r1, r0
 8002f68:	4b0d      	ldr	r3, [pc, #52]	; (8002fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	0a1b      	lsrs	r3, r3, #8
 8002f6e:	220f      	movs	r2, #15
 8002f70:	401a      	ands	r2, r3
 8002f72:	4b0e      	ldr	r3, [pc, #56]	; (8002fac <HAL_RCC_ClockConfig+0x204>)
 8002f74:	0092      	lsls	r2, r2, #2
 8002f76:	58d3      	ldr	r3, [r2, r3]
 8002f78:	221f      	movs	r2, #31
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	000a      	movs	r2, r1
 8002f7e:	40da      	lsrs	r2, r3
 8002f80:	4b0b      	ldr	r3, [pc, #44]	; (8002fb0 <HAL_RCC_ClockConfig+0x208>)
 8002f82:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002f84:	4b0b      	ldr	r3, [pc, #44]	; (8002fb4 <HAL_RCC_ClockConfig+0x20c>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f7fe fe53 	bl	8001c34 <HAL_InitTick>
 8002f8e:	0003      	movs	r3, r0
}
 8002f90:	0018      	movs	r0, r3
 8002f92:	46bd      	mov	sp, r7
 8002f94:	b004      	add	sp, #16
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	40022000 	.word	0x40022000
 8002f9c:	00001388 	.word	0x00001388
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	fffff0ff 	.word	0xfffff0ff
 8002fa8:	ffff8fff 	.word	0xffff8fff
 8002fac:	0800a4cc 	.word	0x0800a4cc
 8002fb0:	20000004 	.word	0x20000004
 8002fb4:	20000008 	.word	0x20000008

08002fb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b086      	sub	sp, #24
 8002fbc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fbe:	4b3c      	ldr	r3, [pc, #240]	; (80030b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	2238      	movs	r2, #56	; 0x38
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	d10f      	bne.n	8002fe8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002fc8:	4b39      	ldr	r3, [pc, #228]	; (80030b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	0adb      	lsrs	r3, r3, #11
 8002fce:	2207      	movs	r2, #7
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	409a      	lsls	r2, r3
 8002fd6:	0013      	movs	r3, r2
 8002fd8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002fda:	6839      	ldr	r1, [r7, #0]
 8002fdc:	4835      	ldr	r0, [pc, #212]	; (80030b4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002fde:	f7fd f8a3 	bl	8000128 <__udivsi3>
 8002fe2:	0003      	movs	r3, r0
 8002fe4:	613b      	str	r3, [r7, #16]
 8002fe6:	e05d      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fe8:	4b31      	ldr	r3, [pc, #196]	; (80030b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	2238      	movs	r2, #56	; 0x38
 8002fee:	4013      	ands	r3, r2
 8002ff0:	2b08      	cmp	r3, #8
 8002ff2:	d102      	bne.n	8002ffa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ff4:	4b30      	ldr	r3, [pc, #192]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002ff6:	613b      	str	r3, [r7, #16]
 8002ff8:	e054      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ffa:	4b2d      	ldr	r3, [pc, #180]	; (80030b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	2238      	movs	r2, #56	; 0x38
 8003000:	4013      	ands	r3, r2
 8003002:	2b10      	cmp	r3, #16
 8003004:	d138      	bne.n	8003078 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003006:	4b2a      	ldr	r3, [pc, #168]	; (80030b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	2203      	movs	r2, #3
 800300c:	4013      	ands	r3, r2
 800300e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003010:	4b27      	ldr	r3, [pc, #156]	; (80030b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	091b      	lsrs	r3, r3, #4
 8003016:	2207      	movs	r2, #7
 8003018:	4013      	ands	r3, r2
 800301a:	3301      	adds	r3, #1
 800301c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2b03      	cmp	r3, #3
 8003022:	d10d      	bne.n	8003040 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003024:	68b9      	ldr	r1, [r7, #8]
 8003026:	4824      	ldr	r0, [pc, #144]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x100>)
 8003028:	f7fd f87e 	bl	8000128 <__udivsi3>
 800302c:	0003      	movs	r3, r0
 800302e:	0019      	movs	r1, r3
 8003030:	4b1f      	ldr	r3, [pc, #124]	; (80030b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	0a1b      	lsrs	r3, r3, #8
 8003036:	227f      	movs	r2, #127	; 0x7f
 8003038:	4013      	ands	r3, r2
 800303a:	434b      	muls	r3, r1
 800303c:	617b      	str	r3, [r7, #20]
        break;
 800303e:	e00d      	b.n	800305c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003040:	68b9      	ldr	r1, [r7, #8]
 8003042:	481c      	ldr	r0, [pc, #112]	; (80030b4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003044:	f7fd f870 	bl	8000128 <__udivsi3>
 8003048:	0003      	movs	r3, r0
 800304a:	0019      	movs	r1, r3
 800304c:	4b18      	ldr	r3, [pc, #96]	; (80030b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	0a1b      	lsrs	r3, r3, #8
 8003052:	227f      	movs	r2, #127	; 0x7f
 8003054:	4013      	ands	r3, r2
 8003056:	434b      	muls	r3, r1
 8003058:	617b      	str	r3, [r7, #20]
        break;
 800305a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800305c:	4b14      	ldr	r3, [pc, #80]	; (80030b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	0f5b      	lsrs	r3, r3, #29
 8003062:	2207      	movs	r2, #7
 8003064:	4013      	ands	r3, r2
 8003066:	3301      	adds	r3, #1
 8003068:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800306a:	6879      	ldr	r1, [r7, #4]
 800306c:	6978      	ldr	r0, [r7, #20]
 800306e:	f7fd f85b 	bl	8000128 <__udivsi3>
 8003072:	0003      	movs	r3, r0
 8003074:	613b      	str	r3, [r7, #16]
 8003076:	e015      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003078:	4b0d      	ldr	r3, [pc, #52]	; (80030b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	2238      	movs	r2, #56	; 0x38
 800307e:	4013      	ands	r3, r2
 8003080:	2b20      	cmp	r3, #32
 8003082:	d103      	bne.n	800308c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003084:	2380      	movs	r3, #128	; 0x80
 8003086:	021b      	lsls	r3, r3, #8
 8003088:	613b      	str	r3, [r7, #16]
 800308a:	e00b      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800308c:	4b08      	ldr	r3, [pc, #32]	; (80030b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	2238      	movs	r2, #56	; 0x38
 8003092:	4013      	ands	r3, r2
 8003094:	2b18      	cmp	r3, #24
 8003096:	d103      	bne.n	80030a0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003098:	23fa      	movs	r3, #250	; 0xfa
 800309a:	01db      	lsls	r3, r3, #7
 800309c:	613b      	str	r3, [r7, #16]
 800309e:	e001      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80030a0:	2300      	movs	r3, #0
 80030a2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80030a4:	693b      	ldr	r3, [r7, #16]
}
 80030a6:	0018      	movs	r0, r3
 80030a8:	46bd      	mov	sp, r7
 80030aa:	b006      	add	sp, #24
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	46c0      	nop			; (mov r8, r8)
 80030b0:	40021000 	.word	0x40021000
 80030b4:	00f42400 	.word	0x00f42400
 80030b8:	007a1200 	.word	0x007a1200

080030bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030c0:	4b02      	ldr	r3, [pc, #8]	; (80030cc <HAL_RCC_GetHCLKFreq+0x10>)
 80030c2:	681b      	ldr	r3, [r3, #0]
}
 80030c4:	0018      	movs	r0, r3
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	46c0      	nop			; (mov r8, r8)
 80030cc:	20000004 	.word	0x20000004

080030d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030d0:	b5b0      	push	{r4, r5, r7, lr}
 80030d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80030d4:	f7ff fff2 	bl	80030bc <HAL_RCC_GetHCLKFreq>
 80030d8:	0004      	movs	r4, r0
 80030da:	f7ff faf9 	bl	80026d0 <LL_RCC_GetAPB1Prescaler>
 80030de:	0003      	movs	r3, r0
 80030e0:	0b1a      	lsrs	r2, r3, #12
 80030e2:	4b05      	ldr	r3, [pc, #20]	; (80030f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030e4:	0092      	lsls	r2, r2, #2
 80030e6:	58d3      	ldr	r3, [r2, r3]
 80030e8:	221f      	movs	r2, #31
 80030ea:	4013      	ands	r3, r2
 80030ec:	40dc      	lsrs	r4, r3
 80030ee:	0023      	movs	r3, r4
}
 80030f0:	0018      	movs	r0, r3
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bdb0      	pop	{r4, r5, r7, pc}
 80030f6:	46c0      	nop			; (mov r8, r8)
 80030f8:	0800a50c 	.word	0x0800a50c

080030fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003104:	2313      	movs	r3, #19
 8003106:	18fb      	adds	r3, r7, r3
 8003108:	2200      	movs	r2, #0
 800310a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800310c:	2312      	movs	r3, #18
 800310e:	18fb      	adds	r3, r7, r3
 8003110:	2200      	movs	r2, #0
 8003112:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	2380      	movs	r3, #128	; 0x80
 800311a:	029b      	lsls	r3, r3, #10
 800311c:	4013      	ands	r3, r2
 800311e:	d100      	bne.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003120:	e0ad      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003122:	2011      	movs	r0, #17
 8003124:	183b      	adds	r3, r7, r0
 8003126:	2200      	movs	r2, #0
 8003128:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800312a:	4b47      	ldr	r3, [pc, #284]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800312c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800312e:	2380      	movs	r3, #128	; 0x80
 8003130:	055b      	lsls	r3, r3, #21
 8003132:	4013      	ands	r3, r2
 8003134:	d110      	bne.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003136:	4b44      	ldr	r3, [pc, #272]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003138:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800313a:	4b43      	ldr	r3, [pc, #268]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800313c:	2180      	movs	r1, #128	; 0x80
 800313e:	0549      	lsls	r1, r1, #21
 8003140:	430a      	orrs	r2, r1
 8003142:	63da      	str	r2, [r3, #60]	; 0x3c
 8003144:	4b40      	ldr	r3, [pc, #256]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003146:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003148:	2380      	movs	r3, #128	; 0x80
 800314a:	055b      	lsls	r3, r3, #21
 800314c:	4013      	ands	r3, r2
 800314e:	60bb      	str	r3, [r7, #8]
 8003150:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003152:	183b      	adds	r3, r7, r0
 8003154:	2201      	movs	r2, #1
 8003156:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003158:	4b3c      	ldr	r3, [pc, #240]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	4b3b      	ldr	r3, [pc, #236]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800315e:	2180      	movs	r1, #128	; 0x80
 8003160:	0049      	lsls	r1, r1, #1
 8003162:	430a      	orrs	r2, r1
 8003164:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003166:	f7fe fdc1 	bl	8001cec <HAL_GetTick>
 800316a:	0003      	movs	r3, r0
 800316c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800316e:	e00b      	b.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003170:	f7fe fdbc 	bl	8001cec <HAL_GetTick>
 8003174:	0002      	movs	r2, r0
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d904      	bls.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800317e:	2313      	movs	r3, #19
 8003180:	18fb      	adds	r3, r7, r3
 8003182:	2203      	movs	r2, #3
 8003184:	701a      	strb	r2, [r3, #0]
        break;
 8003186:	e005      	b.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003188:	4b30      	ldr	r3, [pc, #192]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	2380      	movs	r3, #128	; 0x80
 800318e:	005b      	lsls	r3, r3, #1
 8003190:	4013      	ands	r3, r2
 8003192:	d0ed      	beq.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003194:	2313      	movs	r3, #19
 8003196:	18fb      	adds	r3, r7, r3
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d15e      	bne.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800319e:	4b2a      	ldr	r3, [pc, #168]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80031a0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80031a2:	23c0      	movs	r3, #192	; 0xc0
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4013      	ands	r3, r2
 80031a8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d019      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d014      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80031ba:	4b23      	ldr	r3, [pc, #140]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80031bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031be:	4a24      	ldr	r2, [pc, #144]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80031c0:	4013      	ands	r3, r2
 80031c2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80031c4:	4b20      	ldr	r3, [pc, #128]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80031c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80031c8:	4b1f      	ldr	r3, [pc, #124]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80031ca:	2180      	movs	r1, #128	; 0x80
 80031cc:	0249      	lsls	r1, r1, #9
 80031ce:	430a      	orrs	r2, r1
 80031d0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80031d2:	4b1d      	ldr	r3, [pc, #116]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80031d4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80031d6:	4b1c      	ldr	r3, [pc, #112]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80031d8:	491e      	ldr	r1, [pc, #120]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80031da:	400a      	ands	r2, r1
 80031dc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80031de:	4b1a      	ldr	r3, [pc, #104]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80031e0:	697a      	ldr	r2, [r7, #20]
 80031e2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	2201      	movs	r2, #1
 80031e8:	4013      	ands	r3, r2
 80031ea:	d016      	beq.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ec:	f7fe fd7e 	bl	8001cec <HAL_GetTick>
 80031f0:	0003      	movs	r3, r0
 80031f2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031f4:	e00c      	b.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031f6:	f7fe fd79 	bl	8001cec <HAL_GetTick>
 80031fa:	0002      	movs	r2, r0
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	4a15      	ldr	r2, [pc, #84]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d904      	bls.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003206:	2313      	movs	r3, #19
 8003208:	18fb      	adds	r3, r7, r3
 800320a:	2203      	movs	r2, #3
 800320c:	701a      	strb	r2, [r3, #0]
            break;
 800320e:	e004      	b.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003210:	4b0d      	ldr	r3, [pc, #52]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003212:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003214:	2202      	movs	r2, #2
 8003216:	4013      	ands	r3, r2
 8003218:	d0ed      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800321a:	2313      	movs	r3, #19
 800321c:	18fb      	adds	r3, r7, r3
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d10a      	bne.n	800323a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003224:	4b08      	ldr	r3, [pc, #32]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003228:	4a09      	ldr	r2, [pc, #36]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800322a:	4013      	ands	r3, r2
 800322c:	0019      	movs	r1, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003232:	4b05      	ldr	r3, [pc, #20]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003234:	430a      	orrs	r2, r1
 8003236:	65da      	str	r2, [r3, #92]	; 0x5c
 8003238:	e016      	b.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800323a:	2312      	movs	r3, #18
 800323c:	18fb      	adds	r3, r7, r3
 800323e:	2213      	movs	r2, #19
 8003240:	18ba      	adds	r2, r7, r2
 8003242:	7812      	ldrb	r2, [r2, #0]
 8003244:	701a      	strb	r2, [r3, #0]
 8003246:	e00f      	b.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003248:	40021000 	.word	0x40021000
 800324c:	40007000 	.word	0x40007000
 8003250:	fffffcff 	.word	0xfffffcff
 8003254:	fffeffff 	.word	0xfffeffff
 8003258:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800325c:	2312      	movs	r3, #18
 800325e:	18fb      	adds	r3, r7, r3
 8003260:	2213      	movs	r2, #19
 8003262:	18ba      	adds	r2, r7, r2
 8003264:	7812      	ldrb	r2, [r2, #0]
 8003266:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003268:	2311      	movs	r3, #17
 800326a:	18fb      	adds	r3, r7, r3
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	2b01      	cmp	r3, #1
 8003270:	d105      	bne.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003272:	4bb6      	ldr	r3, [pc, #728]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003274:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003276:	4bb5      	ldr	r3, [pc, #724]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003278:	49b5      	ldr	r1, [pc, #724]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800327a:	400a      	ands	r2, r1
 800327c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2201      	movs	r2, #1
 8003284:	4013      	ands	r3, r2
 8003286:	d009      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003288:	4bb0      	ldr	r3, [pc, #704]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800328a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800328c:	2203      	movs	r2, #3
 800328e:	4393      	bics	r3, r2
 8003290:	0019      	movs	r1, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685a      	ldr	r2, [r3, #4]
 8003296:	4bad      	ldr	r3, [pc, #692]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003298:	430a      	orrs	r2, r1
 800329a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2202      	movs	r2, #2
 80032a2:	4013      	ands	r3, r2
 80032a4:	d009      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80032a6:	4ba9      	ldr	r3, [pc, #676]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032aa:	220c      	movs	r2, #12
 80032ac:	4393      	bics	r3, r2
 80032ae:	0019      	movs	r1, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	689a      	ldr	r2, [r3, #8]
 80032b4:	4ba5      	ldr	r3, [pc, #660]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032b6:	430a      	orrs	r2, r1
 80032b8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2204      	movs	r2, #4
 80032c0:	4013      	ands	r3, r2
 80032c2:	d009      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80032c4:	4ba1      	ldr	r3, [pc, #644]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032c8:	2230      	movs	r2, #48	; 0x30
 80032ca:	4393      	bics	r3, r2
 80032cc:	0019      	movs	r1, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68da      	ldr	r2, [r3, #12]
 80032d2:	4b9e      	ldr	r3, [pc, #632]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032d4:	430a      	orrs	r2, r1
 80032d6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2210      	movs	r2, #16
 80032de:	4013      	ands	r3, r2
 80032e0:	d009      	beq.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80032e2:	4b9a      	ldr	r3, [pc, #616]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032e6:	4a9b      	ldr	r2, [pc, #620]	; (8003554 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80032e8:	4013      	ands	r3, r2
 80032ea:	0019      	movs	r1, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	691a      	ldr	r2, [r3, #16]
 80032f0:	4b96      	ldr	r3, [pc, #600]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80032f2:	430a      	orrs	r2, r1
 80032f4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	2380      	movs	r3, #128	; 0x80
 80032fc:	015b      	lsls	r3, r3, #5
 80032fe:	4013      	ands	r3, r2
 8003300:	d009      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8003302:	4b92      	ldr	r3, [pc, #584]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003304:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003306:	4a94      	ldr	r2, [pc, #592]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003308:	4013      	ands	r3, r2
 800330a:	0019      	movs	r1, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	695a      	ldr	r2, [r3, #20]
 8003310:	4b8e      	ldr	r3, [pc, #568]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003312:	430a      	orrs	r2, r1
 8003314:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	2380      	movs	r3, #128	; 0x80
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	4013      	ands	r3, r2
 8003320:	d009      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003322:	4b8a      	ldr	r3, [pc, #552]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003326:	4a8d      	ldr	r2, [pc, #564]	; (800355c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8003328:	4013      	ands	r3, r2
 800332a:	0019      	movs	r1, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003330:	4b86      	ldr	r3, [pc, #536]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003332:	430a      	orrs	r2, r1
 8003334:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	2380      	movs	r3, #128	; 0x80
 800333c:	00db      	lsls	r3, r3, #3
 800333e:	4013      	ands	r3, r2
 8003340:	d009      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003342:	4b82      	ldr	r3, [pc, #520]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003344:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003346:	4a86      	ldr	r2, [pc, #536]	; (8003560 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8003348:	4013      	ands	r3, r2
 800334a:	0019      	movs	r1, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003350:	4b7e      	ldr	r3, [pc, #504]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003352:	430a      	orrs	r2, r1
 8003354:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2220      	movs	r2, #32
 800335c:	4013      	ands	r3, r2
 800335e:	d009      	beq.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003360:	4b7a      	ldr	r3, [pc, #488]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003362:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003364:	4a7f      	ldr	r2, [pc, #508]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003366:	4013      	ands	r3, r2
 8003368:	0019      	movs	r1, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	699a      	ldr	r2, [r3, #24]
 800336e:	4b77      	ldr	r3, [pc, #476]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003370:	430a      	orrs	r2, r1
 8003372:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2240      	movs	r2, #64	; 0x40
 800337a:	4013      	ands	r3, r2
 800337c:	d009      	beq.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800337e:	4b73      	ldr	r3, [pc, #460]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003380:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003382:	4a79      	ldr	r2, [pc, #484]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8003384:	4013      	ands	r3, r2
 8003386:	0019      	movs	r1, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	69da      	ldr	r2, [r3, #28]
 800338c:	4b6f      	ldr	r3, [pc, #444]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800338e:	430a      	orrs	r2, r1
 8003390:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	2380      	movs	r3, #128	; 0x80
 8003398:	01db      	lsls	r3, r3, #7
 800339a:	4013      	ands	r3, r2
 800339c:	d015      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800339e:	4b6b      	ldr	r3, [pc, #428]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	0899      	lsrs	r1, r3, #2
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033aa:	4b68      	ldr	r3, [pc, #416]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033ac:	430a      	orrs	r2, r1
 80033ae:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033b4:	2380      	movs	r3, #128	; 0x80
 80033b6:	05db      	lsls	r3, r3, #23
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d106      	bne.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80033bc:	4b63      	ldr	r3, [pc, #396]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033be:	68da      	ldr	r2, [r3, #12]
 80033c0:	4b62      	ldr	r3, [pc, #392]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033c2:	2180      	movs	r1, #128	; 0x80
 80033c4:	0249      	lsls	r1, r1, #9
 80033c6:	430a      	orrs	r2, r1
 80033c8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	2380      	movs	r3, #128	; 0x80
 80033d0:	031b      	lsls	r3, r3, #12
 80033d2:	4013      	ands	r3, r2
 80033d4:	d009      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80033d6:	4b5d      	ldr	r3, [pc, #372]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033da:	2240      	movs	r2, #64	; 0x40
 80033dc:	4393      	bics	r3, r2
 80033de:	0019      	movs	r1, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033e4:	4b59      	ldr	r3, [pc, #356]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033e6:	430a      	orrs	r2, r1
 80033e8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	2380      	movs	r3, #128	; 0x80
 80033f0:	039b      	lsls	r3, r3, #14
 80033f2:	4013      	ands	r3, r2
 80033f4:	d016      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80033f6:	4b55      	ldr	r3, [pc, #340]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033fa:	4a5c      	ldr	r2, [pc, #368]	; (800356c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80033fc:	4013      	ands	r3, r2
 80033fe:	0019      	movs	r1, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003404:	4b51      	ldr	r3, [pc, #324]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003406:	430a      	orrs	r2, r1
 8003408:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800340e:	2380      	movs	r3, #128	; 0x80
 8003410:	03db      	lsls	r3, r3, #15
 8003412:	429a      	cmp	r2, r3
 8003414:	d106      	bne.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003416:	4b4d      	ldr	r3, [pc, #308]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003418:	68da      	ldr	r2, [r3, #12]
 800341a:	4b4c      	ldr	r3, [pc, #304]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800341c:	2180      	movs	r1, #128	; 0x80
 800341e:	0449      	lsls	r1, r1, #17
 8003420:	430a      	orrs	r2, r1
 8003422:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	2380      	movs	r3, #128	; 0x80
 800342a:	03db      	lsls	r3, r3, #15
 800342c:	4013      	ands	r3, r2
 800342e:	d016      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003430:	4b46      	ldr	r3, [pc, #280]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003432:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003434:	4a4e      	ldr	r2, [pc, #312]	; (8003570 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8003436:	4013      	ands	r3, r2
 8003438:	0019      	movs	r1, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800343e:	4b43      	ldr	r3, [pc, #268]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003440:	430a      	orrs	r2, r1
 8003442:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003448:	2380      	movs	r3, #128	; 0x80
 800344a:	045b      	lsls	r3, r3, #17
 800344c:	429a      	cmp	r2, r3
 800344e:	d106      	bne.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003450:	4b3e      	ldr	r3, [pc, #248]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003452:	68da      	ldr	r2, [r3, #12]
 8003454:	4b3d      	ldr	r3, [pc, #244]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003456:	2180      	movs	r1, #128	; 0x80
 8003458:	0449      	lsls	r1, r1, #17
 800345a:	430a      	orrs	r2, r1
 800345c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	2380      	movs	r3, #128	; 0x80
 8003464:	011b      	lsls	r3, r3, #4
 8003466:	4013      	ands	r3, r2
 8003468:	d014      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800346a:	4b38      	ldr	r3, [pc, #224]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800346c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800346e:	2203      	movs	r2, #3
 8003470:	4393      	bics	r3, r2
 8003472:	0019      	movs	r1, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a1a      	ldr	r2, [r3, #32]
 8003478:	4b34      	ldr	r3, [pc, #208]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800347a:	430a      	orrs	r2, r1
 800347c:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	2b01      	cmp	r3, #1
 8003484:	d106      	bne.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003486:	4b31      	ldr	r3, [pc, #196]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003488:	68da      	ldr	r2, [r3, #12]
 800348a:	4b30      	ldr	r3, [pc, #192]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800348c:	2180      	movs	r1, #128	; 0x80
 800348e:	0249      	lsls	r1, r1, #9
 8003490:	430a      	orrs	r2, r1
 8003492:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	2380      	movs	r3, #128	; 0x80
 800349a:	019b      	lsls	r3, r3, #6
 800349c:	4013      	ands	r3, r2
 800349e:	d014      	beq.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80034a0:	4b2a      	ldr	r3, [pc, #168]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034a4:	220c      	movs	r2, #12
 80034a6:	4393      	bics	r3, r2
 80034a8:	0019      	movs	r1, r3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034ae:	4b27      	ldr	r3, [pc, #156]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034b0:	430a      	orrs	r2, r1
 80034b2:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b8:	2b04      	cmp	r3, #4
 80034ba:	d106      	bne.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80034bc:	4b23      	ldr	r3, [pc, #140]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034be:	68da      	ldr	r2, [r3, #12]
 80034c0:	4b22      	ldr	r3, [pc, #136]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034c2:	2180      	movs	r1, #128	; 0x80
 80034c4:	0249      	lsls	r1, r1, #9
 80034c6:	430a      	orrs	r2, r1
 80034c8:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	2380      	movs	r3, #128	; 0x80
 80034d0:	045b      	lsls	r3, r3, #17
 80034d2:	4013      	ands	r3, r2
 80034d4:	d016      	beq.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80034d6:	4b1d      	ldr	r3, [pc, #116]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034da:	4a22      	ldr	r2, [pc, #136]	; (8003564 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80034dc:	4013      	ands	r3, r2
 80034de:	0019      	movs	r1, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034e4:	4b19      	ldr	r3, [pc, #100]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034e6:	430a      	orrs	r2, r1
 80034e8:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034ee:	2380      	movs	r3, #128	; 0x80
 80034f0:	019b      	lsls	r3, r3, #6
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d106      	bne.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80034f6:	4b15      	ldr	r3, [pc, #84]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034f8:	68da      	ldr	r2, [r3, #12]
 80034fa:	4b14      	ldr	r3, [pc, #80]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034fc:	2180      	movs	r1, #128	; 0x80
 80034fe:	0449      	lsls	r1, r1, #17
 8003500:	430a      	orrs	r2, r1
 8003502:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	2380      	movs	r3, #128	; 0x80
 800350a:	049b      	lsls	r3, r3, #18
 800350c:	4013      	ands	r3, r2
 800350e:	d016      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003510:	4b0e      	ldr	r3, [pc, #56]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003512:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003514:	4a10      	ldr	r2, [pc, #64]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003516:	4013      	ands	r3, r2
 8003518:	0019      	movs	r1, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800351e:	4b0b      	ldr	r3, [pc, #44]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003520:	430a      	orrs	r2, r1
 8003522:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003528:	2380      	movs	r3, #128	; 0x80
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	429a      	cmp	r2, r3
 800352e:	d106      	bne.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003530:	4b06      	ldr	r3, [pc, #24]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003532:	68da      	ldr	r2, [r3, #12]
 8003534:	4b05      	ldr	r3, [pc, #20]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003536:	2180      	movs	r1, #128	; 0x80
 8003538:	0449      	lsls	r1, r1, #17
 800353a:	430a      	orrs	r2, r1
 800353c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800353e:	2312      	movs	r3, #18
 8003540:	18fb      	adds	r3, r7, r3
 8003542:	781b      	ldrb	r3, [r3, #0]
}
 8003544:	0018      	movs	r0, r3
 8003546:	46bd      	mov	sp, r7
 8003548:	b006      	add	sp, #24
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40021000 	.word	0x40021000
 8003550:	efffffff 	.word	0xefffffff
 8003554:	fffff3ff 	.word	0xfffff3ff
 8003558:	fffffcff 	.word	0xfffffcff
 800355c:	fff3ffff 	.word	0xfff3ffff
 8003560:	ffcfffff 	.word	0xffcfffff
 8003564:	ffffcfff 	.word	0xffffcfff
 8003568:	ffff3fff 	.word	0xffff3fff
 800356c:	ffbfffff 	.word	0xffbfffff
 8003570:	feffffff 	.word	0xfeffffff

08003574 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003574:	b5b0      	push	{r4, r5, r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800357c:	230f      	movs	r3, #15
 800357e:	18fb      	adds	r3, r7, r3
 8003580:	2201      	movs	r2, #1
 8003582:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d100      	bne.n	800358c <HAL_RTC_Init+0x18>
 800358a:	e08c      	b.n	80036a6 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2229      	movs	r2, #41	; 0x29
 8003590:	5c9b      	ldrb	r3, [r3, r2]
 8003592:	b2db      	uxtb	r3, r3
 8003594:	2b00      	cmp	r3, #0
 8003596:	d10b      	bne.n	80035b0 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2228      	movs	r2, #40	; 0x28
 800359c:	2100      	movs	r1, #0
 800359e:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2288      	movs	r2, #136	; 0x88
 80035a4:	0212      	lsls	r2, r2, #8
 80035a6:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	0018      	movs	r0, r3
 80035ac:	f7fe f8b0 	bl	8001710 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2229      	movs	r2, #41	; 0x29
 80035b4:	2102      	movs	r1, #2
 80035b6:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	2210      	movs	r2, #16
 80035c0:	4013      	ands	r3, r2
 80035c2:	2b10      	cmp	r3, #16
 80035c4:	d062      	beq.n	800368c <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	22ca      	movs	r2, #202	; 0xca
 80035cc:	625a      	str	r2, [r3, #36]	; 0x24
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	2253      	movs	r2, #83	; 0x53
 80035d4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80035d6:	250f      	movs	r5, #15
 80035d8:	197c      	adds	r4, r7, r5
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	0018      	movs	r0, r3
 80035de:	f000 f891 	bl	8003704 <RTC_EnterInitMode>
 80035e2:	0003      	movs	r3, r0
 80035e4:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80035e6:	0028      	movs	r0, r5
 80035e8:	183b      	adds	r3, r7, r0
 80035ea:	781b      	ldrb	r3, [r3, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d12c      	bne.n	800364a <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	699a      	ldr	r2, [r3, #24]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	492e      	ldr	r1, [pc, #184]	; (80036b4 <HAL_RTC_Init+0x140>)
 80035fc:	400a      	ands	r2, r1
 80035fe:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	6999      	ldr	r1, [r3, #24]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	689a      	ldr	r2, [r3, #8]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	695b      	ldr	r3, [r3, #20]
 800360e:	431a      	orrs	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	69db      	ldr	r3, [r3, #28]
 8003614:	431a      	orrs	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	430a      	orrs	r2, r1
 800361c:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	6912      	ldr	r2, [r2, #16]
 8003626:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6919      	ldr	r1, [r3, #16]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	68db      	ldr	r3, [r3, #12]
 8003632:	041a      	lsls	r2, r3, #16
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	430a      	orrs	r2, r1
 800363a:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800363c:	183c      	adds	r4, r7, r0
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	0018      	movs	r0, r3
 8003642:	f000 f8a1 	bl	8003788 <RTC_ExitInitMode>
 8003646:	0003      	movs	r3, r0
 8003648:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800364a:	230f      	movs	r3, #15
 800364c:	18fb      	adds	r3, r7, r3
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d116      	bne.n	8003682 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	699a      	ldr	r2, [r3, #24]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	00d2      	lsls	r2, r2, #3
 8003660:	08d2      	lsrs	r2, r2, #3
 8003662:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	6999      	ldr	r1, [r3, #24]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	431a      	orrs	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	699b      	ldr	r3, [r3, #24]
 8003678:	431a      	orrs	r2, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	430a      	orrs	r2, r1
 8003680:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	22ff      	movs	r2, #255	; 0xff
 8003688:	625a      	str	r2, [r3, #36]	; 0x24
 800368a:	e003      	b.n	8003694 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800368c:	230f      	movs	r3, #15
 800368e:	18fb      	adds	r3, r7, r3
 8003690:	2200      	movs	r2, #0
 8003692:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8003694:	230f      	movs	r3, #15
 8003696:	18fb      	adds	r3, r7, r3
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d103      	bne.n	80036a6 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2229      	movs	r2, #41	; 0x29
 80036a2:	2101      	movs	r1, #1
 80036a4:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80036a6:	230f      	movs	r3, #15
 80036a8:	18fb      	adds	r3, r7, r3
 80036aa:	781b      	ldrb	r3, [r3, #0]
}
 80036ac:	0018      	movs	r0, r3
 80036ae:	46bd      	mov	sp, r7
 80036b0:	b004      	add	sp, #16
 80036b2:	bdb0      	pop	{r4, r5, r7, pc}
 80036b4:	fb8fffbf 	.word	0xfb8fffbf

080036b8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a0e      	ldr	r2, [pc, #56]	; (8003700 <HAL_RTC_WaitForSynchro+0x48>)
 80036c6:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80036c8:	f7fe fb10 	bl	8001cec <HAL_GetTick>
 80036cc:	0003      	movs	r3, r0
 80036ce:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80036d0:	e00a      	b.n	80036e8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80036d2:	f7fe fb0b 	bl	8001cec <HAL_GetTick>
 80036d6:	0002      	movs	r2, r0
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	1ad2      	subs	r2, r2, r3
 80036dc:	23fa      	movs	r3, #250	; 0xfa
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d901      	bls.n	80036e8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e006      	b.n	80036f6 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	2220      	movs	r2, #32
 80036f0:	4013      	ands	r3, r2
 80036f2:	d0ee      	beq.n	80036d2 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	0018      	movs	r0, r3
 80036f8:	46bd      	mov	sp, r7
 80036fa:	b004      	add	sp, #16
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	46c0      	nop			; (mov r8, r8)
 8003700:	0001005f 	.word	0x0001005f

08003704 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800370c:	230f      	movs	r3, #15
 800370e:	18fb      	adds	r3, r7, r3
 8003710:	2200      	movs	r2, #0
 8003712:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	2240      	movs	r2, #64	; 0x40
 800371c:	4013      	ands	r3, r2
 800371e:	d12c      	bne.n	800377a <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	68da      	ldr	r2, [r3, #12]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2180      	movs	r1, #128	; 0x80
 800372c:	430a      	orrs	r2, r1
 800372e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003730:	f7fe fadc 	bl	8001cec <HAL_GetTick>
 8003734:	0003      	movs	r3, r0
 8003736:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003738:	e014      	b.n	8003764 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800373a:	f7fe fad7 	bl	8001cec <HAL_GetTick>
 800373e:	0002      	movs	r2, r0
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	1ad2      	subs	r2, r2, r3
 8003744:	200f      	movs	r0, #15
 8003746:	183b      	adds	r3, r7, r0
 8003748:	1839      	adds	r1, r7, r0
 800374a:	7809      	ldrb	r1, [r1, #0]
 800374c:	7019      	strb	r1, [r3, #0]
 800374e:	23fa      	movs	r3, #250	; 0xfa
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	429a      	cmp	r2, r3
 8003754:	d906      	bls.n	8003764 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8003756:	183b      	adds	r3, r7, r0
 8003758:	2203      	movs	r2, #3
 800375a:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2229      	movs	r2, #41	; 0x29
 8003760:	2103      	movs	r1, #3
 8003762:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	2240      	movs	r2, #64	; 0x40
 800376c:	4013      	ands	r3, r2
 800376e:	d104      	bne.n	800377a <RTC_EnterInitMode+0x76>
 8003770:	230f      	movs	r3, #15
 8003772:	18fb      	adds	r3, r7, r3
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	2b03      	cmp	r3, #3
 8003778:	d1df      	bne.n	800373a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800377a:	230f      	movs	r3, #15
 800377c:	18fb      	adds	r3, r7, r3
 800377e:	781b      	ldrb	r3, [r3, #0]
}
 8003780:	0018      	movs	r0, r3
 8003782:	46bd      	mov	sp, r7
 8003784:	b004      	add	sp, #16
 8003786:	bd80      	pop	{r7, pc}

08003788 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003788:	b590      	push	{r4, r7, lr}
 800378a:	b085      	sub	sp, #20
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003790:	240f      	movs	r4, #15
 8003792:	193b      	adds	r3, r7, r4
 8003794:	2200      	movs	r2, #0
 8003796:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003798:	4b1c      	ldr	r3, [pc, #112]	; (800380c <RTC_ExitInitMode+0x84>)
 800379a:	68da      	ldr	r2, [r3, #12]
 800379c:	4b1b      	ldr	r3, [pc, #108]	; (800380c <RTC_ExitInitMode+0x84>)
 800379e:	2180      	movs	r1, #128	; 0x80
 80037a0:	438a      	bics	r2, r1
 80037a2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80037a4:	4b19      	ldr	r3, [pc, #100]	; (800380c <RTC_ExitInitMode+0x84>)
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	2220      	movs	r2, #32
 80037aa:	4013      	ands	r3, r2
 80037ac:	d10d      	bne.n	80037ca <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	0018      	movs	r0, r3
 80037b2:	f7ff ff81 	bl	80036b8 <HAL_RTC_WaitForSynchro>
 80037b6:	1e03      	subs	r3, r0, #0
 80037b8:	d021      	beq.n	80037fe <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2229      	movs	r2, #41	; 0x29
 80037be:	2103      	movs	r1, #3
 80037c0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80037c2:	193b      	adds	r3, r7, r4
 80037c4:	2203      	movs	r2, #3
 80037c6:	701a      	strb	r2, [r3, #0]
 80037c8:	e019      	b.n	80037fe <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80037ca:	4b10      	ldr	r3, [pc, #64]	; (800380c <RTC_ExitInitMode+0x84>)
 80037cc:	699a      	ldr	r2, [r3, #24]
 80037ce:	4b0f      	ldr	r3, [pc, #60]	; (800380c <RTC_ExitInitMode+0x84>)
 80037d0:	2120      	movs	r1, #32
 80037d2:	438a      	bics	r2, r1
 80037d4:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	0018      	movs	r0, r3
 80037da:	f7ff ff6d 	bl	80036b8 <HAL_RTC_WaitForSynchro>
 80037de:	1e03      	subs	r3, r0, #0
 80037e0:	d007      	beq.n	80037f2 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2229      	movs	r2, #41	; 0x29
 80037e6:	2103      	movs	r1, #3
 80037e8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80037ea:	230f      	movs	r3, #15
 80037ec:	18fb      	adds	r3, r7, r3
 80037ee:	2203      	movs	r2, #3
 80037f0:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80037f2:	4b06      	ldr	r3, [pc, #24]	; (800380c <RTC_ExitInitMode+0x84>)
 80037f4:	699a      	ldr	r2, [r3, #24]
 80037f6:	4b05      	ldr	r3, [pc, #20]	; (800380c <RTC_ExitInitMode+0x84>)
 80037f8:	2120      	movs	r1, #32
 80037fa:	430a      	orrs	r2, r1
 80037fc:	619a      	str	r2, [r3, #24]
  }

  return status;
 80037fe:	230f      	movs	r3, #15
 8003800:	18fb      	adds	r3, r7, r3
 8003802:	781b      	ldrb	r3, [r3, #0]
}
 8003804:	0018      	movs	r0, r3
 8003806:	46bd      	mov	sp, r7
 8003808:	b005      	add	sp, #20
 800380a:	bd90      	pop	{r4, r7, pc}
 800380c:	40002800 	.word	0x40002800

08003810 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e0a8      	b.n	8003974 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003826:	2b00      	cmp	r3, #0
 8003828:	d109      	bne.n	800383e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685a      	ldr	r2, [r3, #4]
 800382e:	2382      	movs	r3, #130	; 0x82
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	429a      	cmp	r2, r3
 8003834:	d009      	beq.n	800384a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	61da      	str	r2, [r3, #28]
 800383c:	e005      	b.n	800384a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	225d      	movs	r2, #93	; 0x5d
 8003854:	5c9b      	ldrb	r3, [r3, r2]
 8003856:	b2db      	uxtb	r3, r3
 8003858:	2b00      	cmp	r3, #0
 800385a:	d107      	bne.n	800386c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	225c      	movs	r2, #92	; 0x5c
 8003860:	2100      	movs	r1, #0
 8003862:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	0018      	movs	r0, r3
 8003868:	f7fd ff90 	bl	800178c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	225d      	movs	r2, #93	; 0x5d
 8003870:	2102      	movs	r1, #2
 8003872:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2140      	movs	r1, #64	; 0x40
 8003880:	438a      	bics	r2, r1
 8003882:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	68da      	ldr	r2, [r3, #12]
 8003888:	23e0      	movs	r3, #224	; 0xe0
 800388a:	00db      	lsls	r3, r3, #3
 800388c:	429a      	cmp	r2, r3
 800388e:	d902      	bls.n	8003896 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003890:	2300      	movs	r3, #0
 8003892:	60fb      	str	r3, [r7, #12]
 8003894:	e002      	b.n	800389c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003896:	2380      	movs	r3, #128	; 0x80
 8003898:	015b      	lsls	r3, r3, #5
 800389a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	68da      	ldr	r2, [r3, #12]
 80038a0:	23f0      	movs	r3, #240	; 0xf0
 80038a2:	011b      	lsls	r3, r3, #4
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d008      	beq.n	80038ba <HAL_SPI_Init+0xaa>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	68da      	ldr	r2, [r3, #12]
 80038ac:	23e0      	movs	r3, #224	; 0xe0
 80038ae:	00db      	lsls	r3, r3, #3
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d002      	beq.n	80038ba <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685a      	ldr	r2, [r3, #4]
 80038be:	2382      	movs	r3, #130	; 0x82
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	401a      	ands	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6899      	ldr	r1, [r3, #8]
 80038c8:	2384      	movs	r3, #132	; 0x84
 80038ca:	021b      	lsls	r3, r3, #8
 80038cc:	400b      	ands	r3, r1
 80038ce:	431a      	orrs	r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	691b      	ldr	r3, [r3, #16]
 80038d4:	2102      	movs	r1, #2
 80038d6:	400b      	ands	r3, r1
 80038d8:	431a      	orrs	r2, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	2101      	movs	r1, #1
 80038e0:	400b      	ands	r3, r1
 80038e2:	431a      	orrs	r2, r3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6999      	ldr	r1, [r3, #24]
 80038e8:	2380      	movs	r3, #128	; 0x80
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	400b      	ands	r3, r1
 80038ee:	431a      	orrs	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	69db      	ldr	r3, [r3, #28]
 80038f4:	2138      	movs	r1, #56	; 0x38
 80038f6:	400b      	ands	r3, r1
 80038f8:	431a      	orrs	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	2180      	movs	r1, #128	; 0x80
 8003900:	400b      	ands	r3, r1
 8003902:	431a      	orrs	r2, r3
 8003904:	0011      	movs	r1, r2
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800390a:	2380      	movs	r3, #128	; 0x80
 800390c:	019b      	lsls	r3, r3, #6
 800390e:	401a      	ands	r2, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	430a      	orrs	r2, r1
 8003916:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	699b      	ldr	r3, [r3, #24]
 800391c:	0c1b      	lsrs	r3, r3, #16
 800391e:	2204      	movs	r2, #4
 8003920:	401a      	ands	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003926:	2110      	movs	r1, #16
 8003928:	400b      	ands	r3, r1
 800392a:	431a      	orrs	r2, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003930:	2108      	movs	r1, #8
 8003932:	400b      	ands	r3, r1
 8003934:	431a      	orrs	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	68d9      	ldr	r1, [r3, #12]
 800393a:	23f0      	movs	r3, #240	; 0xf0
 800393c:	011b      	lsls	r3, r3, #4
 800393e:	400b      	ands	r3, r1
 8003940:	431a      	orrs	r2, r3
 8003942:	0011      	movs	r1, r2
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	2380      	movs	r3, #128	; 0x80
 8003948:	015b      	lsls	r3, r3, #5
 800394a:	401a      	ands	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	430a      	orrs	r2, r1
 8003952:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	69da      	ldr	r2, [r3, #28]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4907      	ldr	r1, [pc, #28]	; (800397c <HAL_SPI_Init+0x16c>)
 8003960:	400a      	ands	r2, r1
 8003962:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	225d      	movs	r2, #93	; 0x5d
 800396e:	2101      	movs	r1, #1
 8003970:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	0018      	movs	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	b004      	add	sp, #16
 800397a:	bd80      	pop	{r7, pc}
 800397c:	fffff7ff 	.word	0xfffff7ff

08003980 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b088      	sub	sp, #32
 8003984:	af00      	add	r7, sp, #0
 8003986:	60f8      	str	r0, [r7, #12]
 8003988:	60b9      	str	r1, [r7, #8]
 800398a:	603b      	str	r3, [r7, #0]
 800398c:	1dbb      	adds	r3, r7, #6
 800398e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003990:	231f      	movs	r3, #31
 8003992:	18fb      	adds	r3, r7, r3
 8003994:	2200      	movs	r2, #0
 8003996:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	225c      	movs	r2, #92	; 0x5c
 800399c:	5c9b      	ldrb	r3, [r3, r2]
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d101      	bne.n	80039a6 <HAL_SPI_Transmit+0x26>
 80039a2:	2302      	movs	r3, #2
 80039a4:	e147      	b.n	8003c36 <HAL_SPI_Transmit+0x2b6>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	225c      	movs	r2, #92	; 0x5c
 80039aa:	2101      	movs	r1, #1
 80039ac:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039ae:	f7fe f99d 	bl	8001cec <HAL_GetTick>
 80039b2:	0003      	movs	r3, r0
 80039b4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80039b6:	2316      	movs	r3, #22
 80039b8:	18fb      	adds	r3, r7, r3
 80039ba:	1dba      	adds	r2, r7, #6
 80039bc:	8812      	ldrh	r2, [r2, #0]
 80039be:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	225d      	movs	r2, #93	; 0x5d
 80039c4:	5c9b      	ldrb	r3, [r3, r2]
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d004      	beq.n	80039d6 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80039cc:	231f      	movs	r3, #31
 80039ce:	18fb      	adds	r3, r7, r3
 80039d0:	2202      	movs	r2, #2
 80039d2:	701a      	strb	r2, [r3, #0]
    goto error;
 80039d4:	e128      	b.n	8003c28 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d003      	beq.n	80039e4 <HAL_SPI_Transmit+0x64>
 80039dc:	1dbb      	adds	r3, r7, #6
 80039de:	881b      	ldrh	r3, [r3, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d104      	bne.n	80039ee <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80039e4:	231f      	movs	r3, #31
 80039e6:	18fb      	adds	r3, r7, r3
 80039e8:	2201      	movs	r2, #1
 80039ea:	701a      	strb	r2, [r3, #0]
    goto error;
 80039ec:	e11c      	b.n	8003c28 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	225d      	movs	r2, #93	; 0x5d
 80039f2:	2103      	movs	r1, #3
 80039f4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2200      	movs	r2, #0
 80039fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	68ba      	ldr	r2, [r7, #8]
 8003a00:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	1dba      	adds	r2, r7, #6
 8003a06:	8812      	ldrh	r2, [r2, #0]
 8003a08:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	1dba      	adds	r2, r7, #6
 8003a0e:	8812      	ldrh	r2, [r2, #0]
 8003a10:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2244      	movs	r2, #68	; 0x44
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2246      	movs	r2, #70	; 0x46
 8003a24:	2100      	movs	r1, #0
 8003a26:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2200      	movs	r2, #0
 8003a32:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	689a      	ldr	r2, [r3, #8]
 8003a38:	2380      	movs	r3, #128	; 0x80
 8003a3a:	021b      	lsls	r3, r3, #8
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d110      	bne.n	8003a62 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2140      	movs	r1, #64	; 0x40
 8003a4c:	438a      	bics	r2, r1
 8003a4e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2180      	movs	r1, #128	; 0x80
 8003a5c:	01c9      	lsls	r1, r1, #7
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2240      	movs	r2, #64	; 0x40
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	2b40      	cmp	r3, #64	; 0x40
 8003a6e:	d007      	beq.n	8003a80 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	2140      	movs	r1, #64	; 0x40
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	68da      	ldr	r2, [r3, #12]
 8003a84:	23e0      	movs	r3, #224	; 0xe0
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d952      	bls.n	8003b32 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d004      	beq.n	8003a9e <HAL_SPI_Transmit+0x11e>
 8003a94:	2316      	movs	r3, #22
 8003a96:	18fb      	adds	r3, r7, r3
 8003a98:	881b      	ldrh	r3, [r3, #0]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d143      	bne.n	8003b26 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aa2:	881a      	ldrh	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aae:	1c9a      	adds	r2, r3, #2
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	3b01      	subs	r3, #1
 8003abc:	b29a      	uxth	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003ac2:	e030      	b.n	8003b26 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	2202      	movs	r2, #2
 8003acc:	4013      	ands	r3, r2
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d112      	bne.n	8003af8 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad6:	881a      	ldrh	r2, [r3, #0]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ae2:	1c9a      	adds	r2, r3, #2
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	3b01      	subs	r3, #1
 8003af0:	b29a      	uxth	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003af6:	e016      	b.n	8003b26 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003af8:	f7fe f8f8 	bl	8001cec <HAL_GetTick>
 8003afc:	0002      	movs	r2, r0
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d802      	bhi.n	8003b0e <HAL_SPI_Transmit+0x18e>
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	d102      	bne.n	8003b14 <HAL_SPI_Transmit+0x194>
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d108      	bne.n	8003b26 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8003b14:	231f      	movs	r3, #31
 8003b16:	18fb      	adds	r3, r7, r3
 8003b18:	2203      	movs	r2, #3
 8003b1a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	225d      	movs	r2, #93	; 0x5d
 8003b20:	2101      	movs	r1, #1
 8003b22:	5499      	strb	r1, [r3, r2]
          goto error;
 8003b24:	e080      	b.n	8003c28 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d1c9      	bne.n	8003ac4 <HAL_SPI_Transmit+0x144>
 8003b30:	e053      	b.n	8003bda <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d004      	beq.n	8003b44 <HAL_SPI_Transmit+0x1c4>
 8003b3a:	2316      	movs	r3, #22
 8003b3c:	18fb      	adds	r3, r7, r3
 8003b3e:	881b      	ldrh	r3, [r3, #0]
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d145      	bne.n	8003bd0 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	330c      	adds	r3, #12
 8003b4e:	7812      	ldrb	r2, [r2, #0]
 8003b50:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b56:	1c5a      	adds	r2, r3, #1
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	3b01      	subs	r3, #1
 8003b64:	b29a      	uxth	r2, r3
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8003b6a:	e031      	b.n	8003bd0 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	2202      	movs	r2, #2
 8003b74:	4013      	ands	r3, r2
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d113      	bne.n	8003ba2 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	330c      	adds	r3, #12
 8003b84:	7812      	ldrb	r2, [r2, #0]
 8003b86:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b8c:	1c5a      	adds	r2, r3, #1
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	b29a      	uxth	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ba0:	e016      	b.n	8003bd0 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ba2:	f7fe f8a3 	bl	8001cec <HAL_GetTick>
 8003ba6:	0002      	movs	r2, r0
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	683a      	ldr	r2, [r7, #0]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d802      	bhi.n	8003bb8 <HAL_SPI_Transmit+0x238>
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	3301      	adds	r3, #1
 8003bb6:	d102      	bne.n	8003bbe <HAL_SPI_Transmit+0x23e>
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d108      	bne.n	8003bd0 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8003bbe:	231f      	movs	r3, #31
 8003bc0:	18fb      	adds	r3, r7, r3
 8003bc2:	2203      	movs	r2, #3
 8003bc4:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	225d      	movs	r2, #93	; 0x5d
 8003bca:	2101      	movs	r1, #1
 8003bcc:	5499      	strb	r1, [r3, r2]
          goto error;
 8003bce:	e02b      	b.n	8003c28 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d1c8      	bne.n	8003b6c <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bda:	69ba      	ldr	r2, [r7, #24]
 8003bdc:	6839      	ldr	r1, [r7, #0]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	0018      	movs	r0, r3
 8003be2:	f000 fcef 	bl	80045c4 <SPI_EndRxTxTransaction>
 8003be6:	1e03      	subs	r3, r0, #0
 8003be8:	d002      	beq.n	8003bf0 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2220      	movs	r2, #32
 8003bee:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10a      	bne.n	8003c0e <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	613b      	str	r3, [r7, #16]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	613b      	str	r3, [r7, #16]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	613b      	str	r3, [r7, #16]
 8003c0c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d004      	beq.n	8003c20 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8003c16:	231f      	movs	r3, #31
 8003c18:	18fb      	adds	r3, r7, r3
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	701a      	strb	r2, [r3, #0]
 8003c1e:	e003      	b.n	8003c28 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	225d      	movs	r2, #93	; 0x5d
 8003c24:	2101      	movs	r1, #1
 8003c26:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	225c      	movs	r2, #92	; 0x5c
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003c30:	231f      	movs	r3, #31
 8003c32:	18fb      	adds	r3, r7, r3
 8003c34:	781b      	ldrb	r3, [r3, #0]
}
 8003c36:	0018      	movs	r0, r3
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	b008      	add	sp, #32
 8003c3c:	bd80      	pop	{r7, pc}
	...

08003c40 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c40:	b590      	push	{r4, r7, lr}
 8003c42:	b089      	sub	sp, #36	; 0x24
 8003c44:	af02      	add	r7, sp, #8
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	603b      	str	r3, [r7, #0]
 8003c4c:	1dbb      	adds	r3, r7, #6
 8003c4e:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003c50:	2117      	movs	r1, #23
 8003c52:	187b      	adds	r3, r7, r1
 8003c54:	2200      	movs	r2, #0
 8003c56:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	225d      	movs	r2, #93	; 0x5d
 8003c5c:	5c9b      	ldrb	r3, [r3, r2]
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d003      	beq.n	8003c6c <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8003c64:	187b      	adds	r3, r7, r1
 8003c66:	2202      	movs	r2, #2
 8003c68:	701a      	strb	r2, [r3, #0]
    goto error;
 8003c6a:	e12b      	b.n	8003ec4 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	685a      	ldr	r2, [r3, #4]
 8003c70:	2382      	movs	r3, #130	; 0x82
 8003c72:	005b      	lsls	r3, r3, #1
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d113      	bne.n	8003ca0 <HAL_SPI_Receive+0x60>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d10f      	bne.n	8003ca0 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	225d      	movs	r2, #93	; 0x5d
 8003c84:	2104      	movs	r1, #4
 8003c86:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003c88:	1dbb      	adds	r3, r7, #6
 8003c8a:	881c      	ldrh	r4, [r3, #0]
 8003c8c:	68ba      	ldr	r2, [r7, #8]
 8003c8e:	68b9      	ldr	r1, [r7, #8]
 8003c90:	68f8      	ldr	r0, [r7, #12]
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	9300      	str	r3, [sp, #0]
 8003c96:	0023      	movs	r3, r4
 8003c98:	f000 f924 	bl	8003ee4 <HAL_SPI_TransmitReceive>
 8003c9c:	0003      	movs	r3, r0
 8003c9e:	e118      	b.n	8003ed2 <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	225c      	movs	r2, #92	; 0x5c
 8003ca4:	5c9b      	ldrb	r3, [r3, r2]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d101      	bne.n	8003cae <HAL_SPI_Receive+0x6e>
 8003caa:	2302      	movs	r3, #2
 8003cac:	e111      	b.n	8003ed2 <HAL_SPI_Receive+0x292>
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	225c      	movs	r2, #92	; 0x5c
 8003cb2:	2101      	movs	r1, #1
 8003cb4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003cb6:	f7fe f819 	bl	8001cec <HAL_GetTick>
 8003cba:	0003      	movs	r3, r0
 8003cbc:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d003      	beq.n	8003ccc <HAL_SPI_Receive+0x8c>
 8003cc4:	1dbb      	adds	r3, r7, #6
 8003cc6:	881b      	ldrh	r3, [r3, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d104      	bne.n	8003cd6 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8003ccc:	2317      	movs	r3, #23
 8003cce:	18fb      	adds	r3, r7, r3
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	701a      	strb	r2, [r3, #0]
    goto error;
 8003cd4:	e0f6      	b.n	8003ec4 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	225d      	movs	r2, #93	; 0x5d
 8003cda:	2104      	movs	r1, #4
 8003cdc:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	1dba      	adds	r2, r7, #6
 8003cee:	2144      	movs	r1, #68	; 0x44
 8003cf0:	8812      	ldrh	r2, [r2, #0]
 8003cf2:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	1dba      	adds	r2, r7, #6
 8003cf8:	2146      	movs	r1, #70	; 0x46
 8003cfa:	8812      	ldrh	r2, [r2, #0]
 8003cfc:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2200      	movs	r2, #0
 8003d14:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	68da      	ldr	r2, [r3, #12]
 8003d20:	23e0      	movs	r3, #224	; 0xe0
 8003d22:	00db      	lsls	r3, r3, #3
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d908      	bls.n	8003d3a <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	685a      	ldr	r2, [r3, #4]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	496a      	ldr	r1, [pc, #424]	; (8003edc <HAL_SPI_Receive+0x29c>)
 8003d34:	400a      	ands	r2, r1
 8003d36:	605a      	str	r2, [r3, #4]
 8003d38:	e008      	b.n	8003d4c <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	685a      	ldr	r2, [r3, #4]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2180      	movs	r1, #128	; 0x80
 8003d46:	0149      	lsls	r1, r1, #5
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	689a      	ldr	r2, [r3, #8]
 8003d50:	2380      	movs	r3, #128	; 0x80
 8003d52:	021b      	lsls	r3, r3, #8
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d10f      	bne.n	8003d78 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2140      	movs	r1, #64	; 0x40
 8003d64:	438a      	bics	r2, r1
 8003d66:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	495b      	ldr	r1, [pc, #364]	; (8003ee0 <HAL_SPI_Receive+0x2a0>)
 8003d74:	400a      	ands	r2, r1
 8003d76:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2240      	movs	r2, #64	; 0x40
 8003d80:	4013      	ands	r3, r2
 8003d82:	2b40      	cmp	r3, #64	; 0x40
 8003d84:	d007      	beq.n	8003d96 <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2140      	movs	r1, #64	; 0x40
 8003d92:	430a      	orrs	r2, r1
 8003d94:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	68da      	ldr	r2, [r3, #12]
 8003d9a:	23e0      	movs	r3, #224	; 0xe0
 8003d9c:	00db      	lsls	r3, r3, #3
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d900      	bls.n	8003da4 <HAL_SPI_Receive+0x164>
 8003da2:	e071      	b.n	8003e88 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003da4:	e035      	b.n	8003e12 <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	2201      	movs	r2, #1
 8003dae:	4013      	ands	r3, r2
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d117      	bne.n	8003de4 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	330c      	adds	r3, #12
 8003dba:	001a      	movs	r2, r3
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc0:	7812      	ldrb	r2, [r2, #0]
 8003dc2:	b2d2      	uxtb	r2, r2
 8003dc4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dca:	1c5a      	adds	r2, r3, #1
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2246      	movs	r2, #70	; 0x46
 8003dd4:	5a9b      	ldrh	r3, [r3, r2]
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	3b01      	subs	r3, #1
 8003dda:	b299      	uxth	r1, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2246      	movs	r2, #70	; 0x46
 8003de0:	5299      	strh	r1, [r3, r2]
 8003de2:	e016      	b.n	8003e12 <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003de4:	f7fd ff82 	bl	8001cec <HAL_GetTick>
 8003de8:	0002      	movs	r2, r0
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	683a      	ldr	r2, [r7, #0]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d802      	bhi.n	8003dfa <HAL_SPI_Receive+0x1ba>
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	3301      	adds	r3, #1
 8003df8:	d102      	bne.n	8003e00 <HAL_SPI_Receive+0x1c0>
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d108      	bne.n	8003e12 <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8003e00:	2317      	movs	r3, #23
 8003e02:	18fb      	adds	r3, r7, r3
 8003e04:	2203      	movs	r2, #3
 8003e06:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	225d      	movs	r2, #93	; 0x5d
 8003e0c:	2101      	movs	r1, #1
 8003e0e:	5499      	strb	r1, [r3, r2]
          goto error;
 8003e10:	e058      	b.n	8003ec4 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2246      	movs	r2, #70	; 0x46
 8003e16:	5a9b      	ldrh	r3, [r3, r2]
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1c3      	bne.n	8003da6 <HAL_SPI_Receive+0x166>
 8003e1e:	e039      	b.n	8003e94 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	2201      	movs	r2, #1
 8003e28:	4013      	ands	r3, r2
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d115      	bne.n	8003e5a <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68da      	ldr	r2, [r3, #12]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e38:	b292      	uxth	r2, r2
 8003e3a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e40:	1c9a      	adds	r2, r3, #2
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2246      	movs	r2, #70	; 0x46
 8003e4a:	5a9b      	ldrh	r3, [r3, r2]
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	b299      	uxth	r1, r3
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2246      	movs	r2, #70	; 0x46
 8003e56:	5299      	strh	r1, [r3, r2]
 8003e58:	e016      	b.n	8003e88 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e5a:	f7fd ff47 	bl	8001cec <HAL_GetTick>
 8003e5e:	0002      	movs	r2, r0
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	683a      	ldr	r2, [r7, #0]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d802      	bhi.n	8003e70 <HAL_SPI_Receive+0x230>
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	3301      	adds	r3, #1
 8003e6e:	d102      	bne.n	8003e76 <HAL_SPI_Receive+0x236>
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d108      	bne.n	8003e88 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 8003e76:	2317      	movs	r3, #23
 8003e78:	18fb      	adds	r3, r7, r3
 8003e7a:	2203      	movs	r2, #3
 8003e7c:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	225d      	movs	r2, #93	; 0x5d
 8003e82:	2101      	movs	r1, #1
 8003e84:	5499      	strb	r1, [r3, r2]
          goto error;
 8003e86:	e01d      	b.n	8003ec4 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2246      	movs	r2, #70	; 0x46
 8003e8c:	5a9b      	ldrh	r3, [r3, r2]
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d1c5      	bne.n	8003e20 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	6839      	ldr	r1, [r7, #0]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	f000 fb34 	bl	8004508 <SPI_EndRxTransaction>
 8003ea0:	1e03      	subs	r3, r0, #0
 8003ea2:	d002      	beq.n	8003eaa <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2220      	movs	r2, #32
 8003ea8:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d004      	beq.n	8003ebc <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8003eb2:	2317      	movs	r3, #23
 8003eb4:	18fb      	adds	r3, r7, r3
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	701a      	strb	r2, [r3, #0]
 8003eba:	e003      	b.n	8003ec4 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	225d      	movs	r2, #93	; 0x5d
 8003ec0:	2101      	movs	r1, #1
 8003ec2:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	225c      	movs	r2, #92	; 0x5c
 8003ec8:	2100      	movs	r1, #0
 8003eca:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003ecc:	2317      	movs	r3, #23
 8003ece:	18fb      	adds	r3, r7, r3
 8003ed0:	781b      	ldrb	r3, [r3, #0]
}
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	b007      	add	sp, #28
 8003ed8:	bd90      	pop	{r4, r7, pc}
 8003eda:	46c0      	nop			; (mov r8, r8)
 8003edc:	ffffefff 	.word	0xffffefff
 8003ee0:	ffffbfff 	.word	0xffffbfff

08003ee4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b08a      	sub	sp, #40	; 0x28
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	60b9      	str	r1, [r7, #8]
 8003eee:	607a      	str	r2, [r7, #4]
 8003ef0:	001a      	movs	r2, r3
 8003ef2:	1cbb      	adds	r3, r7, #2
 8003ef4:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003efa:	2323      	movs	r3, #35	; 0x23
 8003efc:	18fb      	adds	r3, r7, r3
 8003efe:	2200      	movs	r2, #0
 8003f00:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	225c      	movs	r2, #92	; 0x5c
 8003f06:	5c9b      	ldrb	r3, [r3, r2]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d101      	bne.n	8003f10 <HAL_SPI_TransmitReceive+0x2c>
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	e1c4      	b.n	800429a <HAL_SPI_TransmitReceive+0x3b6>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	225c      	movs	r2, #92	; 0x5c
 8003f14:	2101      	movs	r1, #1
 8003f16:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f18:	f7fd fee8 	bl	8001cec <HAL_GetTick>
 8003f1c:	0003      	movs	r3, r0
 8003f1e:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003f20:	201b      	movs	r0, #27
 8003f22:	183b      	adds	r3, r7, r0
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	215d      	movs	r1, #93	; 0x5d
 8003f28:	5c52      	ldrb	r2, [r2, r1]
 8003f2a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003f32:	2312      	movs	r3, #18
 8003f34:	18fb      	adds	r3, r7, r3
 8003f36:	1cba      	adds	r2, r7, #2
 8003f38:	8812      	ldrh	r2, [r2, #0]
 8003f3a:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003f3c:	183b      	adds	r3, r7, r0
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d011      	beq.n	8003f68 <HAL_SPI_TransmitReceive+0x84>
 8003f44:	697a      	ldr	r2, [r7, #20]
 8003f46:	2382      	movs	r3, #130	; 0x82
 8003f48:	005b      	lsls	r3, r3, #1
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d107      	bne.n	8003f5e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d103      	bne.n	8003f5e <HAL_SPI_TransmitReceive+0x7a>
 8003f56:	183b      	adds	r3, r7, r0
 8003f58:	781b      	ldrb	r3, [r3, #0]
 8003f5a:	2b04      	cmp	r3, #4
 8003f5c:	d004      	beq.n	8003f68 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8003f5e:	2323      	movs	r3, #35	; 0x23
 8003f60:	18fb      	adds	r3, r7, r3
 8003f62:	2202      	movs	r2, #2
 8003f64:	701a      	strb	r2, [r3, #0]
    goto error;
 8003f66:	e191      	b.n	800428c <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d006      	beq.n	8003f7c <HAL_SPI_TransmitReceive+0x98>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d003      	beq.n	8003f7c <HAL_SPI_TransmitReceive+0x98>
 8003f74:	1cbb      	adds	r3, r7, #2
 8003f76:	881b      	ldrh	r3, [r3, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d104      	bne.n	8003f86 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8003f7c:	2323      	movs	r3, #35	; 0x23
 8003f7e:	18fb      	adds	r3, r7, r3
 8003f80:	2201      	movs	r2, #1
 8003f82:	701a      	strb	r2, [r3, #0]
    goto error;
 8003f84:	e182      	b.n	800428c <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	225d      	movs	r2, #93	; 0x5d
 8003f8a:	5c9b      	ldrb	r3, [r3, r2]
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b04      	cmp	r3, #4
 8003f90:	d003      	beq.n	8003f9a <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	225d      	movs	r2, #93	; 0x5d
 8003f96:	2105      	movs	r1, #5
 8003f98:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	1cba      	adds	r2, r7, #2
 8003faa:	2146      	movs	r1, #70	; 0x46
 8003fac:	8812      	ldrh	r2, [r2, #0]
 8003fae:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	1cba      	adds	r2, r7, #2
 8003fb4:	2144      	movs	r1, #68	; 0x44
 8003fb6:	8812      	ldrh	r2, [r2, #0]
 8003fb8:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	68ba      	ldr	r2, [r7, #8]
 8003fbe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	1cba      	adds	r2, r7, #2
 8003fc4:	8812      	ldrh	r2, [r2, #0]
 8003fc6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	1cba      	adds	r2, r7, #2
 8003fcc:	8812      	ldrh	r2, [r2, #0]
 8003fce:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	68da      	ldr	r2, [r3, #12]
 8003fe0:	23e0      	movs	r3, #224	; 0xe0
 8003fe2:	00db      	lsls	r3, r3, #3
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d908      	bls.n	8003ffa <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	685a      	ldr	r2, [r3, #4]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	49ac      	ldr	r1, [pc, #688]	; (80042a4 <HAL_SPI_TransmitReceive+0x3c0>)
 8003ff4:	400a      	ands	r2, r1
 8003ff6:	605a      	str	r2, [r3, #4]
 8003ff8:	e008      	b.n	800400c <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	685a      	ldr	r2, [r3, #4]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	2180      	movs	r1, #128	; 0x80
 8004006:	0149      	lsls	r1, r1, #5
 8004008:	430a      	orrs	r2, r1
 800400a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2240      	movs	r2, #64	; 0x40
 8004014:	4013      	ands	r3, r2
 8004016:	2b40      	cmp	r3, #64	; 0x40
 8004018:	d007      	beq.n	800402a <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2140      	movs	r1, #64	; 0x40
 8004026:	430a      	orrs	r2, r1
 8004028:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	68da      	ldr	r2, [r3, #12]
 800402e:	23e0      	movs	r3, #224	; 0xe0
 8004030:	00db      	lsls	r3, r3, #3
 8004032:	429a      	cmp	r2, r3
 8004034:	d800      	bhi.n	8004038 <HAL_SPI_TransmitReceive+0x154>
 8004036:	e083      	b.n	8004140 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d005      	beq.n	800404c <HAL_SPI_TransmitReceive+0x168>
 8004040:	2312      	movs	r3, #18
 8004042:	18fb      	adds	r3, r7, r3
 8004044:	881b      	ldrh	r3, [r3, #0]
 8004046:	2b01      	cmp	r3, #1
 8004048:	d000      	beq.n	800404c <HAL_SPI_TransmitReceive+0x168>
 800404a:	e06d      	b.n	8004128 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004050:	881a      	ldrh	r2, [r3, #0]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800405c:	1c9a      	adds	r2, r3, #2
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004066:	b29b      	uxth	r3, r3
 8004068:	3b01      	subs	r3, #1
 800406a:	b29a      	uxth	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004070:	e05a      	b.n	8004128 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	2202      	movs	r2, #2
 800407a:	4013      	ands	r3, r2
 800407c:	2b02      	cmp	r3, #2
 800407e:	d11b      	bne.n	80040b8 <HAL_SPI_TransmitReceive+0x1d4>
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004084:	b29b      	uxth	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d016      	beq.n	80040b8 <HAL_SPI_TransmitReceive+0x1d4>
 800408a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408c:	2b01      	cmp	r3, #1
 800408e:	d113      	bne.n	80040b8 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004094:	881a      	ldrh	r2, [r3, #0]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040a0:	1c9a      	adds	r2, r3, #2
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	3b01      	subs	r3, #1
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80040b4:	2300      	movs	r3, #0
 80040b6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	2201      	movs	r2, #1
 80040c0:	4013      	ands	r3, r2
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d11c      	bne.n	8004100 <HAL_SPI_TransmitReceive+0x21c>
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2246      	movs	r2, #70	; 0x46
 80040ca:	5a9b      	ldrh	r3, [r3, r2]
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d016      	beq.n	8004100 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	68da      	ldr	r2, [r3, #12]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040dc:	b292      	uxth	r2, r2
 80040de:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e4:	1c9a      	adds	r2, r3, #2
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2246      	movs	r2, #70	; 0x46
 80040ee:	5a9b      	ldrh	r3, [r3, r2]
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	3b01      	subs	r3, #1
 80040f4:	b299      	uxth	r1, r3
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2246      	movs	r2, #70	; 0x46
 80040fa:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80040fc:	2301      	movs	r3, #1
 80040fe:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004100:	f7fd fdf4 	bl	8001cec <HAL_GetTick>
 8004104:	0002      	movs	r2, r0
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800410c:	429a      	cmp	r2, r3
 800410e:	d80b      	bhi.n	8004128 <HAL_SPI_TransmitReceive+0x244>
 8004110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004112:	3301      	adds	r3, #1
 8004114:	d008      	beq.n	8004128 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8004116:	2323      	movs	r3, #35	; 0x23
 8004118:	18fb      	adds	r3, r7, r3
 800411a:	2203      	movs	r2, #3
 800411c:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	225d      	movs	r2, #93	; 0x5d
 8004122:	2101      	movs	r1, #1
 8004124:	5499      	strb	r1, [r3, r2]
        goto error;
 8004126:	e0b1      	b.n	800428c <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800412c:	b29b      	uxth	r3, r3
 800412e:	2b00      	cmp	r3, #0
 8004130:	d19f      	bne.n	8004072 <HAL_SPI_TransmitReceive+0x18e>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2246      	movs	r2, #70	; 0x46
 8004136:	5a9b      	ldrh	r3, [r3, r2]
 8004138:	b29b      	uxth	r3, r3
 800413a:	2b00      	cmp	r3, #0
 800413c:	d199      	bne.n	8004072 <HAL_SPI_TransmitReceive+0x18e>
 800413e:	e089      	b.n	8004254 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d005      	beq.n	8004154 <HAL_SPI_TransmitReceive+0x270>
 8004148:	2312      	movs	r3, #18
 800414a:	18fb      	adds	r3, r7, r3
 800414c:	881b      	ldrh	r3, [r3, #0]
 800414e:	2b01      	cmp	r3, #1
 8004150:	d000      	beq.n	8004154 <HAL_SPI_TransmitReceive+0x270>
 8004152:	e074      	b.n	800423e <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	330c      	adds	r3, #12
 800415e:	7812      	ldrb	r2, [r2, #0]
 8004160:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004166:	1c5a      	adds	r2, r3, #1
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004170:	b29b      	uxth	r3, r3
 8004172:	3b01      	subs	r3, #1
 8004174:	b29a      	uxth	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800417a:	e060      	b.n	800423e <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	2202      	movs	r2, #2
 8004184:	4013      	ands	r3, r2
 8004186:	2b02      	cmp	r3, #2
 8004188:	d11c      	bne.n	80041c4 <HAL_SPI_TransmitReceive+0x2e0>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800418e:	b29b      	uxth	r3, r3
 8004190:	2b00      	cmp	r3, #0
 8004192:	d017      	beq.n	80041c4 <HAL_SPI_TransmitReceive+0x2e0>
 8004194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004196:	2b01      	cmp	r3, #1
 8004198:	d114      	bne.n	80041c4 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	330c      	adds	r3, #12
 80041a4:	7812      	ldrb	r2, [r2, #0]
 80041a6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ac:	1c5a      	adds	r2, r3, #1
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	3b01      	subs	r3, #1
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80041c0:	2300      	movs	r3, #0
 80041c2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	2201      	movs	r2, #1
 80041cc:	4013      	ands	r3, r2
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d11e      	bne.n	8004210 <HAL_SPI_TransmitReceive+0x32c>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2246      	movs	r2, #70	; 0x46
 80041d6:	5a9b      	ldrh	r3, [r3, r2]
 80041d8:	b29b      	uxth	r3, r3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d018      	beq.n	8004210 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	330c      	adds	r3, #12
 80041e4:	001a      	movs	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ea:	7812      	ldrb	r2, [r2, #0]
 80041ec:	b2d2      	uxtb	r2, r2
 80041ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f4:	1c5a      	adds	r2, r3, #1
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2246      	movs	r2, #70	; 0x46
 80041fe:	5a9b      	ldrh	r3, [r3, r2]
 8004200:	b29b      	uxth	r3, r3
 8004202:	3b01      	subs	r3, #1
 8004204:	b299      	uxth	r1, r3
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2246      	movs	r2, #70	; 0x46
 800420a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800420c:	2301      	movs	r3, #1
 800420e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004210:	f7fd fd6c 	bl	8001cec <HAL_GetTick>
 8004214:	0002      	movs	r2, r0
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800421c:	429a      	cmp	r2, r3
 800421e:	d802      	bhi.n	8004226 <HAL_SPI_TransmitReceive+0x342>
 8004220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004222:	3301      	adds	r3, #1
 8004224:	d102      	bne.n	800422c <HAL_SPI_TransmitReceive+0x348>
 8004226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004228:	2b00      	cmp	r3, #0
 800422a:	d108      	bne.n	800423e <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 800422c:	2323      	movs	r3, #35	; 0x23
 800422e:	18fb      	adds	r3, r7, r3
 8004230:	2203      	movs	r2, #3
 8004232:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	225d      	movs	r2, #93	; 0x5d
 8004238:	2101      	movs	r1, #1
 800423a:	5499      	strb	r1, [r3, r2]
        goto error;
 800423c:	e026      	b.n	800428c <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004242:	b29b      	uxth	r3, r3
 8004244:	2b00      	cmp	r3, #0
 8004246:	d199      	bne.n	800417c <HAL_SPI_TransmitReceive+0x298>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2246      	movs	r2, #70	; 0x46
 800424c:	5a9b      	ldrh	r3, [r3, r2]
 800424e:	b29b      	uxth	r3, r3
 8004250:	2b00      	cmp	r3, #0
 8004252:	d193      	bne.n	800417c <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004254:	69fa      	ldr	r2, [r7, #28]
 8004256:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	0018      	movs	r0, r3
 800425c:	f000 f9b2 	bl	80045c4 <SPI_EndRxTxTransaction>
 8004260:	1e03      	subs	r3, r0, #0
 8004262:	d006      	beq.n	8004272 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8004264:	2323      	movs	r3, #35	; 0x23
 8004266:	18fb      	adds	r3, r7, r3
 8004268:	2201      	movs	r2, #1
 800426a:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2220      	movs	r2, #32
 8004270:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004276:	2b00      	cmp	r3, #0
 8004278:	d004      	beq.n	8004284 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 800427a:	2323      	movs	r3, #35	; 0x23
 800427c:	18fb      	adds	r3, r7, r3
 800427e:	2201      	movs	r2, #1
 8004280:	701a      	strb	r2, [r3, #0]
 8004282:	e003      	b.n	800428c <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	225d      	movs	r2, #93	; 0x5d
 8004288:	2101      	movs	r1, #1
 800428a:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	225c      	movs	r2, #92	; 0x5c
 8004290:	2100      	movs	r1, #0
 8004292:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004294:	2323      	movs	r3, #35	; 0x23
 8004296:	18fb      	adds	r3, r7, r3
 8004298:	781b      	ldrb	r3, [r3, #0]
}
 800429a:	0018      	movs	r0, r3
 800429c:	46bd      	mov	sp, r7
 800429e:	b00a      	add	sp, #40	; 0x28
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	46c0      	nop			; (mov r8, r8)
 80042a4:	ffffefff 	.word	0xffffefff

080042a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b088      	sub	sp, #32
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	603b      	str	r3, [r7, #0]
 80042b4:	1dfb      	adds	r3, r7, #7
 80042b6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80042b8:	f7fd fd18 	bl	8001cec <HAL_GetTick>
 80042bc:	0002      	movs	r2, r0
 80042be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c0:	1a9b      	subs	r3, r3, r2
 80042c2:	683a      	ldr	r2, [r7, #0]
 80042c4:	18d3      	adds	r3, r2, r3
 80042c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80042c8:	f7fd fd10 	bl	8001cec <HAL_GetTick>
 80042cc:	0003      	movs	r3, r0
 80042ce:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80042d0:	4b3a      	ldr	r3, [pc, #232]	; (80043bc <SPI_WaitFlagStateUntilTimeout+0x114>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	015b      	lsls	r3, r3, #5
 80042d6:	0d1b      	lsrs	r3, r3, #20
 80042d8:	69fa      	ldr	r2, [r7, #28]
 80042da:	4353      	muls	r3, r2
 80042dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80042de:	e058      	b.n	8004392 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	3301      	adds	r3, #1
 80042e4:	d055      	beq.n	8004392 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042e6:	f7fd fd01 	bl	8001cec <HAL_GetTick>
 80042ea:	0002      	movs	r2, r0
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	69fa      	ldr	r2, [r7, #28]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d902      	bls.n	80042fc <SPI_WaitFlagStateUntilTimeout+0x54>
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d142      	bne.n	8004382 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	685a      	ldr	r2, [r3, #4]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	21e0      	movs	r1, #224	; 0xe0
 8004308:	438a      	bics	r2, r1
 800430a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	685a      	ldr	r2, [r3, #4]
 8004310:	2382      	movs	r3, #130	; 0x82
 8004312:	005b      	lsls	r3, r3, #1
 8004314:	429a      	cmp	r2, r3
 8004316:	d113      	bne.n	8004340 <SPI_WaitFlagStateUntilTimeout+0x98>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	2380      	movs	r3, #128	; 0x80
 800431e:	021b      	lsls	r3, r3, #8
 8004320:	429a      	cmp	r2, r3
 8004322:	d005      	beq.n	8004330 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	689a      	ldr	r2, [r3, #8]
 8004328:	2380      	movs	r3, #128	; 0x80
 800432a:	00db      	lsls	r3, r3, #3
 800432c:	429a      	cmp	r2, r3
 800432e:	d107      	bne.n	8004340 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2140      	movs	r1, #64	; 0x40
 800433c:	438a      	bics	r2, r1
 800433e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004344:	2380      	movs	r3, #128	; 0x80
 8004346:	019b      	lsls	r3, r3, #6
 8004348:	429a      	cmp	r2, r3
 800434a:	d110      	bne.n	800436e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	491a      	ldr	r1, [pc, #104]	; (80043c0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8004358:	400a      	ands	r2, r1
 800435a:	601a      	str	r2, [r3, #0]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2180      	movs	r1, #128	; 0x80
 8004368:	0189      	lsls	r1, r1, #6
 800436a:	430a      	orrs	r2, r1
 800436c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	225d      	movs	r2, #93	; 0x5d
 8004372:	2101      	movs	r1, #1
 8004374:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	225c      	movs	r2, #92	; 0x5c
 800437a:	2100      	movs	r1, #0
 800437c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e017      	b.n	80043b2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d101      	bne.n	800438c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8004388:	2300      	movs	r3, #0
 800438a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	3b01      	subs	r3, #1
 8004390:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	4013      	ands	r3, r2
 800439c:	68ba      	ldr	r2, [r7, #8]
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	425a      	negs	r2, r3
 80043a2:	4153      	adcs	r3, r2
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	001a      	movs	r2, r3
 80043a8:	1dfb      	adds	r3, r7, #7
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d197      	bne.n	80042e0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80043b0:	2300      	movs	r3, #0
}
 80043b2:	0018      	movs	r0, r3
 80043b4:	46bd      	mov	sp, r7
 80043b6:	b008      	add	sp, #32
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	46c0      	nop			; (mov r8, r8)
 80043bc:	20000004 	.word	0x20000004
 80043c0:	ffffdfff 	.word	0xffffdfff

080043c4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b08a      	sub	sp, #40	; 0x28
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	607a      	str	r2, [r7, #4]
 80043d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80043d2:	2317      	movs	r3, #23
 80043d4:	18fb      	adds	r3, r7, r3
 80043d6:	2200      	movs	r2, #0
 80043d8:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80043da:	f7fd fc87 	bl	8001cec <HAL_GetTick>
 80043de:	0002      	movs	r2, r0
 80043e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043e2:	1a9b      	subs	r3, r3, r2
 80043e4:	683a      	ldr	r2, [r7, #0]
 80043e6:	18d3      	adds	r3, r2, r3
 80043e8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80043ea:	f7fd fc7f 	bl	8001cec <HAL_GetTick>
 80043ee:	0003      	movs	r3, r0
 80043f0:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	330c      	adds	r3, #12
 80043f8:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80043fa:	4b41      	ldr	r3, [pc, #260]	; (8004500 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	0013      	movs	r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	189b      	adds	r3, r3, r2
 8004404:	00da      	lsls	r2, r3, #3
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	0d1b      	lsrs	r3, r3, #20
 800440a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800440c:	4353      	muls	r3, r2
 800440e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004410:	e068      	b.n	80044e4 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004412:	68ba      	ldr	r2, [r7, #8]
 8004414:	23c0      	movs	r3, #192	; 0xc0
 8004416:	00db      	lsls	r3, r3, #3
 8004418:	429a      	cmp	r2, r3
 800441a:	d10a      	bne.n	8004432 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d107      	bne.n	8004432 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	b2da      	uxtb	r2, r3
 8004428:	2117      	movs	r1, #23
 800442a:	187b      	adds	r3, r7, r1
 800442c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800442e:	187b      	adds	r3, r7, r1
 8004430:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	3301      	adds	r3, #1
 8004436:	d055      	beq.n	80044e4 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004438:	f7fd fc58 	bl	8001cec <HAL_GetTick>
 800443c:	0002      	movs	r2, r0
 800443e:	6a3b      	ldr	r3, [r7, #32]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004444:	429a      	cmp	r2, r3
 8004446:	d902      	bls.n	800444e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	2b00      	cmp	r3, #0
 800444c:	d142      	bne.n	80044d4 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	685a      	ldr	r2, [r3, #4]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	21e0      	movs	r1, #224	; 0xe0
 800445a:	438a      	bics	r2, r1
 800445c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	685a      	ldr	r2, [r3, #4]
 8004462:	2382      	movs	r3, #130	; 0x82
 8004464:	005b      	lsls	r3, r3, #1
 8004466:	429a      	cmp	r2, r3
 8004468:	d113      	bne.n	8004492 <SPI_WaitFifoStateUntilTimeout+0xce>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	689a      	ldr	r2, [r3, #8]
 800446e:	2380      	movs	r3, #128	; 0x80
 8004470:	021b      	lsls	r3, r3, #8
 8004472:	429a      	cmp	r2, r3
 8004474:	d005      	beq.n	8004482 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	689a      	ldr	r2, [r3, #8]
 800447a:	2380      	movs	r3, #128	; 0x80
 800447c:	00db      	lsls	r3, r3, #3
 800447e:	429a      	cmp	r2, r3
 8004480:	d107      	bne.n	8004492 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2140      	movs	r1, #64	; 0x40
 800448e:	438a      	bics	r2, r1
 8004490:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004496:	2380      	movs	r3, #128	; 0x80
 8004498:	019b      	lsls	r3, r3, #6
 800449a:	429a      	cmp	r2, r3
 800449c:	d110      	bne.n	80044c0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4916      	ldr	r1, [pc, #88]	; (8004504 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80044aa:	400a      	ands	r2, r1
 80044ac:	601a      	str	r2, [r3, #0]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2180      	movs	r1, #128	; 0x80
 80044ba:	0189      	lsls	r1, r1, #6
 80044bc:	430a      	orrs	r2, r1
 80044be:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	225d      	movs	r2, #93	; 0x5d
 80044c4:	2101      	movs	r1, #1
 80044c6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	225c      	movs	r2, #92	; 0x5c
 80044cc:	2100      	movs	r1, #0
 80044ce:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e010      	b.n	80044f6 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80044da:	2300      	movs	r3, #0
 80044dc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	3b01      	subs	r3, #1
 80044e2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	4013      	ands	r3, r2
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d18e      	bne.n	8004412 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	0018      	movs	r0, r3
 80044f8:	46bd      	mov	sp, r7
 80044fa:	b00a      	add	sp, #40	; 0x28
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	46c0      	nop			; (mov r8, r8)
 8004500:	20000004 	.word	0x20000004
 8004504:	ffffdfff 	.word	0xffffdfff

08004508 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b086      	sub	sp, #24
 800450c:	af02      	add	r7, sp, #8
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	685a      	ldr	r2, [r3, #4]
 8004518:	2382      	movs	r3, #130	; 0x82
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	429a      	cmp	r2, r3
 800451e:	d113      	bne.n	8004548 <SPI_EndRxTransaction+0x40>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	689a      	ldr	r2, [r3, #8]
 8004524:	2380      	movs	r3, #128	; 0x80
 8004526:	021b      	lsls	r3, r3, #8
 8004528:	429a      	cmp	r2, r3
 800452a:	d005      	beq.n	8004538 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	689a      	ldr	r2, [r3, #8]
 8004530:	2380      	movs	r3, #128	; 0x80
 8004532:	00db      	lsls	r3, r3, #3
 8004534:	429a      	cmp	r2, r3
 8004536:	d107      	bne.n	8004548 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	2140      	movs	r1, #64	; 0x40
 8004544:	438a      	bics	r2, r1
 8004546:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	9300      	str	r3, [sp, #0]
 8004550:	0013      	movs	r3, r2
 8004552:	2200      	movs	r2, #0
 8004554:	2180      	movs	r1, #128	; 0x80
 8004556:	f7ff fea7 	bl	80042a8 <SPI_WaitFlagStateUntilTimeout>
 800455a:	1e03      	subs	r3, r0, #0
 800455c:	d007      	beq.n	800456e <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004562:	2220      	movs	r2, #32
 8004564:	431a      	orrs	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e026      	b.n	80045bc <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	685a      	ldr	r2, [r3, #4]
 8004572:	2382      	movs	r3, #130	; 0x82
 8004574:	005b      	lsls	r3, r3, #1
 8004576:	429a      	cmp	r2, r3
 8004578:	d11f      	bne.n	80045ba <SPI_EndRxTransaction+0xb2>
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	689a      	ldr	r2, [r3, #8]
 800457e:	2380      	movs	r3, #128	; 0x80
 8004580:	021b      	lsls	r3, r3, #8
 8004582:	429a      	cmp	r2, r3
 8004584:	d005      	beq.n	8004592 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	689a      	ldr	r2, [r3, #8]
 800458a:	2380      	movs	r3, #128	; 0x80
 800458c:	00db      	lsls	r3, r3, #3
 800458e:	429a      	cmp	r2, r3
 8004590:	d113      	bne.n	80045ba <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004592:	68ba      	ldr	r2, [r7, #8]
 8004594:	23c0      	movs	r3, #192	; 0xc0
 8004596:	00d9      	lsls	r1, r3, #3
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	9300      	str	r3, [sp, #0]
 800459e:	0013      	movs	r3, r2
 80045a0:	2200      	movs	r2, #0
 80045a2:	f7ff ff0f 	bl	80043c4 <SPI_WaitFifoStateUntilTimeout>
 80045a6:	1e03      	subs	r3, r0, #0
 80045a8:	d007      	beq.n	80045ba <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045ae:	2220      	movs	r2, #32
 80045b0:	431a      	orrs	r2, r3
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e000      	b.n	80045bc <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	0018      	movs	r0, r3
 80045be:	46bd      	mov	sp, r7
 80045c0:	b004      	add	sp, #16
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b086      	sub	sp, #24
 80045c8:	af02      	add	r7, sp, #8
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80045d0:	68ba      	ldr	r2, [r7, #8]
 80045d2:	23c0      	movs	r3, #192	; 0xc0
 80045d4:	0159      	lsls	r1, r3, #5
 80045d6:	68f8      	ldr	r0, [r7, #12]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	9300      	str	r3, [sp, #0]
 80045dc:	0013      	movs	r3, r2
 80045de:	2200      	movs	r2, #0
 80045e0:	f7ff fef0 	bl	80043c4 <SPI_WaitFifoStateUntilTimeout>
 80045e4:	1e03      	subs	r3, r0, #0
 80045e6:	d007      	beq.n	80045f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045ec:	2220      	movs	r2, #32
 80045ee:	431a      	orrs	r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80045f4:	2303      	movs	r3, #3
 80045f6:	e027      	b.n	8004648 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045f8:	68ba      	ldr	r2, [r7, #8]
 80045fa:	68f8      	ldr	r0, [r7, #12]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	9300      	str	r3, [sp, #0]
 8004600:	0013      	movs	r3, r2
 8004602:	2200      	movs	r2, #0
 8004604:	2180      	movs	r1, #128	; 0x80
 8004606:	f7ff fe4f 	bl	80042a8 <SPI_WaitFlagStateUntilTimeout>
 800460a:	1e03      	subs	r3, r0, #0
 800460c:	d007      	beq.n	800461e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004612:	2220      	movs	r2, #32
 8004614:	431a      	orrs	r2, r3
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e014      	b.n	8004648 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800461e:	68ba      	ldr	r2, [r7, #8]
 8004620:	23c0      	movs	r3, #192	; 0xc0
 8004622:	00d9      	lsls	r1, r3, #3
 8004624:	68f8      	ldr	r0, [r7, #12]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	9300      	str	r3, [sp, #0]
 800462a:	0013      	movs	r3, r2
 800462c:	2200      	movs	r2, #0
 800462e:	f7ff fec9 	bl	80043c4 <SPI_WaitFifoStateUntilTimeout>
 8004632:	1e03      	subs	r3, r0, #0
 8004634:	d007      	beq.n	8004646 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800463a:	2220      	movs	r2, #32
 800463c:	431a      	orrs	r2, r3
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e000      	b.n	8004648 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004646:	2300      	movs	r3, #0
}
 8004648:	0018      	movs	r0, r3
 800464a:	46bd      	mov	sp, r7
 800464c:	b004      	add	sp, #16
 800464e:	bd80      	pop	{r7, pc}

08004650 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e04a      	b.n	80046f8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	223d      	movs	r2, #61	; 0x3d
 8004666:	5c9b      	ldrb	r3, [r3, r2]
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2b00      	cmp	r3, #0
 800466c:	d107      	bne.n	800467e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	223c      	movs	r2, #60	; 0x3c
 8004672:	2100      	movs	r1, #0
 8004674:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	0018      	movs	r0, r3
 800467a:	f7fd f8d1 	bl	8001820 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	223d      	movs	r2, #61	; 0x3d
 8004682:	2102      	movs	r1, #2
 8004684:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	3304      	adds	r3, #4
 800468e:	0019      	movs	r1, r3
 8004690:	0010      	movs	r0, r2
 8004692:	f000 f9ed 	bl	8004a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2248      	movs	r2, #72	; 0x48
 800469a:	2101      	movs	r1, #1
 800469c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	223e      	movs	r2, #62	; 0x3e
 80046a2:	2101      	movs	r1, #1
 80046a4:	5499      	strb	r1, [r3, r2]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	223f      	movs	r2, #63	; 0x3f
 80046aa:	2101      	movs	r1, #1
 80046ac:	5499      	strb	r1, [r3, r2]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2240      	movs	r2, #64	; 0x40
 80046b2:	2101      	movs	r1, #1
 80046b4:	5499      	strb	r1, [r3, r2]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2241      	movs	r2, #65	; 0x41
 80046ba:	2101      	movs	r1, #1
 80046bc:	5499      	strb	r1, [r3, r2]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2242      	movs	r2, #66	; 0x42
 80046c2:	2101      	movs	r1, #1
 80046c4:	5499      	strb	r1, [r3, r2]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2243      	movs	r2, #67	; 0x43
 80046ca:	2101      	movs	r1, #1
 80046cc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2244      	movs	r2, #68	; 0x44
 80046d2:	2101      	movs	r1, #1
 80046d4:	5499      	strb	r1, [r3, r2]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2245      	movs	r2, #69	; 0x45
 80046da:	2101      	movs	r1, #1
 80046dc:	5499      	strb	r1, [r3, r2]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2246      	movs	r2, #70	; 0x46
 80046e2:	2101      	movs	r1, #1
 80046e4:	5499      	strb	r1, [r3, r2]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2247      	movs	r2, #71	; 0x47
 80046ea:	2101      	movs	r1, #1
 80046ec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	223d      	movs	r2, #61	; 0x3d
 80046f2:	2101      	movs	r1, #1
 80046f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80046f6:	2300      	movs	r3, #0
}
 80046f8:	0018      	movs	r0, r3
 80046fa:	46bd      	mov	sp, r7
 80046fc:	b002      	add	sp, #8
 80046fe:	bd80      	pop	{r7, pc}

08004700 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	223d      	movs	r2, #61	; 0x3d
 800470c:	5c9b      	ldrb	r3, [r3, r2]
 800470e:	b2db      	uxtb	r3, r3
 8004710:	2b01      	cmp	r3, #1
 8004712:	d001      	beq.n	8004718 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e047      	b.n	80047a8 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	223d      	movs	r2, #61	; 0x3d
 800471c:	2102      	movs	r1, #2
 800471e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2101      	movs	r1, #1
 800472c:	430a      	orrs	r2, r1
 800472e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a1e      	ldr	r2, [pc, #120]	; (80047b0 <HAL_TIM_Base_Start_IT+0xb0>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d014      	beq.n	8004764 <HAL_TIM_Base_Start_IT+0x64>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	2380      	movs	r3, #128	; 0x80
 8004740:	05db      	lsls	r3, r3, #23
 8004742:	429a      	cmp	r2, r3
 8004744:	d00e      	beq.n	8004764 <HAL_TIM_Base_Start_IT+0x64>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a1a      	ldr	r2, [pc, #104]	; (80047b4 <HAL_TIM_Base_Start_IT+0xb4>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d009      	beq.n	8004764 <HAL_TIM_Base_Start_IT+0x64>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a18      	ldr	r2, [pc, #96]	; (80047b8 <HAL_TIM_Base_Start_IT+0xb8>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d004      	beq.n	8004764 <HAL_TIM_Base_Start_IT+0x64>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a17      	ldr	r2, [pc, #92]	; (80047bc <HAL_TIM_Base_Start_IT+0xbc>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d116      	bne.n	8004792 <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	4a15      	ldr	r2, [pc, #84]	; (80047c0 <HAL_TIM_Base_Start_IT+0xc0>)
 800476c:	4013      	ands	r3, r2
 800476e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2b06      	cmp	r3, #6
 8004774:	d016      	beq.n	80047a4 <HAL_TIM_Base_Start_IT+0xa4>
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	2380      	movs	r3, #128	; 0x80
 800477a:	025b      	lsls	r3, r3, #9
 800477c:	429a      	cmp	r2, r3
 800477e:	d011      	beq.n	80047a4 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2101      	movs	r1, #1
 800478c:	430a      	orrs	r2, r1
 800478e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004790:	e008      	b.n	80047a4 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	2101      	movs	r1, #1
 800479e:	430a      	orrs	r2, r1
 80047a0:	601a      	str	r2, [r3, #0]
 80047a2:	e000      	b.n	80047a6 <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047a4:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80047a6:	2300      	movs	r3, #0
}
 80047a8:	0018      	movs	r0, r3
 80047aa:	46bd      	mov	sp, r7
 80047ac:	b004      	add	sp, #16
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	40012c00 	.word	0x40012c00
 80047b4:	40000400 	.word	0x40000400
 80047b8:	40000800 	.word	0x40000800
 80047bc:	40014000 	.word	0x40014000
 80047c0:	00010007 	.word	0x00010007

080047c4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68da      	ldr	r2, [r3, #12]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2101      	movs	r1, #1
 80047d8:	438a      	bics	r2, r1
 80047da:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	6a1b      	ldr	r3, [r3, #32]
 80047e2:	4a0d      	ldr	r2, [pc, #52]	; (8004818 <HAL_TIM_Base_Stop_IT+0x54>)
 80047e4:	4013      	ands	r3, r2
 80047e6:	d10d      	bne.n	8004804 <HAL_TIM_Base_Stop_IT+0x40>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	4a0b      	ldr	r2, [pc, #44]	; (800481c <HAL_TIM_Base_Stop_IT+0x58>)
 80047f0:	4013      	ands	r3, r2
 80047f2:	d107      	bne.n	8004804 <HAL_TIM_Base_Stop_IT+0x40>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2101      	movs	r1, #1
 8004800:	438a      	bics	r2, r1
 8004802:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	223d      	movs	r2, #61	; 0x3d
 8004808:	2101      	movs	r1, #1
 800480a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	0018      	movs	r0, r3
 8004810:	46bd      	mov	sp, r7
 8004812:	b002      	add	sp, #8
 8004814:	bd80      	pop	{r7, pc}
 8004816:	46c0      	nop			; (mov r8, r8)
 8004818:	00001111 	.word	0x00001111
 800481c:	00000444 	.word	0x00000444

08004820 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	2202      	movs	r2, #2
 800483c:	4013      	ands	r3, r2
 800483e:	d021      	beq.n	8004884 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2202      	movs	r2, #2
 8004844:	4013      	ands	r3, r2
 8004846:	d01d      	beq.n	8004884 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2203      	movs	r2, #3
 800484e:	4252      	negs	r2, r2
 8004850:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2201      	movs	r2, #1
 8004856:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	2203      	movs	r2, #3
 8004860:	4013      	ands	r3, r2
 8004862:	d004      	beq.n	800486e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	0018      	movs	r0, r3
 8004868:	f000 f8ea 	bl	8004a40 <HAL_TIM_IC_CaptureCallback>
 800486c:	e007      	b.n	800487e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	0018      	movs	r0, r3
 8004872:	f000 f8dd 	bl	8004a30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	0018      	movs	r0, r3
 800487a:	f000 f8e9 	bl	8004a50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	2204      	movs	r2, #4
 8004888:	4013      	ands	r3, r2
 800488a:	d022      	beq.n	80048d2 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2204      	movs	r2, #4
 8004890:	4013      	ands	r3, r2
 8004892:	d01e      	beq.n	80048d2 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2205      	movs	r2, #5
 800489a:	4252      	negs	r2, r2
 800489c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2202      	movs	r2, #2
 80048a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	699a      	ldr	r2, [r3, #24]
 80048aa:	23c0      	movs	r3, #192	; 0xc0
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	4013      	ands	r3, r2
 80048b0:	d004      	beq.n	80048bc <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	0018      	movs	r0, r3
 80048b6:	f000 f8c3 	bl	8004a40 <HAL_TIM_IC_CaptureCallback>
 80048ba:	e007      	b.n	80048cc <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	0018      	movs	r0, r3
 80048c0:	f000 f8b6 	bl	8004a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	0018      	movs	r0, r3
 80048c8:	f000 f8c2 	bl	8004a50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	2208      	movs	r2, #8
 80048d6:	4013      	ands	r3, r2
 80048d8:	d021      	beq.n	800491e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2208      	movs	r2, #8
 80048de:	4013      	ands	r3, r2
 80048e0:	d01d      	beq.n	800491e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2209      	movs	r2, #9
 80048e8:	4252      	negs	r2, r2
 80048ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2204      	movs	r2, #4
 80048f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	69db      	ldr	r3, [r3, #28]
 80048f8:	2203      	movs	r2, #3
 80048fa:	4013      	ands	r3, r2
 80048fc:	d004      	beq.n	8004908 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	0018      	movs	r0, r3
 8004902:	f000 f89d 	bl	8004a40 <HAL_TIM_IC_CaptureCallback>
 8004906:	e007      	b.n	8004918 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	0018      	movs	r0, r3
 800490c:	f000 f890 	bl	8004a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	0018      	movs	r0, r3
 8004914:	f000 f89c 	bl	8004a50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	2210      	movs	r2, #16
 8004922:	4013      	ands	r3, r2
 8004924:	d022      	beq.n	800496c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2210      	movs	r2, #16
 800492a:	4013      	ands	r3, r2
 800492c:	d01e      	beq.n	800496c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2211      	movs	r2, #17
 8004934:	4252      	negs	r2, r2
 8004936:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2208      	movs	r2, #8
 800493c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	69da      	ldr	r2, [r3, #28]
 8004944:	23c0      	movs	r3, #192	; 0xc0
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	4013      	ands	r3, r2
 800494a:	d004      	beq.n	8004956 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	0018      	movs	r0, r3
 8004950:	f000 f876 	bl	8004a40 <HAL_TIM_IC_CaptureCallback>
 8004954:	e007      	b.n	8004966 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	0018      	movs	r0, r3
 800495a:	f000 f869 	bl	8004a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	0018      	movs	r0, r3
 8004962:	f000 f875 	bl	8004a50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	2201      	movs	r2, #1
 8004970:	4013      	ands	r3, r2
 8004972:	d00c      	beq.n	800498e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2201      	movs	r2, #1
 8004978:	4013      	ands	r3, r2
 800497a:	d008      	beq.n	800498e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2202      	movs	r2, #2
 8004982:	4252      	negs	r2, r2
 8004984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	0018      	movs	r0, r3
 800498a:	f7fc fca7 	bl	80012dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	2280      	movs	r2, #128	; 0x80
 8004992:	4013      	ands	r3, r2
 8004994:	d104      	bne.n	80049a0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	2380      	movs	r3, #128	; 0x80
 800499a:	019b      	lsls	r3, r3, #6
 800499c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800499e:	d00b      	beq.n	80049b8 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2280      	movs	r2, #128	; 0x80
 80049a4:	4013      	ands	r3, r2
 80049a6:	d007      	beq.n	80049b8 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a1e      	ldr	r2, [pc, #120]	; (8004a28 <HAL_TIM_IRQHandler+0x208>)
 80049ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	0018      	movs	r0, r3
 80049b4:	f000 f972 	bl	8004c9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80049b8:	68ba      	ldr	r2, [r7, #8]
 80049ba:	2380      	movs	r3, #128	; 0x80
 80049bc:	005b      	lsls	r3, r3, #1
 80049be:	4013      	ands	r3, r2
 80049c0:	d00b      	beq.n	80049da <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2280      	movs	r2, #128	; 0x80
 80049c6:	4013      	ands	r3, r2
 80049c8:	d007      	beq.n	80049da <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a17      	ldr	r2, [pc, #92]	; (8004a2c <HAL_TIM_IRQHandler+0x20c>)
 80049d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	0018      	movs	r0, r3
 80049d6:	f000 f969 	bl	8004cac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	2240      	movs	r2, #64	; 0x40
 80049de:	4013      	ands	r3, r2
 80049e0:	d00c      	beq.n	80049fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2240      	movs	r2, #64	; 0x40
 80049e6:	4013      	ands	r3, r2
 80049e8:	d008      	beq.n	80049fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2241      	movs	r2, #65	; 0x41
 80049f0:	4252      	negs	r2, r2
 80049f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	0018      	movs	r0, r3
 80049f8:	f000 f832 	bl	8004a60 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	2220      	movs	r2, #32
 8004a00:	4013      	ands	r3, r2
 8004a02:	d00c      	beq.n	8004a1e <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2220      	movs	r2, #32
 8004a08:	4013      	ands	r3, r2
 8004a0a:	d008      	beq.n	8004a1e <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2221      	movs	r2, #33	; 0x21
 8004a12:	4252      	negs	r2, r2
 8004a14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	0018      	movs	r0, r3
 8004a1a:	f000 f937 	bl	8004c8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a1e:	46c0      	nop			; (mov r8, r8)
 8004a20:	46bd      	mov	sp, r7
 8004a22:	b004      	add	sp, #16
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	46c0      	nop			; (mov r8, r8)
 8004a28:	ffffdf7f 	.word	0xffffdf7f
 8004a2c:	fffffeff 	.word	0xfffffeff

08004a30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a38:	46c0      	nop			; (mov r8, r8)
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	b002      	add	sp, #8
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b082      	sub	sp, #8
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a48:	46c0      	nop			; (mov r8, r8)
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	b002      	add	sp, #8
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b082      	sub	sp, #8
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a58:	46c0      	nop			; (mov r8, r8)
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	b002      	add	sp, #8
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a68:	46c0      	nop			; (mov r8, r8)
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	b002      	add	sp, #8
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a3f      	ldr	r2, [pc, #252]	; (8004b80 <TIM_Base_SetConfig+0x110>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d00c      	beq.n	8004aa2 <TIM_Base_SetConfig+0x32>
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	2380      	movs	r3, #128	; 0x80
 8004a8c:	05db      	lsls	r3, r3, #23
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d007      	beq.n	8004aa2 <TIM_Base_SetConfig+0x32>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a3b      	ldr	r2, [pc, #236]	; (8004b84 <TIM_Base_SetConfig+0x114>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d003      	beq.n	8004aa2 <TIM_Base_SetConfig+0x32>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a3a      	ldr	r2, [pc, #232]	; (8004b88 <TIM_Base_SetConfig+0x118>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d108      	bne.n	8004ab4 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2270      	movs	r2, #112	; 0x70
 8004aa6:	4393      	bics	r3, r2
 8004aa8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a32      	ldr	r2, [pc, #200]	; (8004b80 <TIM_Base_SetConfig+0x110>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d01c      	beq.n	8004af6 <TIM_Base_SetConfig+0x86>
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	2380      	movs	r3, #128	; 0x80
 8004ac0:	05db      	lsls	r3, r3, #23
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d017      	beq.n	8004af6 <TIM_Base_SetConfig+0x86>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a2e      	ldr	r2, [pc, #184]	; (8004b84 <TIM_Base_SetConfig+0x114>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d013      	beq.n	8004af6 <TIM_Base_SetConfig+0x86>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a2d      	ldr	r2, [pc, #180]	; (8004b88 <TIM_Base_SetConfig+0x118>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d00f      	beq.n	8004af6 <TIM_Base_SetConfig+0x86>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a2c      	ldr	r2, [pc, #176]	; (8004b8c <TIM_Base_SetConfig+0x11c>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d00b      	beq.n	8004af6 <TIM_Base_SetConfig+0x86>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a2b      	ldr	r2, [pc, #172]	; (8004b90 <TIM_Base_SetConfig+0x120>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d007      	beq.n	8004af6 <TIM_Base_SetConfig+0x86>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a2a      	ldr	r2, [pc, #168]	; (8004b94 <TIM_Base_SetConfig+0x124>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d003      	beq.n	8004af6 <TIM_Base_SetConfig+0x86>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4a29      	ldr	r2, [pc, #164]	; (8004b98 <TIM_Base_SetConfig+0x128>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d108      	bne.n	8004b08 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	4a28      	ldr	r2, [pc, #160]	; (8004b9c <TIM_Base_SetConfig+0x12c>)
 8004afa:	4013      	ands	r3, r2
 8004afc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	68fa      	ldr	r2, [r7, #12]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2280      	movs	r2, #128	; 0x80
 8004b0c:	4393      	bics	r3, r2
 8004b0e:	001a      	movs	r2, r3
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	695b      	ldr	r3, [r3, #20]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	689a      	ldr	r2, [r3, #8]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a13      	ldr	r2, [pc, #76]	; (8004b80 <TIM_Base_SetConfig+0x110>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d00b      	beq.n	8004b4e <TIM_Base_SetConfig+0xde>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a15      	ldr	r2, [pc, #84]	; (8004b90 <TIM_Base_SetConfig+0x120>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d007      	beq.n	8004b4e <TIM_Base_SetConfig+0xde>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a14      	ldr	r2, [pc, #80]	; (8004b94 <TIM_Base_SetConfig+0x124>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d003      	beq.n	8004b4e <TIM_Base_SetConfig+0xde>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a13      	ldr	r2, [pc, #76]	; (8004b98 <TIM_Base_SetConfig+0x128>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d103      	bne.n	8004b56 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	691a      	ldr	r2, [r3, #16]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	691b      	ldr	r3, [r3, #16]
 8004b60:	2201      	movs	r2, #1
 8004b62:	4013      	ands	r3, r2
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d106      	bne.n	8004b76 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	4393      	bics	r3, r2
 8004b70:	001a      	movs	r2, r3
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	611a      	str	r2, [r3, #16]
  }
}
 8004b76:	46c0      	nop			; (mov r8, r8)
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	b004      	add	sp, #16
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	46c0      	nop			; (mov r8, r8)
 8004b80:	40012c00 	.word	0x40012c00
 8004b84:	40000400 	.word	0x40000400
 8004b88:	40000800 	.word	0x40000800
 8004b8c:	40002000 	.word	0x40002000
 8004b90:	40014000 	.word	0x40014000
 8004b94:	40014400 	.word	0x40014400
 8004b98:	40014800 	.word	0x40014800
 8004b9c:	fffffcff 	.word	0xfffffcff

08004ba0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	223c      	movs	r2, #60	; 0x3c
 8004bae:	5c9b      	ldrb	r3, [r3, r2]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d101      	bne.n	8004bb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	e05a      	b.n	8004c6e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	223c      	movs	r2, #60	; 0x3c
 8004bbc:	2101      	movs	r1, #1
 8004bbe:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	223d      	movs	r2, #61	; 0x3d
 8004bc4:	2102      	movs	r1, #2
 8004bc6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a26      	ldr	r2, [pc, #152]	; (8004c78 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d108      	bne.n	8004bf4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	4a25      	ldr	r2, [pc, #148]	; (8004c7c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004be6:	4013      	ands	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2270      	movs	r2, #112	; 0x70
 8004bf8:	4393      	bics	r3, r2
 8004bfa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68fa      	ldr	r2, [r7, #12]
 8004c0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a19      	ldr	r2, [pc, #100]	; (8004c78 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d014      	beq.n	8004c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	2380      	movs	r3, #128	; 0x80
 8004c1e:	05db      	lsls	r3, r3, #23
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d00e      	beq.n	8004c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a15      	ldr	r2, [pc, #84]	; (8004c80 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d009      	beq.n	8004c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a14      	ldr	r2, [pc, #80]	; (8004c84 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d004      	beq.n	8004c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a12      	ldr	r2, [pc, #72]	; (8004c88 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d10c      	bne.n	8004c5c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	2280      	movs	r2, #128	; 0x80
 8004c46:	4393      	bics	r3, r2
 8004c48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	68ba      	ldr	r2, [r7, #8]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	223d      	movs	r2, #61	; 0x3d
 8004c60:	2101      	movs	r1, #1
 8004c62:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	223c      	movs	r2, #60	; 0x3c
 8004c68:	2100      	movs	r1, #0
 8004c6a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	0018      	movs	r0, r3
 8004c70:	46bd      	mov	sp, r7
 8004c72:	b004      	add	sp, #16
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	46c0      	nop			; (mov r8, r8)
 8004c78:	40012c00 	.word	0x40012c00
 8004c7c:	ff0fffff 	.word	0xff0fffff
 8004c80:	40000400 	.word	0x40000400
 8004c84:	40000800 	.word	0x40000800
 8004c88:	40014000 	.word	0x40014000

08004c8c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b082      	sub	sp, #8
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c94:	46c0      	nop			; (mov r8, r8)
 8004c96:	46bd      	mov	sp, r7
 8004c98:	b002      	add	sp, #8
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b082      	sub	sp, #8
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ca4:	46c0      	nop			; (mov r8, r8)
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	b002      	add	sp, #8
 8004caa:	bd80      	pop	{r7, pc}

08004cac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b082      	sub	sp, #8
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004cb4:	46c0      	nop			; (mov r8, r8)
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	b002      	add	sp, #8
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b082      	sub	sp, #8
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e046      	b.n	8004d5c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2288      	movs	r2, #136	; 0x88
 8004cd2:	589b      	ldr	r3, [r3, r2]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d107      	bne.n	8004ce8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2284      	movs	r2, #132	; 0x84
 8004cdc:	2100      	movs	r1, #0
 8004cde:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	0018      	movs	r0, r3
 8004ce4:	f7fc fdc2 	bl	800186c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2288      	movs	r2, #136	; 0x88
 8004cec:	2124      	movs	r1, #36	; 0x24
 8004cee:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	2101      	movs	r1, #1
 8004cfc:	438a      	bics	r2, r1
 8004cfe:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d003      	beq.n	8004d10 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	0018      	movs	r0, r3
 8004d0c:	f001 f8f4 	bl	8005ef8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	0018      	movs	r0, r3
 8004d14:	f000 fd9a 	bl	800584c <UART_SetConfig>
 8004d18:	0003      	movs	r3, r0
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d101      	bne.n	8004d22 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e01c      	b.n	8004d5c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	490d      	ldr	r1, [pc, #52]	; (8004d64 <HAL_UART_Init+0xa8>)
 8004d2e:	400a      	ands	r2, r1
 8004d30:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	689a      	ldr	r2, [r3, #8]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	212a      	movs	r1, #42	; 0x2a
 8004d3e:	438a      	bics	r2, r1
 8004d40:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2101      	movs	r1, #1
 8004d4e:	430a      	orrs	r2, r1
 8004d50:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	0018      	movs	r0, r3
 8004d56:	f001 f983 	bl	8006060 <UART_CheckIdleState>
 8004d5a:	0003      	movs	r3, r0
}
 8004d5c:	0018      	movs	r0, r3
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	b002      	add	sp, #8
 8004d62:	bd80      	pop	{r7, pc}
 8004d64:	ffffb7ff 	.word	0xffffb7ff

08004d68 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b082      	sub	sp, #8
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d101      	bne.n	8004d7a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e032      	b.n	8004de0 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2288      	movs	r2, #136	; 0x88
 8004d7e:	2124      	movs	r1, #36	; 0x24
 8004d80:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2101      	movs	r1, #1
 8004d8e:	438a      	bics	r2, r1
 8004d90:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	2200      	movs	r2, #0
 8004d98:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2200      	movs	r2, #0
 8004da8:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	0018      	movs	r0, r3
 8004dae:	f7fc fe3f 	bl	8001a30 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2290      	movs	r2, #144	; 0x90
 8004db6:	2100      	movs	r1, #0
 8004db8:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2288      	movs	r2, #136	; 0x88
 8004dbe:	2100      	movs	r1, #0
 8004dc0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	228c      	movs	r2, #140	; 0x8c
 8004dc6:	2100      	movs	r1, #0
 8004dc8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2284      	movs	r2, #132	; 0x84
 8004dda:	2100      	movs	r1, #0
 8004ddc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004dde:	2300      	movs	r3, #0
}
 8004de0:	0018      	movs	r0, r3
 8004de2:	46bd      	mov	sp, r7
 8004de4:	b002      	add	sp, #8
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b08a      	sub	sp, #40	; 0x28
 8004dec:	af02      	add	r7, sp, #8
 8004dee:	60f8      	str	r0, [r7, #12]
 8004df0:	60b9      	str	r1, [r7, #8]
 8004df2:	603b      	str	r3, [r7, #0]
 8004df4:	1dbb      	adds	r3, r7, #6
 8004df6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2288      	movs	r2, #136	; 0x88
 8004dfc:	589b      	ldr	r3, [r3, r2]
 8004dfe:	2b20      	cmp	r3, #32
 8004e00:	d000      	beq.n	8004e04 <HAL_UART_Transmit+0x1c>
 8004e02:	e090      	b.n	8004f26 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d003      	beq.n	8004e12 <HAL_UART_Transmit+0x2a>
 8004e0a:	1dbb      	adds	r3, r7, #6
 8004e0c:	881b      	ldrh	r3, [r3, #0]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d101      	bne.n	8004e16 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e088      	b.n	8004f28 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	689a      	ldr	r2, [r3, #8]
 8004e1a:	2380      	movs	r3, #128	; 0x80
 8004e1c:	015b      	lsls	r3, r3, #5
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d109      	bne.n	8004e36 <HAL_UART_Transmit+0x4e>
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d105      	bne.n	8004e36 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	4013      	ands	r3, r2
 8004e30:	d001      	beq.n	8004e36 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e078      	b.n	8004f28 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2290      	movs	r2, #144	; 0x90
 8004e3a:	2100      	movs	r1, #0
 8004e3c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2288      	movs	r2, #136	; 0x88
 8004e42:	2121      	movs	r1, #33	; 0x21
 8004e44:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e46:	f7fc ff51 	bl	8001cec <HAL_GetTick>
 8004e4a:	0003      	movs	r3, r0
 8004e4c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	1dba      	adds	r2, r7, #6
 8004e52:	2154      	movs	r1, #84	; 0x54
 8004e54:	8812      	ldrh	r2, [r2, #0]
 8004e56:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	1dba      	adds	r2, r7, #6
 8004e5c:	2156      	movs	r1, #86	; 0x56
 8004e5e:	8812      	ldrh	r2, [r2, #0]
 8004e60:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	689a      	ldr	r2, [r3, #8]
 8004e66:	2380      	movs	r3, #128	; 0x80
 8004e68:	015b      	lsls	r3, r3, #5
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d108      	bne.n	8004e80 <HAL_UART_Transmit+0x98>
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	691b      	ldr	r3, [r3, #16]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d104      	bne.n	8004e80 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004e76:	2300      	movs	r3, #0
 8004e78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	61bb      	str	r3, [r7, #24]
 8004e7e:	e003      	b.n	8004e88 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e84:	2300      	movs	r3, #0
 8004e86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e88:	e030      	b.n	8004eec <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e8a:	697a      	ldr	r2, [r7, #20]
 8004e8c:	68f8      	ldr	r0, [r7, #12]
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	9300      	str	r3, [sp, #0]
 8004e92:	0013      	movs	r3, r2
 8004e94:	2200      	movs	r2, #0
 8004e96:	2180      	movs	r1, #128	; 0x80
 8004e98:	f001 f98c 	bl	80061b4 <UART_WaitOnFlagUntilTimeout>
 8004e9c:	1e03      	subs	r3, r0, #0
 8004e9e:	d005      	beq.n	8004eac <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2288      	movs	r2, #136	; 0x88
 8004ea4:	2120      	movs	r1, #32
 8004ea6:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004ea8:	2303      	movs	r3, #3
 8004eaa:	e03d      	b.n	8004f28 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8004eac:	69fb      	ldr	r3, [r7, #28]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d10b      	bne.n	8004eca <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	881b      	ldrh	r3, [r3, #0]
 8004eb6:	001a      	movs	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	05d2      	lsls	r2, r2, #23
 8004ebe:	0dd2      	lsrs	r2, r2, #23
 8004ec0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004ec2:	69bb      	ldr	r3, [r7, #24]
 8004ec4:	3302      	adds	r3, #2
 8004ec6:	61bb      	str	r3, [r7, #24]
 8004ec8:	e007      	b.n	8004eda <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	781a      	ldrb	r2, [r3, #0]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	3301      	adds	r3, #1
 8004ed8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2256      	movs	r2, #86	; 0x56
 8004ede:	5a9b      	ldrh	r3, [r3, r2]
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	b299      	uxth	r1, r3
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2256      	movs	r2, #86	; 0x56
 8004eea:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2256      	movs	r2, #86	; 0x56
 8004ef0:	5a9b      	ldrh	r3, [r3, r2]
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1c8      	bne.n	8004e8a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ef8:	697a      	ldr	r2, [r7, #20]
 8004efa:	68f8      	ldr	r0, [r7, #12]
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	9300      	str	r3, [sp, #0]
 8004f00:	0013      	movs	r3, r2
 8004f02:	2200      	movs	r2, #0
 8004f04:	2140      	movs	r1, #64	; 0x40
 8004f06:	f001 f955 	bl	80061b4 <UART_WaitOnFlagUntilTimeout>
 8004f0a:	1e03      	subs	r3, r0, #0
 8004f0c:	d005      	beq.n	8004f1a <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2288      	movs	r2, #136	; 0x88
 8004f12:	2120      	movs	r1, #32
 8004f14:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e006      	b.n	8004f28 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2288      	movs	r2, #136	; 0x88
 8004f1e:	2120      	movs	r1, #32
 8004f20:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004f22:	2300      	movs	r3, #0
 8004f24:	e000      	b.n	8004f28 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8004f26:	2302      	movs	r3, #2
  }
}
 8004f28:	0018      	movs	r0, r3
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	b008      	add	sp, #32
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b08a      	sub	sp, #40	; 0x28
 8004f34:	af02      	add	r7, sp, #8
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	60b9      	str	r1, [r7, #8]
 8004f3a:	603b      	str	r3, [r7, #0]
 8004f3c:	1dbb      	adds	r3, r7, #6
 8004f3e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	228c      	movs	r2, #140	; 0x8c
 8004f44:	589b      	ldr	r3, [r3, r2]
 8004f46:	2b20      	cmp	r3, #32
 8004f48:	d000      	beq.n	8004f4c <HAL_UART_Receive+0x1c>
 8004f4a:	e0d0      	b.n	80050ee <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <HAL_UART_Receive+0x2a>
 8004f52:	1dbb      	adds	r3, r7, #6
 8004f54:	881b      	ldrh	r3, [r3, #0]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d101      	bne.n	8004f5e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e0c8      	b.n	80050f0 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	689a      	ldr	r2, [r3, #8]
 8004f62:	2380      	movs	r3, #128	; 0x80
 8004f64:	015b      	lsls	r3, r3, #5
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d109      	bne.n	8004f7e <HAL_UART_Receive+0x4e>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d105      	bne.n	8004f7e <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	2201      	movs	r2, #1
 8004f76:	4013      	ands	r3, r2
 8004f78:	d001      	beq.n	8004f7e <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e0b8      	b.n	80050f0 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2290      	movs	r2, #144	; 0x90
 8004f82:	2100      	movs	r1, #0
 8004f84:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	228c      	movs	r2, #140	; 0x8c
 8004f8a:	2122      	movs	r1, #34	; 0x22
 8004f8c:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f94:	f7fc feaa 	bl	8001cec <HAL_GetTick>
 8004f98:	0003      	movs	r3, r0
 8004f9a:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	1dba      	adds	r2, r7, #6
 8004fa0:	215c      	movs	r1, #92	; 0x5c
 8004fa2:	8812      	ldrh	r2, [r2, #0]
 8004fa4:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	1dba      	adds	r2, r7, #6
 8004faa:	215e      	movs	r1, #94	; 0x5e
 8004fac:	8812      	ldrh	r2, [r2, #0]
 8004fae:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	689a      	ldr	r2, [r3, #8]
 8004fb4:	2380      	movs	r3, #128	; 0x80
 8004fb6:	015b      	lsls	r3, r3, #5
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d10d      	bne.n	8004fd8 <HAL_UART_Receive+0xa8>
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	691b      	ldr	r3, [r3, #16]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d104      	bne.n	8004fce <HAL_UART_Receive+0x9e>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2260      	movs	r2, #96	; 0x60
 8004fc8:	494b      	ldr	r1, [pc, #300]	; (80050f8 <HAL_UART_Receive+0x1c8>)
 8004fca:	5299      	strh	r1, [r3, r2]
 8004fcc:	e02e      	b.n	800502c <HAL_UART_Receive+0xfc>
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2260      	movs	r2, #96	; 0x60
 8004fd2:	21ff      	movs	r1, #255	; 0xff
 8004fd4:	5299      	strh	r1, [r3, r2]
 8004fd6:	e029      	b.n	800502c <HAL_UART_Receive+0xfc>
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d10d      	bne.n	8004ffc <HAL_UART_Receive+0xcc>
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	691b      	ldr	r3, [r3, #16]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d104      	bne.n	8004ff2 <HAL_UART_Receive+0xc2>
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2260      	movs	r2, #96	; 0x60
 8004fec:	21ff      	movs	r1, #255	; 0xff
 8004fee:	5299      	strh	r1, [r3, r2]
 8004ff0:	e01c      	b.n	800502c <HAL_UART_Receive+0xfc>
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2260      	movs	r2, #96	; 0x60
 8004ff6:	217f      	movs	r1, #127	; 0x7f
 8004ff8:	5299      	strh	r1, [r3, r2]
 8004ffa:	e017      	b.n	800502c <HAL_UART_Receive+0xfc>
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	689a      	ldr	r2, [r3, #8]
 8005000:	2380      	movs	r3, #128	; 0x80
 8005002:	055b      	lsls	r3, r3, #21
 8005004:	429a      	cmp	r2, r3
 8005006:	d10d      	bne.n	8005024 <HAL_UART_Receive+0xf4>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	691b      	ldr	r3, [r3, #16]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d104      	bne.n	800501a <HAL_UART_Receive+0xea>
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2260      	movs	r2, #96	; 0x60
 8005014:	217f      	movs	r1, #127	; 0x7f
 8005016:	5299      	strh	r1, [r3, r2]
 8005018:	e008      	b.n	800502c <HAL_UART_Receive+0xfc>
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2260      	movs	r2, #96	; 0x60
 800501e:	213f      	movs	r1, #63	; 0x3f
 8005020:	5299      	strh	r1, [r3, r2]
 8005022:	e003      	b.n	800502c <HAL_UART_Receive+0xfc>
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2260      	movs	r2, #96	; 0x60
 8005028:	2100      	movs	r1, #0
 800502a:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800502c:	2312      	movs	r3, #18
 800502e:	18fb      	adds	r3, r7, r3
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	2160      	movs	r1, #96	; 0x60
 8005034:	5a52      	ldrh	r2, [r2, r1]
 8005036:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	689a      	ldr	r2, [r3, #8]
 800503c:	2380      	movs	r3, #128	; 0x80
 800503e:	015b      	lsls	r3, r3, #5
 8005040:	429a      	cmp	r2, r3
 8005042:	d108      	bne.n	8005056 <HAL_UART_Receive+0x126>
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d104      	bne.n	8005056 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 800504c:	2300      	movs	r3, #0
 800504e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	61bb      	str	r3, [r7, #24]
 8005054:	e003      	b.n	800505e <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800505a:	2300      	movs	r3, #0
 800505c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800505e:	e03a      	b.n	80050d6 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005060:	697a      	ldr	r2, [r7, #20]
 8005062:	68f8      	ldr	r0, [r7, #12]
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	9300      	str	r3, [sp, #0]
 8005068:	0013      	movs	r3, r2
 800506a:	2200      	movs	r2, #0
 800506c:	2120      	movs	r1, #32
 800506e:	f001 f8a1 	bl	80061b4 <UART_WaitOnFlagUntilTimeout>
 8005072:	1e03      	subs	r3, r0, #0
 8005074:	d005      	beq.n	8005082 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	228c      	movs	r2, #140	; 0x8c
 800507a:	2120      	movs	r1, #32
 800507c:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800507e:	2303      	movs	r3, #3
 8005080:	e036      	b.n	80050f0 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8005082:	69fb      	ldr	r3, [r7, #28]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d10e      	bne.n	80050a6 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508e:	b29b      	uxth	r3, r3
 8005090:	2212      	movs	r2, #18
 8005092:	18ba      	adds	r2, r7, r2
 8005094:	8812      	ldrh	r2, [r2, #0]
 8005096:	4013      	ands	r3, r2
 8005098:	b29a      	uxth	r2, r3
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	3302      	adds	r3, #2
 80050a2:	61bb      	str	r3, [r7, #24]
 80050a4:	e00e      	b.n	80050c4 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	2212      	movs	r2, #18
 80050b0:	18ba      	adds	r2, r7, r2
 80050b2:	8812      	ldrh	r2, [r2, #0]
 80050b4:	b2d2      	uxtb	r2, r2
 80050b6:	4013      	ands	r3, r2
 80050b8:	b2da      	uxtb	r2, r3
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80050be:	69fb      	ldr	r3, [r7, #28]
 80050c0:	3301      	adds	r3, #1
 80050c2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	225e      	movs	r2, #94	; 0x5e
 80050c8:	5a9b      	ldrh	r3, [r3, r2]
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	3b01      	subs	r3, #1
 80050ce:	b299      	uxth	r1, r3
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	225e      	movs	r2, #94	; 0x5e
 80050d4:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	225e      	movs	r2, #94	; 0x5e
 80050da:	5a9b      	ldrh	r3, [r3, r2]
 80050dc:	b29b      	uxth	r3, r3
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1be      	bne.n	8005060 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	228c      	movs	r2, #140	; 0x8c
 80050e6:	2120      	movs	r1, #32
 80050e8:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80050ea:	2300      	movs	r3, #0
 80050ec:	e000      	b.n	80050f0 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 80050ee:	2302      	movs	r3, #2
  }
}
 80050f0:	0018      	movs	r0, r3
 80050f2:	46bd      	mov	sp, r7
 80050f4:	b008      	add	sp, #32
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	000001ff 	.word	0x000001ff

080050fc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b088      	sub	sp, #32
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	1dbb      	adds	r3, r7, #6
 8005108:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	228c      	movs	r2, #140	; 0x8c
 800510e:	589b      	ldr	r3, [r3, r2]
 8005110:	2b20      	cmp	r3, #32
 8005112:	d14f      	bne.n	80051b4 <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d003      	beq.n	8005122 <HAL_UART_Receive_IT+0x26>
 800511a:	1dbb      	adds	r3, r7, #6
 800511c:	881b      	ldrh	r3, [r3, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d101      	bne.n	8005126 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e047      	b.n	80051b6 <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	689a      	ldr	r2, [r3, #8]
 800512a:	2380      	movs	r3, #128	; 0x80
 800512c:	015b      	lsls	r3, r3, #5
 800512e:	429a      	cmp	r2, r3
 8005130:	d109      	bne.n	8005146 <HAL_UART_Receive_IT+0x4a>
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d105      	bne.n	8005146 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	2201      	movs	r2, #1
 800513e:	4013      	ands	r3, r2
 8005140:	d001      	beq.n	8005146 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e037      	b.n	80051b6 <HAL_UART_Receive_IT+0xba>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a1b      	ldr	r2, [pc, #108]	; (80051c0 <HAL_UART_Receive_IT+0xc4>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d025      	beq.n	80051a2 <HAL_UART_Receive_IT+0xa6>
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a1a      	ldr	r2, [pc, #104]	; (80051c4 <HAL_UART_Receive_IT+0xc8>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d020      	beq.n	80051a2 <HAL_UART_Receive_IT+0xa6>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	685a      	ldr	r2, [r3, #4]
 8005166:	2380      	movs	r3, #128	; 0x80
 8005168:	041b      	lsls	r3, r3, #16
 800516a:	4013      	ands	r3, r2
 800516c:	d019      	beq.n	80051a2 <HAL_UART_Receive_IT+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800516e:	f3ef 8310 	mrs	r3, PRIMASK
 8005172:	613b      	str	r3, [r7, #16]
  return(result);
 8005174:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005176:	61fb      	str	r3, [r7, #28]
 8005178:	2301      	movs	r3, #1
 800517a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	f383 8810 	msr	PRIMASK, r3
}
 8005182:	46c0      	nop			; (mov r8, r8)
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2180      	movs	r1, #128	; 0x80
 8005190:	04c9      	lsls	r1, r1, #19
 8005192:	430a      	orrs	r2, r1
 8005194:	601a      	str	r2, [r3, #0]
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800519a:	69bb      	ldr	r3, [r7, #24]
 800519c:	f383 8810 	msr	PRIMASK, r3
}
 80051a0:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80051a2:	1dbb      	adds	r3, r7, #6
 80051a4:	881a      	ldrh	r2, [r3, #0]
 80051a6:	68b9      	ldr	r1, [r7, #8]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	0018      	movs	r0, r3
 80051ac:	f001 f872 	bl	8006294 <UART_Start_Receive_IT>
 80051b0:	0003      	movs	r3, r0
 80051b2:	e000      	b.n	80051b6 <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 80051b4:	2302      	movs	r3, #2
  }
}
 80051b6:	0018      	movs	r0, r3
 80051b8:	46bd      	mov	sp, r7
 80051ba:	b008      	add	sp, #32
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	46c0      	nop			; (mov r8, r8)
 80051c0:	40008000 	.word	0x40008000
 80051c4:	40008400 	.word	0x40008400

080051c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051c8:	b5b0      	push	{r4, r5, r7, lr}
 80051ca:	b0aa      	sub	sp, #168	; 0xa8
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	69db      	ldr	r3, [r3, #28]
 80051d6:	22a4      	movs	r2, #164	; 0xa4
 80051d8:	18b9      	adds	r1, r7, r2
 80051da:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	20a0      	movs	r0, #160	; 0xa0
 80051e4:	1839      	adds	r1, r7, r0
 80051e6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	249c      	movs	r4, #156	; 0x9c
 80051f0:	1939      	adds	r1, r7, r4
 80051f2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80051f4:	0011      	movs	r1, r2
 80051f6:	18bb      	adds	r3, r7, r2
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4aa2      	ldr	r2, [pc, #648]	; (8005484 <HAL_UART_IRQHandler+0x2bc>)
 80051fc:	4013      	ands	r3, r2
 80051fe:	2298      	movs	r2, #152	; 0x98
 8005200:	18bd      	adds	r5, r7, r2
 8005202:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8005204:	18bb      	adds	r3, r7, r2
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d11a      	bne.n	8005242 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800520c:	187b      	adds	r3, r7, r1
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2220      	movs	r2, #32
 8005212:	4013      	ands	r3, r2
 8005214:	d015      	beq.n	8005242 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005216:	183b      	adds	r3, r7, r0
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2220      	movs	r2, #32
 800521c:	4013      	ands	r3, r2
 800521e:	d105      	bne.n	800522c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005220:	193b      	adds	r3, r7, r4
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	2380      	movs	r3, #128	; 0x80
 8005226:	055b      	lsls	r3, r3, #21
 8005228:	4013      	ands	r3, r2
 800522a:	d00a      	beq.n	8005242 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005230:	2b00      	cmp	r3, #0
 8005232:	d100      	bne.n	8005236 <HAL_UART_IRQHandler+0x6e>
 8005234:	e2dc      	b.n	80057f0 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	0010      	movs	r0, r2
 800523e:	4798      	blx	r3
      }
      return;
 8005240:	e2d6      	b.n	80057f0 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005242:	2398      	movs	r3, #152	; 0x98
 8005244:	18fb      	adds	r3, r7, r3
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d100      	bne.n	800524e <HAL_UART_IRQHandler+0x86>
 800524c:	e122      	b.n	8005494 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800524e:	239c      	movs	r3, #156	; 0x9c
 8005250:	18fb      	adds	r3, r7, r3
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a8c      	ldr	r2, [pc, #560]	; (8005488 <HAL_UART_IRQHandler+0x2c0>)
 8005256:	4013      	ands	r3, r2
 8005258:	d106      	bne.n	8005268 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800525a:	23a0      	movs	r3, #160	; 0xa0
 800525c:	18fb      	adds	r3, r7, r3
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a8a      	ldr	r2, [pc, #552]	; (800548c <HAL_UART_IRQHandler+0x2c4>)
 8005262:	4013      	ands	r3, r2
 8005264:	d100      	bne.n	8005268 <HAL_UART_IRQHandler+0xa0>
 8005266:	e115      	b.n	8005494 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005268:	23a4      	movs	r3, #164	; 0xa4
 800526a:	18fb      	adds	r3, r7, r3
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2201      	movs	r2, #1
 8005270:	4013      	ands	r3, r2
 8005272:	d012      	beq.n	800529a <HAL_UART_IRQHandler+0xd2>
 8005274:	23a0      	movs	r3, #160	; 0xa0
 8005276:	18fb      	adds	r3, r7, r3
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	2380      	movs	r3, #128	; 0x80
 800527c:	005b      	lsls	r3, r3, #1
 800527e:	4013      	ands	r3, r2
 8005280:	d00b      	beq.n	800529a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2201      	movs	r2, #1
 8005288:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2290      	movs	r2, #144	; 0x90
 800528e:	589b      	ldr	r3, [r3, r2]
 8005290:	2201      	movs	r2, #1
 8005292:	431a      	orrs	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2190      	movs	r1, #144	; 0x90
 8005298:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800529a:	23a4      	movs	r3, #164	; 0xa4
 800529c:	18fb      	adds	r3, r7, r3
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2202      	movs	r2, #2
 80052a2:	4013      	ands	r3, r2
 80052a4:	d011      	beq.n	80052ca <HAL_UART_IRQHandler+0x102>
 80052a6:	239c      	movs	r3, #156	; 0x9c
 80052a8:	18fb      	adds	r3, r7, r3
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2201      	movs	r2, #1
 80052ae:	4013      	ands	r3, r2
 80052b0:	d00b      	beq.n	80052ca <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	2202      	movs	r2, #2
 80052b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2290      	movs	r2, #144	; 0x90
 80052be:	589b      	ldr	r3, [r3, r2]
 80052c0:	2204      	movs	r2, #4
 80052c2:	431a      	orrs	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2190      	movs	r1, #144	; 0x90
 80052c8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80052ca:	23a4      	movs	r3, #164	; 0xa4
 80052cc:	18fb      	adds	r3, r7, r3
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2204      	movs	r2, #4
 80052d2:	4013      	ands	r3, r2
 80052d4:	d011      	beq.n	80052fa <HAL_UART_IRQHandler+0x132>
 80052d6:	239c      	movs	r3, #156	; 0x9c
 80052d8:	18fb      	adds	r3, r7, r3
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2201      	movs	r2, #1
 80052de:	4013      	ands	r3, r2
 80052e0:	d00b      	beq.n	80052fa <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2204      	movs	r2, #4
 80052e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2290      	movs	r2, #144	; 0x90
 80052ee:	589b      	ldr	r3, [r3, r2]
 80052f0:	2202      	movs	r2, #2
 80052f2:	431a      	orrs	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2190      	movs	r1, #144	; 0x90
 80052f8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80052fa:	23a4      	movs	r3, #164	; 0xa4
 80052fc:	18fb      	adds	r3, r7, r3
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2208      	movs	r2, #8
 8005302:	4013      	ands	r3, r2
 8005304:	d017      	beq.n	8005336 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005306:	23a0      	movs	r3, #160	; 0xa0
 8005308:	18fb      	adds	r3, r7, r3
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2220      	movs	r2, #32
 800530e:	4013      	ands	r3, r2
 8005310:	d105      	bne.n	800531e <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005312:	239c      	movs	r3, #156	; 0x9c
 8005314:	18fb      	adds	r3, r7, r3
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a5b      	ldr	r2, [pc, #364]	; (8005488 <HAL_UART_IRQHandler+0x2c0>)
 800531a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800531c:	d00b      	beq.n	8005336 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2208      	movs	r2, #8
 8005324:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2290      	movs	r2, #144	; 0x90
 800532a:	589b      	ldr	r3, [r3, r2]
 800532c:	2208      	movs	r2, #8
 800532e:	431a      	orrs	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2190      	movs	r1, #144	; 0x90
 8005334:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005336:	23a4      	movs	r3, #164	; 0xa4
 8005338:	18fb      	adds	r3, r7, r3
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	2380      	movs	r3, #128	; 0x80
 800533e:	011b      	lsls	r3, r3, #4
 8005340:	4013      	ands	r3, r2
 8005342:	d013      	beq.n	800536c <HAL_UART_IRQHandler+0x1a4>
 8005344:	23a0      	movs	r3, #160	; 0xa0
 8005346:	18fb      	adds	r3, r7, r3
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	2380      	movs	r3, #128	; 0x80
 800534c:	04db      	lsls	r3, r3, #19
 800534e:	4013      	ands	r3, r2
 8005350:	d00c      	beq.n	800536c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2280      	movs	r2, #128	; 0x80
 8005358:	0112      	lsls	r2, r2, #4
 800535a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2290      	movs	r2, #144	; 0x90
 8005360:	589b      	ldr	r3, [r3, r2]
 8005362:	2220      	movs	r2, #32
 8005364:	431a      	orrs	r2, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2190      	movs	r1, #144	; 0x90
 800536a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2290      	movs	r2, #144	; 0x90
 8005370:	589b      	ldr	r3, [r3, r2]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d100      	bne.n	8005378 <HAL_UART_IRQHandler+0x1b0>
 8005376:	e23d      	b.n	80057f4 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005378:	23a4      	movs	r3, #164	; 0xa4
 800537a:	18fb      	adds	r3, r7, r3
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2220      	movs	r2, #32
 8005380:	4013      	ands	r3, r2
 8005382:	d015      	beq.n	80053b0 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005384:	23a0      	movs	r3, #160	; 0xa0
 8005386:	18fb      	adds	r3, r7, r3
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2220      	movs	r2, #32
 800538c:	4013      	ands	r3, r2
 800538e:	d106      	bne.n	800539e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005390:	239c      	movs	r3, #156	; 0x9c
 8005392:	18fb      	adds	r3, r7, r3
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	2380      	movs	r3, #128	; 0x80
 8005398:	055b      	lsls	r3, r3, #21
 800539a:	4013      	ands	r3, r2
 800539c:	d008      	beq.n	80053b0 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d004      	beq.n	80053b0 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	0010      	movs	r0, r2
 80053ae:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2290      	movs	r2, #144	; 0x90
 80053b4:	589b      	ldr	r3, [r3, r2]
 80053b6:	2194      	movs	r1, #148	; 0x94
 80053b8:	187a      	adds	r2, r7, r1
 80053ba:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	2240      	movs	r2, #64	; 0x40
 80053c4:	4013      	ands	r3, r2
 80053c6:	2b40      	cmp	r3, #64	; 0x40
 80053c8:	d004      	beq.n	80053d4 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80053ca:	187b      	adds	r3, r7, r1
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	2228      	movs	r2, #40	; 0x28
 80053d0:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053d2:	d04c      	beq.n	800546e <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	0018      	movs	r0, r3
 80053d8:	f001 f880 	bl	80064dc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	2240      	movs	r2, #64	; 0x40
 80053e4:	4013      	ands	r3, r2
 80053e6:	2b40      	cmp	r3, #64	; 0x40
 80053e8:	d13c      	bne.n	8005464 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053ea:	f3ef 8310 	mrs	r3, PRIMASK
 80053ee:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80053f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053f2:	2090      	movs	r0, #144	; 0x90
 80053f4:	183a      	adds	r2, r7, r0
 80053f6:	6013      	str	r3, [r2, #0]
 80053f8:	2301      	movs	r3, #1
 80053fa:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053fe:	f383 8810 	msr	PRIMASK, r3
}
 8005402:	46c0      	nop			; (mov r8, r8)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	689a      	ldr	r2, [r3, #8]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2140      	movs	r1, #64	; 0x40
 8005410:	438a      	bics	r2, r1
 8005412:	609a      	str	r2, [r3, #8]
 8005414:	183b      	adds	r3, r7, r0
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800541a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800541c:	f383 8810 	msr	PRIMASK, r3
}
 8005420:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2280      	movs	r2, #128	; 0x80
 8005426:	589b      	ldr	r3, [r3, r2]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d016      	beq.n	800545a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2280      	movs	r2, #128	; 0x80
 8005430:	589b      	ldr	r3, [r3, r2]
 8005432:	4a17      	ldr	r2, [pc, #92]	; (8005490 <HAL_UART_IRQHandler+0x2c8>)
 8005434:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2280      	movs	r2, #128	; 0x80
 800543a:	589b      	ldr	r3, [r3, r2]
 800543c:	0018      	movs	r0, r3
 800543e:	f7fc fded 	bl	800201c <HAL_DMA_Abort_IT>
 8005442:	1e03      	subs	r3, r0, #0
 8005444:	d01c      	beq.n	8005480 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2280      	movs	r2, #128	; 0x80
 800544a:	589b      	ldr	r3, [r3, r2]
 800544c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	2180      	movs	r1, #128	; 0x80
 8005452:	5852      	ldr	r2, [r2, r1]
 8005454:	0010      	movs	r0, r2
 8005456:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005458:	e012      	b.n	8005480 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	0018      	movs	r0, r3
 800545e:	f000 f9e1 	bl	8005824 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005462:	e00d      	b.n	8005480 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	0018      	movs	r0, r3
 8005468:	f000 f9dc 	bl	8005824 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800546c:	e008      	b.n	8005480 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	0018      	movs	r0, r3
 8005472:	f000 f9d7 	bl	8005824 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2290      	movs	r2, #144	; 0x90
 800547a:	2100      	movs	r1, #0
 800547c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800547e:	e1b9      	b.n	80057f4 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005480:	46c0      	nop			; (mov r8, r8)
    return;
 8005482:	e1b7      	b.n	80057f4 <HAL_UART_IRQHandler+0x62c>
 8005484:	0000080f 	.word	0x0000080f
 8005488:	10000001 	.word	0x10000001
 800548c:	04000120 	.word	0x04000120
 8005490:	080065a9 	.word	0x080065a9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005498:	2b01      	cmp	r3, #1
 800549a:	d000      	beq.n	800549e <HAL_UART_IRQHandler+0x2d6>
 800549c:	e13e      	b.n	800571c <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800549e:	23a4      	movs	r3, #164	; 0xa4
 80054a0:	18fb      	adds	r3, r7, r3
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2210      	movs	r2, #16
 80054a6:	4013      	ands	r3, r2
 80054a8:	d100      	bne.n	80054ac <HAL_UART_IRQHandler+0x2e4>
 80054aa:	e137      	b.n	800571c <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80054ac:	23a0      	movs	r3, #160	; 0xa0
 80054ae:	18fb      	adds	r3, r7, r3
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	2210      	movs	r2, #16
 80054b4:	4013      	ands	r3, r2
 80054b6:	d100      	bne.n	80054ba <HAL_UART_IRQHandler+0x2f2>
 80054b8:	e130      	b.n	800571c <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	2210      	movs	r2, #16
 80054c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	2240      	movs	r2, #64	; 0x40
 80054ca:	4013      	ands	r3, r2
 80054cc:	2b40      	cmp	r3, #64	; 0x40
 80054ce:	d000      	beq.n	80054d2 <HAL_UART_IRQHandler+0x30a>
 80054d0:	e0a4      	b.n	800561c <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2280      	movs	r2, #128	; 0x80
 80054d6:	589b      	ldr	r3, [r3, r2]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	217e      	movs	r1, #126	; 0x7e
 80054de:	187b      	adds	r3, r7, r1
 80054e0:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80054e2:	187b      	adds	r3, r7, r1
 80054e4:	881b      	ldrh	r3, [r3, #0]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d100      	bne.n	80054ec <HAL_UART_IRQHandler+0x324>
 80054ea:	e185      	b.n	80057f8 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	225c      	movs	r2, #92	; 0x5c
 80054f0:	5a9b      	ldrh	r3, [r3, r2]
 80054f2:	187a      	adds	r2, r7, r1
 80054f4:	8812      	ldrh	r2, [r2, #0]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d300      	bcc.n	80054fc <HAL_UART_IRQHandler+0x334>
 80054fa:	e17d      	b.n	80057f8 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	187a      	adds	r2, r7, r1
 8005500:	215e      	movs	r1, #94	; 0x5e
 8005502:	8812      	ldrh	r2, [r2, #0]
 8005504:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2280      	movs	r2, #128	; 0x80
 800550a:	589b      	ldr	r3, [r3, r2]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2220      	movs	r2, #32
 8005512:	4013      	ands	r3, r2
 8005514:	d170      	bne.n	80055f8 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005516:	f3ef 8310 	mrs	r3, PRIMASK
 800551a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800551c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800551e:	67bb      	str	r3, [r7, #120]	; 0x78
 8005520:	2301      	movs	r3, #1
 8005522:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005526:	f383 8810 	msr	PRIMASK, r3
}
 800552a:	46c0      	nop			; (mov r8, r8)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	49b4      	ldr	r1, [pc, #720]	; (8005808 <HAL_UART_IRQHandler+0x640>)
 8005538:	400a      	ands	r2, r1
 800553a:	601a      	str	r2, [r3, #0]
 800553c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800553e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005542:	f383 8810 	msr	PRIMASK, r3
}
 8005546:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005548:	f3ef 8310 	mrs	r3, PRIMASK
 800554c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800554e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005550:	677b      	str	r3, [r7, #116]	; 0x74
 8005552:	2301      	movs	r3, #1
 8005554:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005556:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005558:	f383 8810 	msr	PRIMASK, r3
}
 800555c:	46c0      	nop			; (mov r8, r8)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	689a      	ldr	r2, [r3, #8]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2101      	movs	r1, #1
 800556a:	438a      	bics	r2, r1
 800556c:	609a      	str	r2, [r3, #8]
 800556e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005570:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005572:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005574:	f383 8810 	msr	PRIMASK, r3
}
 8005578:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800557a:	f3ef 8310 	mrs	r3, PRIMASK
 800557e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005580:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005582:	673b      	str	r3, [r7, #112]	; 0x70
 8005584:	2301      	movs	r3, #1
 8005586:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005588:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800558a:	f383 8810 	msr	PRIMASK, r3
}
 800558e:	46c0      	nop			; (mov r8, r8)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	689a      	ldr	r2, [r3, #8]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	2140      	movs	r1, #64	; 0x40
 800559c:	438a      	bics	r2, r1
 800559e:	609a      	str	r2, [r3, #8]
 80055a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80055a2:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055a6:	f383 8810 	msr	PRIMASK, r3
}
 80055aa:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	228c      	movs	r2, #140	; 0x8c
 80055b0:	2120      	movs	r1, #32
 80055b2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055ba:	f3ef 8310 	mrs	r3, PRIMASK
 80055be:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80055c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055c2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80055c4:	2301      	movs	r3, #1
 80055c6:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80055ca:	f383 8810 	msr	PRIMASK, r3
}
 80055ce:	46c0      	nop			; (mov r8, r8)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2110      	movs	r1, #16
 80055dc:	438a      	bics	r2, r1
 80055de:	601a      	str	r2, [r3, #0]
 80055e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055e2:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80055e6:	f383 8810 	msr	PRIMASK, r3
}
 80055ea:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2280      	movs	r2, #128	; 0x80
 80055f0:	589b      	ldr	r3, [r3, r2]
 80055f2:	0018      	movs	r0, r3
 80055f4:	f7fc fcb2 	bl	8001f5c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2202      	movs	r2, #2
 80055fc:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	225c      	movs	r2, #92	; 0x5c
 8005602:	5a9a      	ldrh	r2, [r3, r2]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	215e      	movs	r1, #94	; 0x5e
 8005608:	5a5b      	ldrh	r3, [r3, r1]
 800560a:	b29b      	uxth	r3, r3
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	b29a      	uxth	r2, r3
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	0011      	movs	r1, r2
 8005614:	0018      	movs	r0, r3
 8005616:	f000 f90d 	bl	8005834 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800561a:	e0ed      	b.n	80057f8 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	225c      	movs	r2, #92	; 0x5c
 8005620:	5a99      	ldrh	r1, [r3, r2]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	225e      	movs	r2, #94	; 0x5e
 8005626:	5a9b      	ldrh	r3, [r3, r2]
 8005628:	b29a      	uxth	r2, r3
 800562a:	208e      	movs	r0, #142	; 0x8e
 800562c:	183b      	adds	r3, r7, r0
 800562e:	1a8a      	subs	r2, r1, r2
 8005630:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	225e      	movs	r2, #94	; 0x5e
 8005636:	5a9b      	ldrh	r3, [r3, r2]
 8005638:	b29b      	uxth	r3, r3
 800563a:	2b00      	cmp	r3, #0
 800563c:	d100      	bne.n	8005640 <HAL_UART_IRQHandler+0x478>
 800563e:	e0dd      	b.n	80057fc <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8005640:	183b      	adds	r3, r7, r0
 8005642:	881b      	ldrh	r3, [r3, #0]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d100      	bne.n	800564a <HAL_UART_IRQHandler+0x482>
 8005648:	e0d8      	b.n	80057fc <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800564a:	f3ef 8310 	mrs	r3, PRIMASK
 800564e:	60fb      	str	r3, [r7, #12]
  return(result);
 8005650:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005652:	2488      	movs	r4, #136	; 0x88
 8005654:	193a      	adds	r2, r7, r4
 8005656:	6013      	str	r3, [r2, #0]
 8005658:	2301      	movs	r3, #1
 800565a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	f383 8810 	msr	PRIMASK, r3
}
 8005662:	46c0      	nop			; (mov r8, r8)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4967      	ldr	r1, [pc, #412]	; (800580c <HAL_UART_IRQHandler+0x644>)
 8005670:	400a      	ands	r2, r1
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	193b      	adds	r3, r7, r4
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f383 8810 	msr	PRIMASK, r3
}
 8005680:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005682:	f3ef 8310 	mrs	r3, PRIMASK
 8005686:	61bb      	str	r3, [r7, #24]
  return(result);
 8005688:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800568a:	2484      	movs	r4, #132	; 0x84
 800568c:	193a      	adds	r2, r7, r4
 800568e:	6013      	str	r3, [r2, #0]
 8005690:	2301      	movs	r3, #1
 8005692:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005694:	69fb      	ldr	r3, [r7, #28]
 8005696:	f383 8810 	msr	PRIMASK, r3
}
 800569a:	46c0      	nop			; (mov r8, r8)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689a      	ldr	r2, [r3, #8]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	495a      	ldr	r1, [pc, #360]	; (8005810 <HAL_UART_IRQHandler+0x648>)
 80056a8:	400a      	ands	r2, r1
 80056aa:	609a      	str	r2, [r3, #8]
 80056ac:	193b      	adds	r3, r7, r4
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056b2:	6a3b      	ldr	r3, [r7, #32]
 80056b4:	f383 8810 	msr	PRIMASK, r3
}
 80056b8:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	228c      	movs	r2, #140	; 0x8c
 80056be:	2120      	movs	r1, #32
 80056c0:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056ce:	f3ef 8310 	mrs	r3, PRIMASK
 80056d2:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80056d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056d6:	2480      	movs	r4, #128	; 0x80
 80056d8:	193a      	adds	r2, r7, r4
 80056da:	6013      	str	r3, [r2, #0]
 80056dc:	2301      	movs	r3, #1
 80056de:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e2:	f383 8810 	msr	PRIMASK, r3
}
 80056e6:	46c0      	nop			; (mov r8, r8)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	2110      	movs	r1, #16
 80056f4:	438a      	bics	r2, r1
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	193b      	adds	r3, r7, r4
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005700:	f383 8810 	msr	PRIMASK, r3
}
 8005704:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2202      	movs	r2, #2
 800570a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800570c:	183b      	adds	r3, r7, r0
 800570e:	881a      	ldrh	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	0011      	movs	r1, r2
 8005714:	0018      	movs	r0, r3
 8005716:	f000 f88d 	bl	8005834 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800571a:	e06f      	b.n	80057fc <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800571c:	23a4      	movs	r3, #164	; 0xa4
 800571e:	18fb      	adds	r3, r7, r3
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	2380      	movs	r3, #128	; 0x80
 8005724:	035b      	lsls	r3, r3, #13
 8005726:	4013      	ands	r3, r2
 8005728:	d010      	beq.n	800574c <HAL_UART_IRQHandler+0x584>
 800572a:	239c      	movs	r3, #156	; 0x9c
 800572c:	18fb      	adds	r3, r7, r3
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	2380      	movs	r3, #128	; 0x80
 8005732:	03db      	lsls	r3, r3, #15
 8005734:	4013      	ands	r3, r2
 8005736:	d009      	beq.n	800574c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2280      	movs	r2, #128	; 0x80
 800573e:	0352      	lsls	r2, r2, #13
 8005740:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	0018      	movs	r0, r3
 8005746:	f001 fc9f 	bl	8007088 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800574a:	e05a      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800574c:	23a4      	movs	r3, #164	; 0xa4
 800574e:	18fb      	adds	r3, r7, r3
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2280      	movs	r2, #128	; 0x80
 8005754:	4013      	ands	r3, r2
 8005756:	d016      	beq.n	8005786 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005758:	23a0      	movs	r3, #160	; 0xa0
 800575a:	18fb      	adds	r3, r7, r3
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2280      	movs	r2, #128	; 0x80
 8005760:	4013      	ands	r3, r2
 8005762:	d106      	bne.n	8005772 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005764:	239c      	movs	r3, #156	; 0x9c
 8005766:	18fb      	adds	r3, r7, r3
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	2380      	movs	r3, #128	; 0x80
 800576c:	041b      	lsls	r3, r3, #16
 800576e:	4013      	ands	r3, r2
 8005770:	d009      	beq.n	8005786 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005776:	2b00      	cmp	r3, #0
 8005778:	d042      	beq.n	8005800 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	0010      	movs	r0, r2
 8005782:	4798      	blx	r3
    }
    return;
 8005784:	e03c      	b.n	8005800 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005786:	23a4      	movs	r3, #164	; 0xa4
 8005788:	18fb      	adds	r3, r7, r3
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	2240      	movs	r2, #64	; 0x40
 800578e:	4013      	ands	r3, r2
 8005790:	d00a      	beq.n	80057a8 <HAL_UART_IRQHandler+0x5e0>
 8005792:	23a0      	movs	r3, #160	; 0xa0
 8005794:	18fb      	adds	r3, r7, r3
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2240      	movs	r2, #64	; 0x40
 800579a:	4013      	ands	r3, r2
 800579c:	d004      	beq.n	80057a8 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	0018      	movs	r0, r3
 80057a2:	f000 ff18 	bl	80065d6 <UART_EndTransmit_IT>
    return;
 80057a6:	e02c      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80057a8:	23a4      	movs	r3, #164	; 0xa4
 80057aa:	18fb      	adds	r3, r7, r3
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	2380      	movs	r3, #128	; 0x80
 80057b0:	041b      	lsls	r3, r3, #16
 80057b2:	4013      	ands	r3, r2
 80057b4:	d00b      	beq.n	80057ce <HAL_UART_IRQHandler+0x606>
 80057b6:	23a0      	movs	r3, #160	; 0xa0
 80057b8:	18fb      	adds	r3, r7, r3
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	2380      	movs	r3, #128	; 0x80
 80057be:	05db      	lsls	r3, r3, #23
 80057c0:	4013      	ands	r3, r2
 80057c2:	d004      	beq.n	80057ce <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	0018      	movs	r0, r3
 80057c8:	f001 fc6e 	bl	80070a8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80057cc:	e019      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80057ce:	23a4      	movs	r3, #164	; 0xa4
 80057d0:	18fb      	adds	r3, r7, r3
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	2380      	movs	r3, #128	; 0x80
 80057d6:	045b      	lsls	r3, r3, #17
 80057d8:	4013      	ands	r3, r2
 80057da:	d012      	beq.n	8005802 <HAL_UART_IRQHandler+0x63a>
 80057dc:	23a0      	movs	r3, #160	; 0xa0
 80057de:	18fb      	adds	r3, r7, r3
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	da0d      	bge.n	8005802 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	0018      	movs	r0, r3
 80057ea:	f001 fc55 	bl	8007098 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80057ee:	e008      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
      return;
 80057f0:	46c0      	nop			; (mov r8, r8)
 80057f2:	e006      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
    return;
 80057f4:	46c0      	nop			; (mov r8, r8)
 80057f6:	e004      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
      return;
 80057f8:	46c0      	nop			; (mov r8, r8)
 80057fa:	e002      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
      return;
 80057fc:	46c0      	nop			; (mov r8, r8)
 80057fe:	e000      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
    return;
 8005800:	46c0      	nop			; (mov r8, r8)
  }
}
 8005802:	46bd      	mov	sp, r7
 8005804:	b02a      	add	sp, #168	; 0xa8
 8005806:	bdb0      	pop	{r4, r5, r7, pc}
 8005808:	fffffeff 	.word	0xfffffeff
 800580c:	fffffedf 	.word	0xfffffedf
 8005810:	effffffe 	.word	0xeffffffe

08005814 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800581c:	46c0      	nop			; (mov r8, r8)
 800581e:	46bd      	mov	sp, r7
 8005820:	b002      	add	sp, #8
 8005822:	bd80      	pop	{r7, pc}

08005824 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800582c:	46c0      	nop			; (mov r8, r8)
 800582e:	46bd      	mov	sp, r7
 8005830:	b002      	add	sp, #8
 8005832:	bd80      	pop	{r7, pc}

08005834 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	000a      	movs	r2, r1
 800583e:	1cbb      	adds	r3, r7, #2
 8005840:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005842:	46c0      	nop			; (mov r8, r8)
 8005844:	46bd      	mov	sp, r7
 8005846:	b002      	add	sp, #8
 8005848:	bd80      	pop	{r7, pc}
	...

0800584c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800584c:	b5b0      	push	{r4, r5, r7, lr}
 800584e:	b090      	sub	sp, #64	; 0x40
 8005850:	af00      	add	r7, sp, #0
 8005852:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005854:	231a      	movs	r3, #26
 8005856:	2220      	movs	r2, #32
 8005858:	189b      	adds	r3, r3, r2
 800585a:	19db      	adds	r3, r3, r7
 800585c:	2200      	movs	r2, #0
 800585e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005862:	689a      	ldr	r2, [r3, #8]
 8005864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005866:	691b      	ldr	r3, [r3, #16]
 8005868:	431a      	orrs	r2, r3
 800586a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800586c:	695b      	ldr	r3, [r3, #20]
 800586e:	431a      	orrs	r2, r3
 8005870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005872:	69db      	ldr	r3, [r3, #28]
 8005874:	4313      	orrs	r3, r2
 8005876:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4ac1      	ldr	r2, [pc, #772]	; (8005b84 <UART_SetConfig+0x338>)
 8005880:	4013      	ands	r3, r2
 8005882:	0019      	movs	r1, r3
 8005884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800588a:	430b      	orrs	r3, r1
 800588c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800588e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	4abc      	ldr	r2, [pc, #752]	; (8005b88 <UART_SetConfig+0x33c>)
 8005896:	4013      	ands	r3, r2
 8005898:	0018      	movs	r0, r3
 800589a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589c:	68d9      	ldr	r1, [r3, #12]
 800589e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	0003      	movs	r3, r0
 80058a4:	430b      	orrs	r3, r1
 80058a6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80058a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80058ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4ab6      	ldr	r2, [pc, #728]	; (8005b8c <UART_SetConfig+0x340>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d009      	beq.n	80058cc <UART_SetConfig+0x80>
 80058b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4ab4      	ldr	r2, [pc, #720]	; (8005b90 <UART_SetConfig+0x344>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d004      	beq.n	80058cc <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80058c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c4:	6a1b      	ldr	r3, [r3, #32]
 80058c6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80058c8:	4313      	orrs	r3, r2
 80058ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80058cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	4ab0      	ldr	r2, [pc, #704]	; (8005b94 <UART_SetConfig+0x348>)
 80058d4:	4013      	ands	r3, r2
 80058d6:	0019      	movs	r1, r3
 80058d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058de:	430b      	orrs	r3, r1
 80058e0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80058e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058e8:	220f      	movs	r2, #15
 80058ea:	4393      	bics	r3, r2
 80058ec:	0018      	movs	r0, r3
 80058ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80058f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	0003      	movs	r3, r0
 80058f8:	430b      	orrs	r3, r1
 80058fa:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80058fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4aa5      	ldr	r2, [pc, #660]	; (8005b98 <UART_SetConfig+0x34c>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d131      	bne.n	800596a <UART_SetConfig+0x11e>
 8005906:	4ba5      	ldr	r3, [pc, #660]	; (8005b9c <UART_SetConfig+0x350>)
 8005908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800590a:	2203      	movs	r2, #3
 800590c:	4013      	ands	r3, r2
 800590e:	2b03      	cmp	r3, #3
 8005910:	d01d      	beq.n	800594e <UART_SetConfig+0x102>
 8005912:	d823      	bhi.n	800595c <UART_SetConfig+0x110>
 8005914:	2b02      	cmp	r3, #2
 8005916:	d00c      	beq.n	8005932 <UART_SetConfig+0xe6>
 8005918:	d820      	bhi.n	800595c <UART_SetConfig+0x110>
 800591a:	2b00      	cmp	r3, #0
 800591c:	d002      	beq.n	8005924 <UART_SetConfig+0xd8>
 800591e:	2b01      	cmp	r3, #1
 8005920:	d00e      	beq.n	8005940 <UART_SetConfig+0xf4>
 8005922:	e01b      	b.n	800595c <UART_SetConfig+0x110>
 8005924:	231b      	movs	r3, #27
 8005926:	2220      	movs	r2, #32
 8005928:	189b      	adds	r3, r3, r2
 800592a:	19db      	adds	r3, r3, r7
 800592c:	2200      	movs	r2, #0
 800592e:	701a      	strb	r2, [r3, #0]
 8005930:	e154      	b.n	8005bdc <UART_SetConfig+0x390>
 8005932:	231b      	movs	r3, #27
 8005934:	2220      	movs	r2, #32
 8005936:	189b      	adds	r3, r3, r2
 8005938:	19db      	adds	r3, r3, r7
 800593a:	2202      	movs	r2, #2
 800593c:	701a      	strb	r2, [r3, #0]
 800593e:	e14d      	b.n	8005bdc <UART_SetConfig+0x390>
 8005940:	231b      	movs	r3, #27
 8005942:	2220      	movs	r2, #32
 8005944:	189b      	adds	r3, r3, r2
 8005946:	19db      	adds	r3, r3, r7
 8005948:	2204      	movs	r2, #4
 800594a:	701a      	strb	r2, [r3, #0]
 800594c:	e146      	b.n	8005bdc <UART_SetConfig+0x390>
 800594e:	231b      	movs	r3, #27
 8005950:	2220      	movs	r2, #32
 8005952:	189b      	adds	r3, r3, r2
 8005954:	19db      	adds	r3, r3, r7
 8005956:	2208      	movs	r2, #8
 8005958:	701a      	strb	r2, [r3, #0]
 800595a:	e13f      	b.n	8005bdc <UART_SetConfig+0x390>
 800595c:	231b      	movs	r3, #27
 800595e:	2220      	movs	r2, #32
 8005960:	189b      	adds	r3, r3, r2
 8005962:	19db      	adds	r3, r3, r7
 8005964:	2210      	movs	r2, #16
 8005966:	701a      	strb	r2, [r3, #0]
 8005968:	e138      	b.n	8005bdc <UART_SetConfig+0x390>
 800596a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a8c      	ldr	r2, [pc, #560]	; (8005ba0 <UART_SetConfig+0x354>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d131      	bne.n	80059d8 <UART_SetConfig+0x18c>
 8005974:	4b89      	ldr	r3, [pc, #548]	; (8005b9c <UART_SetConfig+0x350>)
 8005976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005978:	220c      	movs	r2, #12
 800597a:	4013      	ands	r3, r2
 800597c:	2b0c      	cmp	r3, #12
 800597e:	d01d      	beq.n	80059bc <UART_SetConfig+0x170>
 8005980:	d823      	bhi.n	80059ca <UART_SetConfig+0x17e>
 8005982:	2b08      	cmp	r3, #8
 8005984:	d00c      	beq.n	80059a0 <UART_SetConfig+0x154>
 8005986:	d820      	bhi.n	80059ca <UART_SetConfig+0x17e>
 8005988:	2b00      	cmp	r3, #0
 800598a:	d002      	beq.n	8005992 <UART_SetConfig+0x146>
 800598c:	2b04      	cmp	r3, #4
 800598e:	d00e      	beq.n	80059ae <UART_SetConfig+0x162>
 8005990:	e01b      	b.n	80059ca <UART_SetConfig+0x17e>
 8005992:	231b      	movs	r3, #27
 8005994:	2220      	movs	r2, #32
 8005996:	189b      	adds	r3, r3, r2
 8005998:	19db      	adds	r3, r3, r7
 800599a:	2200      	movs	r2, #0
 800599c:	701a      	strb	r2, [r3, #0]
 800599e:	e11d      	b.n	8005bdc <UART_SetConfig+0x390>
 80059a0:	231b      	movs	r3, #27
 80059a2:	2220      	movs	r2, #32
 80059a4:	189b      	adds	r3, r3, r2
 80059a6:	19db      	adds	r3, r3, r7
 80059a8:	2202      	movs	r2, #2
 80059aa:	701a      	strb	r2, [r3, #0]
 80059ac:	e116      	b.n	8005bdc <UART_SetConfig+0x390>
 80059ae:	231b      	movs	r3, #27
 80059b0:	2220      	movs	r2, #32
 80059b2:	189b      	adds	r3, r3, r2
 80059b4:	19db      	adds	r3, r3, r7
 80059b6:	2204      	movs	r2, #4
 80059b8:	701a      	strb	r2, [r3, #0]
 80059ba:	e10f      	b.n	8005bdc <UART_SetConfig+0x390>
 80059bc:	231b      	movs	r3, #27
 80059be:	2220      	movs	r2, #32
 80059c0:	189b      	adds	r3, r3, r2
 80059c2:	19db      	adds	r3, r3, r7
 80059c4:	2208      	movs	r2, #8
 80059c6:	701a      	strb	r2, [r3, #0]
 80059c8:	e108      	b.n	8005bdc <UART_SetConfig+0x390>
 80059ca:	231b      	movs	r3, #27
 80059cc:	2220      	movs	r2, #32
 80059ce:	189b      	adds	r3, r3, r2
 80059d0:	19db      	adds	r3, r3, r7
 80059d2:	2210      	movs	r2, #16
 80059d4:	701a      	strb	r2, [r3, #0]
 80059d6:	e101      	b.n	8005bdc <UART_SetConfig+0x390>
 80059d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a71      	ldr	r2, [pc, #452]	; (8005ba4 <UART_SetConfig+0x358>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d131      	bne.n	8005a46 <UART_SetConfig+0x1fa>
 80059e2:	4b6e      	ldr	r3, [pc, #440]	; (8005b9c <UART_SetConfig+0x350>)
 80059e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059e6:	2230      	movs	r2, #48	; 0x30
 80059e8:	4013      	ands	r3, r2
 80059ea:	2b30      	cmp	r3, #48	; 0x30
 80059ec:	d01d      	beq.n	8005a2a <UART_SetConfig+0x1de>
 80059ee:	d823      	bhi.n	8005a38 <UART_SetConfig+0x1ec>
 80059f0:	2b20      	cmp	r3, #32
 80059f2:	d00c      	beq.n	8005a0e <UART_SetConfig+0x1c2>
 80059f4:	d820      	bhi.n	8005a38 <UART_SetConfig+0x1ec>
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d002      	beq.n	8005a00 <UART_SetConfig+0x1b4>
 80059fa:	2b10      	cmp	r3, #16
 80059fc:	d00e      	beq.n	8005a1c <UART_SetConfig+0x1d0>
 80059fe:	e01b      	b.n	8005a38 <UART_SetConfig+0x1ec>
 8005a00:	231b      	movs	r3, #27
 8005a02:	2220      	movs	r2, #32
 8005a04:	189b      	adds	r3, r3, r2
 8005a06:	19db      	adds	r3, r3, r7
 8005a08:	2200      	movs	r2, #0
 8005a0a:	701a      	strb	r2, [r3, #0]
 8005a0c:	e0e6      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a0e:	231b      	movs	r3, #27
 8005a10:	2220      	movs	r2, #32
 8005a12:	189b      	adds	r3, r3, r2
 8005a14:	19db      	adds	r3, r3, r7
 8005a16:	2202      	movs	r2, #2
 8005a18:	701a      	strb	r2, [r3, #0]
 8005a1a:	e0df      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a1c:	231b      	movs	r3, #27
 8005a1e:	2220      	movs	r2, #32
 8005a20:	189b      	adds	r3, r3, r2
 8005a22:	19db      	adds	r3, r3, r7
 8005a24:	2204      	movs	r2, #4
 8005a26:	701a      	strb	r2, [r3, #0]
 8005a28:	e0d8      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a2a:	231b      	movs	r3, #27
 8005a2c:	2220      	movs	r2, #32
 8005a2e:	189b      	adds	r3, r3, r2
 8005a30:	19db      	adds	r3, r3, r7
 8005a32:	2208      	movs	r2, #8
 8005a34:	701a      	strb	r2, [r3, #0]
 8005a36:	e0d1      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a38:	231b      	movs	r3, #27
 8005a3a:	2220      	movs	r2, #32
 8005a3c:	189b      	adds	r3, r3, r2
 8005a3e:	19db      	adds	r3, r3, r7
 8005a40:	2210      	movs	r2, #16
 8005a42:	701a      	strb	r2, [r3, #0]
 8005a44:	e0ca      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a57      	ldr	r2, [pc, #348]	; (8005ba8 <UART_SetConfig+0x35c>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d106      	bne.n	8005a5e <UART_SetConfig+0x212>
 8005a50:	231b      	movs	r3, #27
 8005a52:	2220      	movs	r2, #32
 8005a54:	189b      	adds	r3, r3, r2
 8005a56:	19db      	adds	r3, r3, r7
 8005a58:	2200      	movs	r2, #0
 8005a5a:	701a      	strb	r2, [r3, #0]
 8005a5c:	e0be      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a52      	ldr	r2, [pc, #328]	; (8005bac <UART_SetConfig+0x360>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d106      	bne.n	8005a76 <UART_SetConfig+0x22a>
 8005a68:	231b      	movs	r3, #27
 8005a6a:	2220      	movs	r2, #32
 8005a6c:	189b      	adds	r3, r3, r2
 8005a6e:	19db      	adds	r3, r3, r7
 8005a70:	2200      	movs	r2, #0
 8005a72:	701a      	strb	r2, [r3, #0]
 8005a74:	e0b2      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a4d      	ldr	r2, [pc, #308]	; (8005bb0 <UART_SetConfig+0x364>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d106      	bne.n	8005a8e <UART_SetConfig+0x242>
 8005a80:	231b      	movs	r3, #27
 8005a82:	2220      	movs	r2, #32
 8005a84:	189b      	adds	r3, r3, r2
 8005a86:	19db      	adds	r3, r3, r7
 8005a88:	2200      	movs	r2, #0
 8005a8a:	701a      	strb	r2, [r3, #0]
 8005a8c:	e0a6      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a3e      	ldr	r2, [pc, #248]	; (8005b8c <UART_SetConfig+0x340>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d13e      	bne.n	8005b16 <UART_SetConfig+0x2ca>
 8005a98:	4b40      	ldr	r3, [pc, #256]	; (8005b9c <UART_SetConfig+0x350>)
 8005a9a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a9c:	23c0      	movs	r3, #192	; 0xc0
 8005a9e:	011b      	lsls	r3, r3, #4
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	22c0      	movs	r2, #192	; 0xc0
 8005aa4:	0112      	lsls	r2, r2, #4
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d027      	beq.n	8005afa <UART_SetConfig+0x2ae>
 8005aaa:	22c0      	movs	r2, #192	; 0xc0
 8005aac:	0112      	lsls	r2, r2, #4
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d82a      	bhi.n	8005b08 <UART_SetConfig+0x2bc>
 8005ab2:	2280      	movs	r2, #128	; 0x80
 8005ab4:	0112      	lsls	r2, r2, #4
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d011      	beq.n	8005ade <UART_SetConfig+0x292>
 8005aba:	2280      	movs	r2, #128	; 0x80
 8005abc:	0112      	lsls	r2, r2, #4
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d822      	bhi.n	8005b08 <UART_SetConfig+0x2bc>
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d004      	beq.n	8005ad0 <UART_SetConfig+0x284>
 8005ac6:	2280      	movs	r2, #128	; 0x80
 8005ac8:	00d2      	lsls	r2, r2, #3
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d00e      	beq.n	8005aec <UART_SetConfig+0x2a0>
 8005ace:	e01b      	b.n	8005b08 <UART_SetConfig+0x2bc>
 8005ad0:	231b      	movs	r3, #27
 8005ad2:	2220      	movs	r2, #32
 8005ad4:	189b      	adds	r3, r3, r2
 8005ad6:	19db      	adds	r3, r3, r7
 8005ad8:	2200      	movs	r2, #0
 8005ada:	701a      	strb	r2, [r3, #0]
 8005adc:	e07e      	b.n	8005bdc <UART_SetConfig+0x390>
 8005ade:	231b      	movs	r3, #27
 8005ae0:	2220      	movs	r2, #32
 8005ae2:	189b      	adds	r3, r3, r2
 8005ae4:	19db      	adds	r3, r3, r7
 8005ae6:	2202      	movs	r2, #2
 8005ae8:	701a      	strb	r2, [r3, #0]
 8005aea:	e077      	b.n	8005bdc <UART_SetConfig+0x390>
 8005aec:	231b      	movs	r3, #27
 8005aee:	2220      	movs	r2, #32
 8005af0:	189b      	adds	r3, r3, r2
 8005af2:	19db      	adds	r3, r3, r7
 8005af4:	2204      	movs	r2, #4
 8005af6:	701a      	strb	r2, [r3, #0]
 8005af8:	e070      	b.n	8005bdc <UART_SetConfig+0x390>
 8005afa:	231b      	movs	r3, #27
 8005afc:	2220      	movs	r2, #32
 8005afe:	189b      	adds	r3, r3, r2
 8005b00:	19db      	adds	r3, r3, r7
 8005b02:	2208      	movs	r2, #8
 8005b04:	701a      	strb	r2, [r3, #0]
 8005b06:	e069      	b.n	8005bdc <UART_SetConfig+0x390>
 8005b08:	231b      	movs	r3, #27
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	189b      	adds	r3, r3, r2
 8005b0e:	19db      	adds	r3, r3, r7
 8005b10:	2210      	movs	r2, #16
 8005b12:	701a      	strb	r2, [r3, #0]
 8005b14:	e062      	b.n	8005bdc <UART_SetConfig+0x390>
 8005b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a1d      	ldr	r2, [pc, #116]	; (8005b90 <UART_SetConfig+0x344>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d157      	bne.n	8005bd0 <UART_SetConfig+0x384>
 8005b20:	4b1e      	ldr	r3, [pc, #120]	; (8005b9c <UART_SetConfig+0x350>)
 8005b22:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b24:	23c0      	movs	r3, #192	; 0xc0
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	4013      	ands	r3, r2
 8005b2a:	22c0      	movs	r2, #192	; 0xc0
 8005b2c:	0092      	lsls	r2, r2, #2
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d040      	beq.n	8005bb4 <UART_SetConfig+0x368>
 8005b32:	22c0      	movs	r2, #192	; 0xc0
 8005b34:	0092      	lsls	r2, r2, #2
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d843      	bhi.n	8005bc2 <UART_SetConfig+0x376>
 8005b3a:	2280      	movs	r2, #128	; 0x80
 8005b3c:	0092      	lsls	r2, r2, #2
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d011      	beq.n	8005b66 <UART_SetConfig+0x31a>
 8005b42:	2280      	movs	r2, #128	; 0x80
 8005b44:	0092      	lsls	r2, r2, #2
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d83b      	bhi.n	8005bc2 <UART_SetConfig+0x376>
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d004      	beq.n	8005b58 <UART_SetConfig+0x30c>
 8005b4e:	2280      	movs	r2, #128	; 0x80
 8005b50:	0052      	lsls	r2, r2, #1
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d00e      	beq.n	8005b74 <UART_SetConfig+0x328>
 8005b56:	e034      	b.n	8005bc2 <UART_SetConfig+0x376>
 8005b58:	231b      	movs	r3, #27
 8005b5a:	2220      	movs	r2, #32
 8005b5c:	189b      	adds	r3, r3, r2
 8005b5e:	19db      	adds	r3, r3, r7
 8005b60:	2200      	movs	r2, #0
 8005b62:	701a      	strb	r2, [r3, #0]
 8005b64:	e03a      	b.n	8005bdc <UART_SetConfig+0x390>
 8005b66:	231b      	movs	r3, #27
 8005b68:	2220      	movs	r2, #32
 8005b6a:	189b      	adds	r3, r3, r2
 8005b6c:	19db      	adds	r3, r3, r7
 8005b6e:	2202      	movs	r2, #2
 8005b70:	701a      	strb	r2, [r3, #0]
 8005b72:	e033      	b.n	8005bdc <UART_SetConfig+0x390>
 8005b74:	231b      	movs	r3, #27
 8005b76:	2220      	movs	r2, #32
 8005b78:	189b      	adds	r3, r3, r2
 8005b7a:	19db      	adds	r3, r3, r7
 8005b7c:	2204      	movs	r2, #4
 8005b7e:	701a      	strb	r2, [r3, #0]
 8005b80:	e02c      	b.n	8005bdc <UART_SetConfig+0x390>
 8005b82:	46c0      	nop			; (mov r8, r8)
 8005b84:	cfff69f3 	.word	0xcfff69f3
 8005b88:	ffffcfff 	.word	0xffffcfff
 8005b8c:	40008000 	.word	0x40008000
 8005b90:	40008400 	.word	0x40008400
 8005b94:	11fff4ff 	.word	0x11fff4ff
 8005b98:	40013800 	.word	0x40013800
 8005b9c:	40021000 	.word	0x40021000
 8005ba0:	40004400 	.word	0x40004400
 8005ba4:	40004800 	.word	0x40004800
 8005ba8:	40004c00 	.word	0x40004c00
 8005bac:	40005000 	.word	0x40005000
 8005bb0:	40013c00 	.word	0x40013c00
 8005bb4:	231b      	movs	r3, #27
 8005bb6:	2220      	movs	r2, #32
 8005bb8:	189b      	adds	r3, r3, r2
 8005bba:	19db      	adds	r3, r3, r7
 8005bbc:	2208      	movs	r2, #8
 8005bbe:	701a      	strb	r2, [r3, #0]
 8005bc0:	e00c      	b.n	8005bdc <UART_SetConfig+0x390>
 8005bc2:	231b      	movs	r3, #27
 8005bc4:	2220      	movs	r2, #32
 8005bc6:	189b      	adds	r3, r3, r2
 8005bc8:	19db      	adds	r3, r3, r7
 8005bca:	2210      	movs	r2, #16
 8005bcc:	701a      	strb	r2, [r3, #0]
 8005bce:	e005      	b.n	8005bdc <UART_SetConfig+0x390>
 8005bd0:	231b      	movs	r3, #27
 8005bd2:	2220      	movs	r2, #32
 8005bd4:	189b      	adds	r3, r3, r2
 8005bd6:	19db      	adds	r3, r3, r7
 8005bd8:	2210      	movs	r2, #16
 8005bda:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4ac1      	ldr	r2, [pc, #772]	; (8005ee8 <UART_SetConfig+0x69c>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d005      	beq.n	8005bf2 <UART_SetConfig+0x3a6>
 8005be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4ac0      	ldr	r2, [pc, #768]	; (8005eec <UART_SetConfig+0x6a0>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d000      	beq.n	8005bf2 <UART_SetConfig+0x3a6>
 8005bf0:	e093      	b.n	8005d1a <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005bf2:	231b      	movs	r3, #27
 8005bf4:	2220      	movs	r2, #32
 8005bf6:	189b      	adds	r3, r3, r2
 8005bf8:	19db      	adds	r3, r3, r7
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	2b08      	cmp	r3, #8
 8005bfe:	d015      	beq.n	8005c2c <UART_SetConfig+0x3e0>
 8005c00:	dc18      	bgt.n	8005c34 <UART_SetConfig+0x3e8>
 8005c02:	2b04      	cmp	r3, #4
 8005c04:	d00d      	beq.n	8005c22 <UART_SetConfig+0x3d6>
 8005c06:	dc15      	bgt.n	8005c34 <UART_SetConfig+0x3e8>
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d002      	beq.n	8005c12 <UART_SetConfig+0x3c6>
 8005c0c:	2b02      	cmp	r3, #2
 8005c0e:	d005      	beq.n	8005c1c <UART_SetConfig+0x3d0>
 8005c10:	e010      	b.n	8005c34 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c12:	f7fd fa5d 	bl	80030d0 <HAL_RCC_GetPCLK1Freq>
 8005c16:	0003      	movs	r3, r0
 8005c18:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005c1a:	e014      	b.n	8005c46 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c1c:	4bb4      	ldr	r3, [pc, #720]	; (8005ef0 <UART_SetConfig+0x6a4>)
 8005c1e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005c20:	e011      	b.n	8005c46 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c22:	f7fd f9c9 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8005c26:	0003      	movs	r3, r0
 8005c28:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005c2a:	e00c      	b.n	8005c46 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c2c:	2380      	movs	r3, #128	; 0x80
 8005c2e:	021b      	lsls	r3, r3, #8
 8005c30:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005c32:	e008      	b.n	8005c46 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8005c34:	2300      	movs	r3, #0
 8005c36:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005c38:	231a      	movs	r3, #26
 8005c3a:	2220      	movs	r2, #32
 8005c3c:	189b      	adds	r3, r3, r2
 8005c3e:	19db      	adds	r3, r3, r7
 8005c40:	2201      	movs	r2, #1
 8005c42:	701a      	strb	r2, [r3, #0]
        break;
 8005c44:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d100      	bne.n	8005c4e <UART_SetConfig+0x402>
 8005c4c:	e135      	b.n	8005eba <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c52:	4ba8      	ldr	r3, [pc, #672]	; (8005ef4 <UART_SetConfig+0x6a8>)
 8005c54:	0052      	lsls	r2, r2, #1
 8005c56:	5ad3      	ldrh	r3, [r2, r3]
 8005c58:	0019      	movs	r1, r3
 8005c5a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005c5c:	f7fa fa64 	bl	8000128 <__udivsi3>
 8005c60:	0003      	movs	r3, r0
 8005c62:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c66:	685a      	ldr	r2, [r3, #4]
 8005c68:	0013      	movs	r3, r2
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	189b      	adds	r3, r3, r2
 8005c6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d305      	bcc.n	8005c80 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005c7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d906      	bls.n	8005c8e <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8005c80:	231a      	movs	r3, #26
 8005c82:	2220      	movs	r2, #32
 8005c84:	189b      	adds	r3, r3, r2
 8005c86:	19db      	adds	r3, r3, r7
 8005c88:	2201      	movs	r2, #1
 8005c8a:	701a      	strb	r2, [r3, #0]
 8005c8c:	e044      	b.n	8005d18 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c90:	61bb      	str	r3, [r7, #24]
 8005c92:	2300      	movs	r3, #0
 8005c94:	61fb      	str	r3, [r7, #28]
 8005c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c9a:	4b96      	ldr	r3, [pc, #600]	; (8005ef4 <UART_SetConfig+0x6a8>)
 8005c9c:	0052      	lsls	r2, r2, #1
 8005c9e:	5ad3      	ldrh	r3, [r2, r3]
 8005ca0:	613b      	str	r3, [r7, #16]
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	617b      	str	r3, [r7, #20]
 8005ca6:	693a      	ldr	r2, [r7, #16]
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	69b8      	ldr	r0, [r7, #24]
 8005cac:	69f9      	ldr	r1, [r7, #28]
 8005cae:	f7fa fbb1 	bl	8000414 <__aeabi_uldivmod>
 8005cb2:	0002      	movs	r2, r0
 8005cb4:	000b      	movs	r3, r1
 8005cb6:	0e11      	lsrs	r1, r2, #24
 8005cb8:	021d      	lsls	r5, r3, #8
 8005cba:	430d      	orrs	r5, r1
 8005cbc:	0214      	lsls	r4, r2, #8
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	085b      	lsrs	r3, r3, #1
 8005cc4:	60bb      	str	r3, [r7, #8]
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	60fb      	str	r3, [r7, #12]
 8005cca:	68b8      	ldr	r0, [r7, #8]
 8005ccc:	68f9      	ldr	r1, [r7, #12]
 8005cce:	1900      	adds	r0, r0, r4
 8005cd0:	4169      	adcs	r1, r5
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	603b      	str	r3, [r7, #0]
 8005cd8:	2300      	movs	r3, #0
 8005cda:	607b      	str	r3, [r7, #4]
 8005cdc:	683a      	ldr	r2, [r7, #0]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f7fa fb98 	bl	8000414 <__aeabi_uldivmod>
 8005ce4:	0002      	movs	r2, r0
 8005ce6:	000b      	movs	r3, r1
 8005ce8:	0013      	movs	r3, r2
 8005cea:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005cec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cee:	23c0      	movs	r3, #192	; 0xc0
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d309      	bcc.n	8005d0a <UART_SetConfig+0x4be>
 8005cf6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cf8:	2380      	movs	r3, #128	; 0x80
 8005cfa:	035b      	lsls	r3, r3, #13
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d204      	bcs.n	8005d0a <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8005d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d06:	60da      	str	r2, [r3, #12]
 8005d08:	e006      	b.n	8005d18 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8005d0a:	231a      	movs	r3, #26
 8005d0c:	2220      	movs	r2, #32
 8005d0e:	189b      	adds	r3, r3, r2
 8005d10:	19db      	adds	r3, r3, r7
 8005d12:	2201      	movs	r2, #1
 8005d14:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8005d16:	e0d0      	b.n	8005eba <UART_SetConfig+0x66e>
 8005d18:	e0cf      	b.n	8005eba <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d1c:	69da      	ldr	r2, [r3, #28]
 8005d1e:	2380      	movs	r3, #128	; 0x80
 8005d20:	021b      	lsls	r3, r3, #8
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d000      	beq.n	8005d28 <UART_SetConfig+0x4dc>
 8005d26:	e070      	b.n	8005e0a <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8005d28:	231b      	movs	r3, #27
 8005d2a:	2220      	movs	r2, #32
 8005d2c:	189b      	adds	r3, r3, r2
 8005d2e:	19db      	adds	r3, r3, r7
 8005d30:	781b      	ldrb	r3, [r3, #0]
 8005d32:	2b08      	cmp	r3, #8
 8005d34:	d015      	beq.n	8005d62 <UART_SetConfig+0x516>
 8005d36:	dc18      	bgt.n	8005d6a <UART_SetConfig+0x51e>
 8005d38:	2b04      	cmp	r3, #4
 8005d3a:	d00d      	beq.n	8005d58 <UART_SetConfig+0x50c>
 8005d3c:	dc15      	bgt.n	8005d6a <UART_SetConfig+0x51e>
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d002      	beq.n	8005d48 <UART_SetConfig+0x4fc>
 8005d42:	2b02      	cmp	r3, #2
 8005d44:	d005      	beq.n	8005d52 <UART_SetConfig+0x506>
 8005d46:	e010      	b.n	8005d6a <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d48:	f7fd f9c2 	bl	80030d0 <HAL_RCC_GetPCLK1Freq>
 8005d4c:	0003      	movs	r3, r0
 8005d4e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005d50:	e014      	b.n	8005d7c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d52:	4b67      	ldr	r3, [pc, #412]	; (8005ef0 <UART_SetConfig+0x6a4>)
 8005d54:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005d56:	e011      	b.n	8005d7c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d58:	f7fd f92e 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8005d5c:	0003      	movs	r3, r0
 8005d5e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005d60:	e00c      	b.n	8005d7c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d62:	2380      	movs	r3, #128	; 0x80
 8005d64:	021b      	lsls	r3, r3, #8
 8005d66:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005d68:	e008      	b.n	8005d7c <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005d6e:	231a      	movs	r3, #26
 8005d70:	2220      	movs	r2, #32
 8005d72:	189b      	adds	r3, r3, r2
 8005d74:	19db      	adds	r3, r3, r7
 8005d76:	2201      	movs	r2, #1
 8005d78:	701a      	strb	r2, [r3, #0]
        break;
 8005d7a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d100      	bne.n	8005d84 <UART_SetConfig+0x538>
 8005d82:	e09a      	b.n	8005eba <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d88:	4b5a      	ldr	r3, [pc, #360]	; (8005ef4 <UART_SetConfig+0x6a8>)
 8005d8a:	0052      	lsls	r2, r2, #1
 8005d8c:	5ad3      	ldrh	r3, [r2, r3]
 8005d8e:	0019      	movs	r1, r3
 8005d90:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005d92:	f7fa f9c9 	bl	8000128 <__udivsi3>
 8005d96:	0003      	movs	r3, r0
 8005d98:	005a      	lsls	r2, r3, #1
 8005d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	085b      	lsrs	r3, r3, #1
 8005da0:	18d2      	adds	r2, r2, r3
 8005da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	0019      	movs	r1, r3
 8005da8:	0010      	movs	r0, r2
 8005daa:	f7fa f9bd 	bl	8000128 <__udivsi3>
 8005dae:	0003      	movs	r3, r0
 8005db0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005db4:	2b0f      	cmp	r3, #15
 8005db6:	d921      	bls.n	8005dfc <UART_SetConfig+0x5b0>
 8005db8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dba:	2380      	movs	r3, #128	; 0x80
 8005dbc:	025b      	lsls	r3, r3, #9
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d21c      	bcs.n	8005dfc <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dc4:	b29a      	uxth	r2, r3
 8005dc6:	200e      	movs	r0, #14
 8005dc8:	2420      	movs	r4, #32
 8005dca:	1903      	adds	r3, r0, r4
 8005dcc:	19db      	adds	r3, r3, r7
 8005dce:	210f      	movs	r1, #15
 8005dd0:	438a      	bics	r2, r1
 8005dd2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dd6:	085b      	lsrs	r3, r3, #1
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	2207      	movs	r2, #7
 8005ddc:	4013      	ands	r3, r2
 8005dde:	b299      	uxth	r1, r3
 8005de0:	1903      	adds	r3, r0, r4
 8005de2:	19db      	adds	r3, r3, r7
 8005de4:	1902      	adds	r2, r0, r4
 8005de6:	19d2      	adds	r2, r2, r7
 8005de8:	8812      	ldrh	r2, [r2, #0]
 8005dea:	430a      	orrs	r2, r1
 8005dec:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	1902      	adds	r2, r0, r4
 8005df4:	19d2      	adds	r2, r2, r7
 8005df6:	8812      	ldrh	r2, [r2, #0]
 8005df8:	60da      	str	r2, [r3, #12]
 8005dfa:	e05e      	b.n	8005eba <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8005dfc:	231a      	movs	r3, #26
 8005dfe:	2220      	movs	r2, #32
 8005e00:	189b      	adds	r3, r3, r2
 8005e02:	19db      	adds	r3, r3, r7
 8005e04:	2201      	movs	r2, #1
 8005e06:	701a      	strb	r2, [r3, #0]
 8005e08:	e057      	b.n	8005eba <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e0a:	231b      	movs	r3, #27
 8005e0c:	2220      	movs	r2, #32
 8005e0e:	189b      	adds	r3, r3, r2
 8005e10:	19db      	adds	r3, r3, r7
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	2b08      	cmp	r3, #8
 8005e16:	d015      	beq.n	8005e44 <UART_SetConfig+0x5f8>
 8005e18:	dc18      	bgt.n	8005e4c <UART_SetConfig+0x600>
 8005e1a:	2b04      	cmp	r3, #4
 8005e1c:	d00d      	beq.n	8005e3a <UART_SetConfig+0x5ee>
 8005e1e:	dc15      	bgt.n	8005e4c <UART_SetConfig+0x600>
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d002      	beq.n	8005e2a <UART_SetConfig+0x5de>
 8005e24:	2b02      	cmp	r3, #2
 8005e26:	d005      	beq.n	8005e34 <UART_SetConfig+0x5e8>
 8005e28:	e010      	b.n	8005e4c <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e2a:	f7fd f951 	bl	80030d0 <HAL_RCC_GetPCLK1Freq>
 8005e2e:	0003      	movs	r3, r0
 8005e30:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e32:	e014      	b.n	8005e5e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e34:	4b2e      	ldr	r3, [pc, #184]	; (8005ef0 <UART_SetConfig+0x6a4>)
 8005e36:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e38:	e011      	b.n	8005e5e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e3a:	f7fd f8bd 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8005e3e:	0003      	movs	r3, r0
 8005e40:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e42:	e00c      	b.n	8005e5e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e44:	2380      	movs	r3, #128	; 0x80
 8005e46:	021b      	lsls	r3, r3, #8
 8005e48:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e4a:	e008      	b.n	8005e5e <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005e50:	231a      	movs	r3, #26
 8005e52:	2220      	movs	r2, #32
 8005e54:	189b      	adds	r3, r3, r2
 8005e56:	19db      	adds	r3, r3, r7
 8005e58:	2201      	movs	r2, #1
 8005e5a:	701a      	strb	r2, [r3, #0]
        break;
 8005e5c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d02a      	beq.n	8005eba <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e68:	4b22      	ldr	r3, [pc, #136]	; (8005ef4 <UART_SetConfig+0x6a8>)
 8005e6a:	0052      	lsls	r2, r2, #1
 8005e6c:	5ad3      	ldrh	r3, [r2, r3]
 8005e6e:	0019      	movs	r1, r3
 8005e70:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005e72:	f7fa f959 	bl	8000128 <__udivsi3>
 8005e76:	0003      	movs	r3, r0
 8005e78:	001a      	movs	r2, r3
 8005e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	085b      	lsrs	r3, r3, #1
 8005e80:	18d2      	adds	r2, r2, r3
 8005e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	0019      	movs	r1, r3
 8005e88:	0010      	movs	r0, r2
 8005e8a:	f7fa f94d 	bl	8000128 <__udivsi3>
 8005e8e:	0003      	movs	r3, r0
 8005e90:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e94:	2b0f      	cmp	r3, #15
 8005e96:	d90a      	bls.n	8005eae <UART_SetConfig+0x662>
 8005e98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e9a:	2380      	movs	r3, #128	; 0x80
 8005e9c:	025b      	lsls	r3, r3, #9
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d205      	bcs.n	8005eae <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ea4:	b29a      	uxth	r2, r3
 8005ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	60da      	str	r2, [r3, #12]
 8005eac:	e005      	b.n	8005eba <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8005eae:	231a      	movs	r3, #26
 8005eb0:	2220      	movs	r2, #32
 8005eb2:	189b      	adds	r3, r3, r2
 8005eb4:	19db      	adds	r3, r3, r7
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ebc:	226a      	movs	r2, #106	; 0x6a
 8005ebe:	2101      	movs	r1, #1
 8005ec0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8005ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec4:	2268      	movs	r2, #104	; 0x68
 8005ec6:	2101      	movs	r1, #1
 8005ec8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ecc:	2200      	movs	r2, #0
 8005ece:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005ed6:	231a      	movs	r3, #26
 8005ed8:	2220      	movs	r2, #32
 8005eda:	189b      	adds	r3, r3, r2
 8005edc:	19db      	adds	r3, r3, r7
 8005ede:	781b      	ldrb	r3, [r3, #0]
}
 8005ee0:	0018      	movs	r0, r3
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	b010      	add	sp, #64	; 0x40
 8005ee6:	bdb0      	pop	{r4, r5, r7, pc}
 8005ee8:	40008000 	.word	0x40008000
 8005eec:	40008400 	.word	0x40008400
 8005ef0:	00f42400 	.word	0x00f42400
 8005ef4:	0800a52c 	.word	0x0800a52c

08005ef8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b082      	sub	sp, #8
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f04:	2208      	movs	r2, #8
 8005f06:	4013      	ands	r3, r2
 8005f08:	d00b      	beq.n	8005f22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	4a4a      	ldr	r2, [pc, #296]	; (800603c <UART_AdvFeatureConfig+0x144>)
 8005f12:	4013      	ands	r3, r2
 8005f14:	0019      	movs	r1, r3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	430a      	orrs	r2, r1
 8005f20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f26:	2201      	movs	r2, #1
 8005f28:	4013      	ands	r3, r2
 8005f2a:	d00b      	beq.n	8005f44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	4a43      	ldr	r2, [pc, #268]	; (8006040 <UART_AdvFeatureConfig+0x148>)
 8005f34:	4013      	ands	r3, r2
 8005f36:	0019      	movs	r1, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	430a      	orrs	r2, r1
 8005f42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f48:	2202      	movs	r2, #2
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	d00b      	beq.n	8005f66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	4a3b      	ldr	r2, [pc, #236]	; (8006044 <UART_AdvFeatureConfig+0x14c>)
 8005f56:	4013      	ands	r3, r2
 8005f58:	0019      	movs	r1, r3
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	430a      	orrs	r2, r1
 8005f64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f6a:	2204      	movs	r2, #4
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	d00b      	beq.n	8005f88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	4a34      	ldr	r2, [pc, #208]	; (8006048 <UART_AdvFeatureConfig+0x150>)
 8005f78:	4013      	ands	r3, r2
 8005f7a:	0019      	movs	r1, r3
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	430a      	orrs	r2, r1
 8005f86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f8c:	2210      	movs	r2, #16
 8005f8e:	4013      	ands	r3, r2
 8005f90:	d00b      	beq.n	8005faa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	4a2c      	ldr	r2, [pc, #176]	; (800604c <UART_AdvFeatureConfig+0x154>)
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	0019      	movs	r1, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	430a      	orrs	r2, r1
 8005fa8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fae:	2220      	movs	r2, #32
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	d00b      	beq.n	8005fcc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	4a25      	ldr	r2, [pc, #148]	; (8006050 <UART_AdvFeatureConfig+0x158>)
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	0019      	movs	r1, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	430a      	orrs	r2, r1
 8005fca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fd0:	2240      	movs	r2, #64	; 0x40
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	d01d      	beq.n	8006012 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	4a1d      	ldr	r2, [pc, #116]	; (8006054 <UART_AdvFeatureConfig+0x15c>)
 8005fde:	4013      	ands	r3, r2
 8005fe0:	0019      	movs	r1, r3
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	430a      	orrs	r2, r1
 8005fec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ff2:	2380      	movs	r3, #128	; 0x80
 8005ff4:	035b      	lsls	r3, r3, #13
 8005ff6:	429a      	cmp	r2, r3
 8005ff8:	d10b      	bne.n	8006012 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	4a15      	ldr	r2, [pc, #84]	; (8006058 <UART_AdvFeatureConfig+0x160>)
 8006002:	4013      	ands	r3, r2
 8006004:	0019      	movs	r1, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	430a      	orrs	r2, r1
 8006010:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006016:	2280      	movs	r2, #128	; 0x80
 8006018:	4013      	ands	r3, r2
 800601a:	d00b      	beq.n	8006034 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	4a0e      	ldr	r2, [pc, #56]	; (800605c <UART_AdvFeatureConfig+0x164>)
 8006024:	4013      	ands	r3, r2
 8006026:	0019      	movs	r1, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	430a      	orrs	r2, r1
 8006032:	605a      	str	r2, [r3, #4]
  }
}
 8006034:	46c0      	nop			; (mov r8, r8)
 8006036:	46bd      	mov	sp, r7
 8006038:	b002      	add	sp, #8
 800603a:	bd80      	pop	{r7, pc}
 800603c:	ffff7fff 	.word	0xffff7fff
 8006040:	fffdffff 	.word	0xfffdffff
 8006044:	fffeffff 	.word	0xfffeffff
 8006048:	fffbffff 	.word	0xfffbffff
 800604c:	ffffefff 	.word	0xffffefff
 8006050:	ffffdfff 	.word	0xffffdfff
 8006054:	ffefffff 	.word	0xffefffff
 8006058:	ff9fffff 	.word	0xff9fffff
 800605c:	fff7ffff 	.word	0xfff7ffff

08006060 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b092      	sub	sp, #72	; 0x48
 8006064:	af02      	add	r7, sp, #8
 8006066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2290      	movs	r2, #144	; 0x90
 800606c:	2100      	movs	r1, #0
 800606e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006070:	f7fb fe3c 	bl	8001cec <HAL_GetTick>
 8006074:	0003      	movs	r3, r0
 8006076:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2208      	movs	r2, #8
 8006080:	4013      	ands	r3, r2
 8006082:	2b08      	cmp	r3, #8
 8006084:	d12d      	bne.n	80060e2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006086:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006088:	2280      	movs	r2, #128	; 0x80
 800608a:	0391      	lsls	r1, r2, #14
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	4a47      	ldr	r2, [pc, #284]	; (80061ac <UART_CheckIdleState+0x14c>)
 8006090:	9200      	str	r2, [sp, #0]
 8006092:	2200      	movs	r2, #0
 8006094:	f000 f88e 	bl	80061b4 <UART_WaitOnFlagUntilTimeout>
 8006098:	1e03      	subs	r3, r0, #0
 800609a:	d022      	beq.n	80060e2 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800609c:	f3ef 8310 	mrs	r3, PRIMASK
 80060a0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80060a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80060a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80060a6:	2301      	movs	r3, #1
 80060a8:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060ac:	f383 8810 	msr	PRIMASK, r3
}
 80060b0:	46c0      	nop			; (mov r8, r8)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2180      	movs	r1, #128	; 0x80
 80060be:	438a      	bics	r2, r1
 80060c0:	601a      	str	r2, [r3, #0]
 80060c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060c8:	f383 8810 	msr	PRIMASK, r3
}
 80060cc:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2288      	movs	r2, #136	; 0x88
 80060d2:	2120      	movs	r1, #32
 80060d4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2284      	movs	r2, #132	; 0x84
 80060da:	2100      	movs	r1, #0
 80060dc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e060      	b.n	80061a4 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2204      	movs	r2, #4
 80060ea:	4013      	ands	r3, r2
 80060ec:	2b04      	cmp	r3, #4
 80060ee:	d146      	bne.n	800617e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060f2:	2280      	movs	r2, #128	; 0x80
 80060f4:	03d1      	lsls	r1, r2, #15
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	4a2c      	ldr	r2, [pc, #176]	; (80061ac <UART_CheckIdleState+0x14c>)
 80060fa:	9200      	str	r2, [sp, #0]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f000 f859 	bl	80061b4 <UART_WaitOnFlagUntilTimeout>
 8006102:	1e03      	subs	r3, r0, #0
 8006104:	d03b      	beq.n	800617e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006106:	f3ef 8310 	mrs	r3, PRIMASK
 800610a:	60fb      	str	r3, [r7, #12]
  return(result);
 800610c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800610e:	637b      	str	r3, [r7, #52]	; 0x34
 8006110:	2301      	movs	r3, #1
 8006112:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	f383 8810 	msr	PRIMASK, r3
}
 800611a:	46c0      	nop			; (mov r8, r8)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4922      	ldr	r1, [pc, #136]	; (80061b0 <UART_CheckIdleState+0x150>)
 8006128:	400a      	ands	r2, r1
 800612a:	601a      	str	r2, [r3, #0]
 800612c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800612e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	f383 8810 	msr	PRIMASK, r3
}
 8006136:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006138:	f3ef 8310 	mrs	r3, PRIMASK
 800613c:	61bb      	str	r3, [r7, #24]
  return(result);
 800613e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006140:	633b      	str	r3, [r7, #48]	; 0x30
 8006142:	2301      	movs	r3, #1
 8006144:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	f383 8810 	msr	PRIMASK, r3
}
 800614c:	46c0      	nop			; (mov r8, r8)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	689a      	ldr	r2, [r3, #8]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	2101      	movs	r1, #1
 800615a:	438a      	bics	r2, r1
 800615c:	609a      	str	r2, [r3, #8]
 800615e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006160:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006162:	6a3b      	ldr	r3, [r7, #32]
 8006164:	f383 8810 	msr	PRIMASK, r3
}
 8006168:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	228c      	movs	r2, #140	; 0x8c
 800616e:	2120      	movs	r1, #32
 8006170:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2284      	movs	r2, #132	; 0x84
 8006176:	2100      	movs	r1, #0
 8006178:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800617a:	2303      	movs	r3, #3
 800617c:	e012      	b.n	80061a4 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2288      	movs	r2, #136	; 0x88
 8006182:	2120      	movs	r1, #32
 8006184:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	228c      	movs	r2, #140	; 0x8c
 800618a:	2120      	movs	r1, #32
 800618c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2284      	movs	r2, #132	; 0x84
 800619e:	2100      	movs	r1, #0
 80061a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	0018      	movs	r0, r3
 80061a6:	46bd      	mov	sp, r7
 80061a8:	b010      	add	sp, #64	; 0x40
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	01ffffff 	.word	0x01ffffff
 80061b0:	fffffedf 	.word	0xfffffedf

080061b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	603b      	str	r3, [r7, #0]
 80061c0:	1dfb      	adds	r3, r7, #7
 80061c2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061c4:	e051      	b.n	800626a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061c6:	69bb      	ldr	r3, [r7, #24]
 80061c8:	3301      	adds	r3, #1
 80061ca:	d04e      	beq.n	800626a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061cc:	f7fb fd8e 	bl	8001cec <HAL_GetTick>
 80061d0:	0002      	movs	r2, r0
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	69ba      	ldr	r2, [r7, #24]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d302      	bcc.n	80061e2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d101      	bne.n	80061e6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80061e2:	2303      	movs	r3, #3
 80061e4:	e051      	b.n	800628a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	2204      	movs	r2, #4
 80061ee:	4013      	ands	r3, r2
 80061f0:	d03b      	beq.n	800626a <UART_WaitOnFlagUntilTimeout+0xb6>
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	2b80      	cmp	r3, #128	; 0x80
 80061f6:	d038      	beq.n	800626a <UART_WaitOnFlagUntilTimeout+0xb6>
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	2b40      	cmp	r3, #64	; 0x40
 80061fc:	d035      	beq.n	800626a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	69db      	ldr	r3, [r3, #28]
 8006204:	2208      	movs	r2, #8
 8006206:	4013      	ands	r3, r2
 8006208:	2b08      	cmp	r3, #8
 800620a:	d111      	bne.n	8006230 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2208      	movs	r2, #8
 8006212:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	0018      	movs	r0, r3
 8006218:	f000 f960 	bl	80064dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2290      	movs	r2, #144	; 0x90
 8006220:	2108      	movs	r1, #8
 8006222:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2284      	movs	r2, #132	; 0x84
 8006228:	2100      	movs	r1, #0
 800622a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e02c      	b.n	800628a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	69da      	ldr	r2, [r3, #28]
 8006236:	2380      	movs	r3, #128	; 0x80
 8006238:	011b      	lsls	r3, r3, #4
 800623a:	401a      	ands	r2, r3
 800623c:	2380      	movs	r3, #128	; 0x80
 800623e:	011b      	lsls	r3, r3, #4
 8006240:	429a      	cmp	r2, r3
 8006242:	d112      	bne.n	800626a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2280      	movs	r2, #128	; 0x80
 800624a:	0112      	lsls	r2, r2, #4
 800624c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	0018      	movs	r0, r3
 8006252:	f000 f943 	bl	80064dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2290      	movs	r2, #144	; 0x90
 800625a:	2120      	movs	r1, #32
 800625c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2284      	movs	r2, #132	; 0x84
 8006262:	2100      	movs	r1, #0
 8006264:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006266:	2303      	movs	r3, #3
 8006268:	e00f      	b.n	800628a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	69db      	ldr	r3, [r3, #28]
 8006270:	68ba      	ldr	r2, [r7, #8]
 8006272:	4013      	ands	r3, r2
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	425a      	negs	r2, r3
 800627a:	4153      	adcs	r3, r2
 800627c:	b2db      	uxtb	r3, r3
 800627e:	001a      	movs	r2, r3
 8006280:	1dfb      	adds	r3, r7, #7
 8006282:	781b      	ldrb	r3, [r3, #0]
 8006284:	429a      	cmp	r2, r3
 8006286:	d09e      	beq.n	80061c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	0018      	movs	r0, r3
 800628c:	46bd      	mov	sp, r7
 800628e:	b004      	add	sp, #16
 8006290:	bd80      	pop	{r7, pc}
	...

08006294 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b098      	sub	sp, #96	; 0x60
 8006298:	af00      	add	r7, sp, #0
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	60b9      	str	r1, [r7, #8]
 800629e:	1dbb      	adds	r3, r7, #6
 80062a0:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	1dba      	adds	r2, r7, #6
 80062ac:	215c      	movs	r1, #92	; 0x5c
 80062ae:	8812      	ldrh	r2, [r2, #0]
 80062b0:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	1dba      	adds	r2, r7, #6
 80062b6:	215e      	movs	r1, #94	; 0x5e
 80062b8:	8812      	ldrh	r2, [r2, #0]
 80062ba:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2200      	movs	r2, #0
 80062c0:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	689a      	ldr	r2, [r3, #8]
 80062c6:	2380      	movs	r3, #128	; 0x80
 80062c8:	015b      	lsls	r3, r3, #5
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d10d      	bne.n	80062ea <UART_Start_Receive_IT+0x56>
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	691b      	ldr	r3, [r3, #16]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d104      	bne.n	80062e0 <UART_Start_Receive_IT+0x4c>
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2260      	movs	r2, #96	; 0x60
 80062da:	497b      	ldr	r1, [pc, #492]	; (80064c8 <UART_Start_Receive_IT+0x234>)
 80062dc:	5299      	strh	r1, [r3, r2]
 80062de:	e02e      	b.n	800633e <UART_Start_Receive_IT+0xaa>
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2260      	movs	r2, #96	; 0x60
 80062e4:	21ff      	movs	r1, #255	; 0xff
 80062e6:	5299      	strh	r1, [r3, r2]
 80062e8:	e029      	b.n	800633e <UART_Start_Receive_IT+0xaa>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10d      	bne.n	800630e <UART_Start_Receive_IT+0x7a>
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d104      	bne.n	8006304 <UART_Start_Receive_IT+0x70>
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2260      	movs	r2, #96	; 0x60
 80062fe:	21ff      	movs	r1, #255	; 0xff
 8006300:	5299      	strh	r1, [r3, r2]
 8006302:	e01c      	b.n	800633e <UART_Start_Receive_IT+0xaa>
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2260      	movs	r2, #96	; 0x60
 8006308:	217f      	movs	r1, #127	; 0x7f
 800630a:	5299      	strh	r1, [r3, r2]
 800630c:	e017      	b.n	800633e <UART_Start_Receive_IT+0xaa>
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	689a      	ldr	r2, [r3, #8]
 8006312:	2380      	movs	r3, #128	; 0x80
 8006314:	055b      	lsls	r3, r3, #21
 8006316:	429a      	cmp	r2, r3
 8006318:	d10d      	bne.n	8006336 <UART_Start_Receive_IT+0xa2>
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d104      	bne.n	800632c <UART_Start_Receive_IT+0x98>
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2260      	movs	r2, #96	; 0x60
 8006326:	217f      	movs	r1, #127	; 0x7f
 8006328:	5299      	strh	r1, [r3, r2]
 800632a:	e008      	b.n	800633e <UART_Start_Receive_IT+0xaa>
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2260      	movs	r2, #96	; 0x60
 8006330:	213f      	movs	r1, #63	; 0x3f
 8006332:	5299      	strh	r1, [r3, r2]
 8006334:	e003      	b.n	800633e <UART_Start_Receive_IT+0xaa>
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2260      	movs	r2, #96	; 0x60
 800633a:	2100      	movs	r1, #0
 800633c:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2290      	movs	r2, #144	; 0x90
 8006342:	2100      	movs	r1, #0
 8006344:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	228c      	movs	r2, #140	; 0x8c
 800634a:	2122      	movs	r1, #34	; 0x22
 800634c:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800634e:	f3ef 8310 	mrs	r3, PRIMASK
 8006352:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8006354:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006356:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006358:	2301      	movs	r3, #1
 800635a:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800635c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800635e:	f383 8810 	msr	PRIMASK, r3
}
 8006362:	46c0      	nop			; (mov r8, r8)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	689a      	ldr	r2, [r3, #8]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2101      	movs	r1, #1
 8006370:	430a      	orrs	r2, r1
 8006372:	609a      	str	r2, [r3, #8]
 8006374:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006376:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006378:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800637a:	f383 8810 	msr	PRIMASK, r3
}
 800637e:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8006384:	2380      	movs	r3, #128	; 0x80
 8006386:	059b      	lsls	r3, r3, #22
 8006388:	429a      	cmp	r2, r3
 800638a:	d150      	bne.n	800642e <UART_Start_Receive_IT+0x19a>
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2268      	movs	r2, #104	; 0x68
 8006390:	5a9b      	ldrh	r3, [r3, r2]
 8006392:	1dba      	adds	r2, r7, #6
 8006394:	8812      	ldrh	r2, [r2, #0]
 8006396:	429a      	cmp	r2, r3
 8006398:	d349      	bcc.n	800642e <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	689a      	ldr	r2, [r3, #8]
 800639e:	2380      	movs	r3, #128	; 0x80
 80063a0:	015b      	lsls	r3, r3, #5
 80063a2:	429a      	cmp	r2, r3
 80063a4:	d107      	bne.n	80063b6 <UART_Start_Receive_IT+0x122>
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d103      	bne.n	80063b6 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	4a46      	ldr	r2, [pc, #280]	; (80064cc <UART_Start_Receive_IT+0x238>)
 80063b2:	675a      	str	r2, [r3, #116]	; 0x74
 80063b4:	e002      	b.n	80063bc <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	4a45      	ldr	r2, [pc, #276]	; (80064d0 <UART_Start_Receive_IT+0x23c>)
 80063ba:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	691b      	ldr	r3, [r3, #16]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d019      	beq.n	80063f8 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063c4:	f3ef 8310 	mrs	r3, PRIMASK
 80063c8:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80063ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80063ce:	2301      	movs	r3, #1
 80063d0:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063d4:	f383 8810 	msr	PRIMASK, r3
}
 80063d8:	46c0      	nop			; (mov r8, r8)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2180      	movs	r1, #128	; 0x80
 80063e6:	0049      	lsls	r1, r1, #1
 80063e8:	430a      	orrs	r2, r1
 80063ea:	601a      	str	r2, [r3, #0]
 80063ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80063ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063f2:	f383 8810 	msr	PRIMASK, r3
}
 80063f6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063f8:	f3ef 8310 	mrs	r3, PRIMASK
 80063fc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80063fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006400:	657b      	str	r3, [r7, #84]	; 0x54
 8006402:	2301      	movs	r3, #1
 8006404:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006408:	f383 8810 	msr	PRIMASK, r3
}
 800640c:	46c0      	nop			; (mov r8, r8)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	689a      	ldr	r2, [r3, #8]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2180      	movs	r1, #128	; 0x80
 800641a:	0549      	lsls	r1, r1, #21
 800641c:	430a      	orrs	r2, r1
 800641e:	609a      	str	r2, [r3, #8]
 8006420:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006422:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006426:	f383 8810 	msr	PRIMASK, r3
}
 800642a:	46c0      	nop			; (mov r8, r8)
 800642c:	e047      	b.n	80064be <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	689a      	ldr	r2, [r3, #8]
 8006432:	2380      	movs	r3, #128	; 0x80
 8006434:	015b      	lsls	r3, r3, #5
 8006436:	429a      	cmp	r2, r3
 8006438:	d107      	bne.n	800644a <UART_Start_Receive_IT+0x1b6>
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	691b      	ldr	r3, [r3, #16]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d103      	bne.n	800644a <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	4a23      	ldr	r2, [pc, #140]	; (80064d4 <UART_Start_Receive_IT+0x240>)
 8006446:	675a      	str	r2, [r3, #116]	; 0x74
 8006448:	e002      	b.n	8006450 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	4a22      	ldr	r2, [pc, #136]	; (80064d8 <UART_Start_Receive_IT+0x244>)
 800644e:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	691b      	ldr	r3, [r3, #16]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d019      	beq.n	800648c <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006458:	f3ef 8310 	mrs	r3, PRIMASK
 800645c:	61fb      	str	r3, [r7, #28]
  return(result);
 800645e:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006460:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006462:	2301      	movs	r3, #1
 8006464:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006466:	6a3b      	ldr	r3, [r7, #32]
 8006468:	f383 8810 	msr	PRIMASK, r3
}
 800646c:	46c0      	nop			; (mov r8, r8)
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	2190      	movs	r1, #144	; 0x90
 800647a:	0049      	lsls	r1, r1, #1
 800647c:	430a      	orrs	r2, r1
 800647e:	601a      	str	r2, [r3, #0]
 8006480:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006482:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006486:	f383 8810 	msr	PRIMASK, r3
}
 800648a:	e018      	b.n	80064be <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800648c:	f3ef 8310 	mrs	r3, PRIMASK
 8006490:	613b      	str	r3, [r7, #16]
  return(result);
 8006492:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006494:	653b      	str	r3, [r7, #80]	; 0x50
 8006496:	2301      	movs	r3, #1
 8006498:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	f383 8810 	msr	PRIMASK, r3
}
 80064a0:	46c0      	nop			; (mov r8, r8)
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	2120      	movs	r1, #32
 80064ae:	430a      	orrs	r2, r1
 80064b0:	601a      	str	r2, [r3, #0]
 80064b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064b4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	f383 8810 	msr	PRIMASK, r3
}
 80064bc:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 80064be:	2300      	movs	r3, #0
}
 80064c0:	0018      	movs	r0, r3
 80064c2:	46bd      	mov	sp, r7
 80064c4:	b018      	add	sp, #96	; 0x60
 80064c6:	bd80      	pop	{r7, pc}
 80064c8:	000001ff 	.word	0x000001ff
 80064cc:	08006d25 	.word	0x08006d25
 80064d0:	080069d9 	.word	0x080069d9
 80064d4:	08006805 	.word	0x08006805
 80064d8:	08006631 	.word	0x08006631

080064dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b08e      	sub	sp, #56	; 0x38
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064e4:	f3ef 8310 	mrs	r3, PRIMASK
 80064e8:	617b      	str	r3, [r7, #20]
  return(result);
 80064ea:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80064ec:	637b      	str	r3, [r7, #52]	; 0x34
 80064ee:	2301      	movs	r3, #1
 80064f0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	f383 8810 	msr	PRIMASK, r3
}
 80064f8:	46c0      	nop			; (mov r8, r8)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4926      	ldr	r1, [pc, #152]	; (80065a0 <UART_EndRxTransfer+0xc4>)
 8006506:	400a      	ands	r2, r1
 8006508:	601a      	str	r2, [r3, #0]
 800650a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800650c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800650e:	69fb      	ldr	r3, [r7, #28]
 8006510:	f383 8810 	msr	PRIMASK, r3
}
 8006514:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006516:	f3ef 8310 	mrs	r3, PRIMASK
 800651a:	623b      	str	r3, [r7, #32]
  return(result);
 800651c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800651e:	633b      	str	r3, [r7, #48]	; 0x30
 8006520:	2301      	movs	r3, #1
 8006522:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006526:	f383 8810 	msr	PRIMASK, r3
}
 800652a:	46c0      	nop			; (mov r8, r8)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	689a      	ldr	r2, [r3, #8]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	491b      	ldr	r1, [pc, #108]	; (80065a4 <UART_EndRxTransfer+0xc8>)
 8006538:	400a      	ands	r2, r1
 800653a:	609a      	str	r2, [r3, #8]
 800653c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800653e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006542:	f383 8810 	msr	PRIMASK, r3
}
 8006546:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800654c:	2b01      	cmp	r3, #1
 800654e:	d118      	bne.n	8006582 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006550:	f3ef 8310 	mrs	r3, PRIMASK
 8006554:	60bb      	str	r3, [r7, #8]
  return(result);
 8006556:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006558:	62fb      	str	r3, [r7, #44]	; 0x2c
 800655a:	2301      	movs	r3, #1
 800655c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f383 8810 	msr	PRIMASK, r3
}
 8006564:	46c0      	nop			; (mov r8, r8)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	2110      	movs	r1, #16
 8006572:	438a      	bics	r2, r1
 8006574:	601a      	str	r2, [r3, #0]
 8006576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006578:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	f383 8810 	msr	PRIMASK, r3
}
 8006580:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	228c      	movs	r2, #140	; 0x8c
 8006586:	2120      	movs	r1, #32
 8006588:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006596:	46c0      	nop			; (mov r8, r8)
 8006598:	46bd      	mov	sp, r7
 800659a:	b00e      	add	sp, #56	; 0x38
 800659c:	bd80      	pop	{r7, pc}
 800659e:	46c0      	nop			; (mov r8, r8)
 80065a0:	fffffedf 	.word	0xfffffedf
 80065a4:	effffffe 	.word	0xeffffffe

080065a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b084      	sub	sp, #16
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	225e      	movs	r2, #94	; 0x5e
 80065ba:	2100      	movs	r1, #0
 80065bc:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2256      	movs	r2, #86	; 0x56
 80065c2:	2100      	movs	r1, #0
 80065c4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	0018      	movs	r0, r3
 80065ca:	f7ff f92b 	bl	8005824 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065ce:	46c0      	nop			; (mov r8, r8)
 80065d0:	46bd      	mov	sp, r7
 80065d2:	b004      	add	sp, #16
 80065d4:	bd80      	pop	{r7, pc}

080065d6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065d6:	b580      	push	{r7, lr}
 80065d8:	b086      	sub	sp, #24
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065de:	f3ef 8310 	mrs	r3, PRIMASK
 80065e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80065e4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80065e6:	617b      	str	r3, [r7, #20]
 80065e8:	2301      	movs	r3, #1
 80065ea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f383 8810 	msr	PRIMASK, r3
}
 80065f2:	46c0      	nop			; (mov r8, r8)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	2140      	movs	r1, #64	; 0x40
 8006600:	438a      	bics	r2, r1
 8006602:	601a      	str	r2, [r3, #0]
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	f383 8810 	msr	PRIMASK, r3
}
 800660e:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2288      	movs	r2, #136	; 0x88
 8006614:	2120      	movs	r1, #32
 8006616:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2200      	movs	r2, #0
 800661c:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	0018      	movs	r0, r3
 8006622:	f7ff f8f7 	bl	8005814 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006626:	46c0      	nop			; (mov r8, r8)
 8006628:	46bd      	mov	sp, r7
 800662a:	b006      	add	sp, #24
 800662c:	bd80      	pop	{r7, pc}
	...

08006630 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b094      	sub	sp, #80	; 0x50
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006638:	204e      	movs	r0, #78	; 0x4e
 800663a:	183b      	adds	r3, r7, r0
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	2160      	movs	r1, #96	; 0x60
 8006640:	5a52      	ldrh	r2, [r2, r1]
 8006642:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	228c      	movs	r2, #140	; 0x8c
 8006648:	589b      	ldr	r3, [r3, r2]
 800664a:	2b22      	cmp	r3, #34	; 0x22
 800664c:	d000      	beq.n	8006650 <UART_RxISR_8BIT+0x20>
 800664e:	e0c4      	b.n	80067da <UART_RxISR_8BIT+0x1aa>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006656:	214c      	movs	r1, #76	; 0x4c
 8006658:	187b      	adds	r3, r7, r1
 800665a:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800665c:	187b      	adds	r3, r7, r1
 800665e:	881b      	ldrh	r3, [r3, #0]
 8006660:	b2da      	uxtb	r2, r3
 8006662:	183b      	adds	r3, r7, r0
 8006664:	881b      	ldrh	r3, [r3, #0]
 8006666:	b2d9      	uxtb	r1, r3
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800666c:	400a      	ands	r2, r1
 800666e:	b2d2      	uxtb	r2, r2
 8006670:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006676:	1c5a      	adds	r2, r3, #1
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	225e      	movs	r2, #94	; 0x5e
 8006680:	5a9b      	ldrh	r3, [r3, r2]
 8006682:	b29b      	uxth	r3, r3
 8006684:	3b01      	subs	r3, #1
 8006686:	b299      	uxth	r1, r3
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	225e      	movs	r2, #94	; 0x5e
 800668c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	225e      	movs	r2, #94	; 0x5e
 8006692:	5a9b      	ldrh	r3, [r3, r2]
 8006694:	b29b      	uxth	r3, r3
 8006696:	2b00      	cmp	r3, #0
 8006698:	d000      	beq.n	800669c <UART_RxISR_8BIT+0x6c>
 800669a:	e0a6      	b.n	80067ea <UART_RxISR_8BIT+0x1ba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800669c:	f3ef 8310 	mrs	r3, PRIMASK
 80066a0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80066a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066a4:	64bb      	str	r3, [r7, #72]	; 0x48
 80066a6:	2301      	movs	r3, #1
 80066a8:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ac:	f383 8810 	msr	PRIMASK, r3
}
 80066b0:	46c0      	nop			; (mov r8, r8)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	494d      	ldr	r1, [pc, #308]	; (80067f4 <UART_RxISR_8BIT+0x1c4>)
 80066be:	400a      	ands	r2, r1
 80066c0:	601a      	str	r2, [r3, #0]
 80066c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066c8:	f383 8810 	msr	PRIMASK, r3
}
 80066cc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066ce:	f3ef 8310 	mrs	r3, PRIMASK
 80066d2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80066d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066d6:	647b      	str	r3, [r7, #68]	; 0x44
 80066d8:	2301      	movs	r3, #1
 80066da:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066de:	f383 8810 	msr	PRIMASK, r3
}
 80066e2:	46c0      	nop			; (mov r8, r8)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	689a      	ldr	r2, [r3, #8]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2101      	movs	r1, #1
 80066f0:	438a      	bics	r2, r1
 80066f2:	609a      	str	r2, [r3, #8]
 80066f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066f6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066fa:	f383 8810 	msr	PRIMASK, r3
}
 80066fe:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	228c      	movs	r2, #140	; 0x8c
 8006704:	2120      	movs	r1, #32
 8006706:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a37      	ldr	r2, [pc, #220]	; (80067f8 <UART_RxISR_8BIT+0x1c8>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d024      	beq.n	8006768 <UART_RxISR_8BIT+0x138>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a36      	ldr	r2, [pc, #216]	; (80067fc <UART_RxISR_8BIT+0x1cc>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d01f      	beq.n	8006768 <UART_RxISR_8BIT+0x138>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	685a      	ldr	r2, [r3, #4]
 800672e:	2380      	movs	r3, #128	; 0x80
 8006730:	041b      	lsls	r3, r3, #16
 8006732:	4013      	ands	r3, r2
 8006734:	d018      	beq.n	8006768 <UART_RxISR_8BIT+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006736:	f3ef 8310 	mrs	r3, PRIMASK
 800673a:	61bb      	str	r3, [r7, #24]
  return(result);
 800673c:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800673e:	643b      	str	r3, [r7, #64]	; 0x40
 8006740:	2301      	movs	r3, #1
 8006742:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	f383 8810 	msr	PRIMASK, r3
}
 800674a:	46c0      	nop			; (mov r8, r8)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	492a      	ldr	r1, [pc, #168]	; (8006800 <UART_RxISR_8BIT+0x1d0>)
 8006758:	400a      	ands	r2, r1
 800675a:	601a      	str	r2, [r3, #0]
 800675c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800675e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006760:	6a3b      	ldr	r3, [r7, #32]
 8006762:	f383 8810 	msr	PRIMASK, r3
}
 8006766:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800676c:	2b01      	cmp	r3, #1
 800676e:	d12f      	bne.n	80067d0 <UART_RxISR_8BIT+0x1a0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006776:	f3ef 8310 	mrs	r3, PRIMASK
 800677a:	60fb      	str	r3, [r7, #12]
  return(result);
 800677c:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800677e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006780:	2301      	movs	r3, #1
 8006782:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	f383 8810 	msr	PRIMASK, r3
}
 800678a:	46c0      	nop			; (mov r8, r8)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	2110      	movs	r1, #16
 8006798:	438a      	bics	r2, r1
 800679a:	601a      	str	r2, [r3, #0]
 800679c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800679e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	f383 8810 	msr	PRIMASK, r3
}
 80067a6:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	69db      	ldr	r3, [r3, #28]
 80067ae:	2210      	movs	r2, #16
 80067b0:	4013      	ands	r3, r2
 80067b2:	2b10      	cmp	r3, #16
 80067b4:	d103      	bne.n	80067be <UART_RxISR_8BIT+0x18e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	2210      	movs	r2, #16
 80067bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	225c      	movs	r2, #92	; 0x5c
 80067c2:	5a9a      	ldrh	r2, [r3, r2]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	0011      	movs	r1, r2
 80067c8:	0018      	movs	r0, r3
 80067ca:	f7ff f833 	bl	8005834 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80067ce:	e00c      	b.n	80067ea <UART_RxISR_8BIT+0x1ba>
        HAL_UART_RxCpltCallback(huart);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	0018      	movs	r0, r3
 80067d4:	f7fa ff2c 	bl	8001630 <HAL_UART_RxCpltCallback>
}
 80067d8:	e007      	b.n	80067ea <UART_RxISR_8BIT+0x1ba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	699a      	ldr	r2, [r3, #24]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2108      	movs	r1, #8
 80067e6:	430a      	orrs	r2, r1
 80067e8:	619a      	str	r2, [r3, #24]
}
 80067ea:	46c0      	nop			; (mov r8, r8)
 80067ec:	46bd      	mov	sp, r7
 80067ee:	b014      	add	sp, #80	; 0x50
 80067f0:	bd80      	pop	{r7, pc}
 80067f2:	46c0      	nop			; (mov r8, r8)
 80067f4:	fffffedf 	.word	0xfffffedf
 80067f8:	40008000 	.word	0x40008000
 80067fc:	40008400 	.word	0x40008400
 8006800:	fbffffff 	.word	0xfbffffff

08006804 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b094      	sub	sp, #80	; 0x50
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800680c:	204e      	movs	r0, #78	; 0x4e
 800680e:	183b      	adds	r3, r7, r0
 8006810:	687a      	ldr	r2, [r7, #4]
 8006812:	2160      	movs	r1, #96	; 0x60
 8006814:	5a52      	ldrh	r2, [r2, r1]
 8006816:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	228c      	movs	r2, #140	; 0x8c
 800681c:	589b      	ldr	r3, [r3, r2]
 800681e:	2b22      	cmp	r3, #34	; 0x22
 8006820:	d000      	beq.n	8006824 <UART_RxISR_16BIT+0x20>
 8006822:	e0c4      	b.n	80069ae <UART_RxISR_16BIT+0x1aa>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800682a:	214c      	movs	r1, #76	; 0x4c
 800682c:	187b      	adds	r3, r7, r1
 800682e:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006834:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8006836:	187b      	adds	r3, r7, r1
 8006838:	183a      	adds	r2, r7, r0
 800683a:	881b      	ldrh	r3, [r3, #0]
 800683c:	8812      	ldrh	r2, [r2, #0]
 800683e:	4013      	ands	r3, r2
 8006840:	b29a      	uxth	r2, r3
 8006842:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006844:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800684a:	1c9a      	adds	r2, r3, #2
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	225e      	movs	r2, #94	; 0x5e
 8006854:	5a9b      	ldrh	r3, [r3, r2]
 8006856:	b29b      	uxth	r3, r3
 8006858:	3b01      	subs	r3, #1
 800685a:	b299      	uxth	r1, r3
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	225e      	movs	r2, #94	; 0x5e
 8006860:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	225e      	movs	r2, #94	; 0x5e
 8006866:	5a9b      	ldrh	r3, [r3, r2]
 8006868:	b29b      	uxth	r3, r3
 800686a:	2b00      	cmp	r3, #0
 800686c:	d000      	beq.n	8006870 <UART_RxISR_16BIT+0x6c>
 800686e:	e0a6      	b.n	80069be <UART_RxISR_16BIT+0x1ba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006870:	f3ef 8310 	mrs	r3, PRIMASK
 8006874:	623b      	str	r3, [r7, #32]
  return(result);
 8006876:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006878:	647b      	str	r3, [r7, #68]	; 0x44
 800687a:	2301      	movs	r3, #1
 800687c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800687e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006880:	f383 8810 	msr	PRIMASK, r3
}
 8006884:	46c0      	nop			; (mov r8, r8)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	494d      	ldr	r1, [pc, #308]	; (80069c8 <UART_RxISR_16BIT+0x1c4>)
 8006892:	400a      	ands	r2, r1
 8006894:	601a      	str	r2, [r3, #0]
 8006896:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006898:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800689a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800689c:	f383 8810 	msr	PRIMASK, r3
}
 80068a0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068a2:	f3ef 8310 	mrs	r3, PRIMASK
 80068a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80068a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068aa:	643b      	str	r3, [r7, #64]	; 0x40
 80068ac:	2301      	movs	r3, #1
 80068ae:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068b2:	f383 8810 	msr	PRIMASK, r3
}
 80068b6:	46c0      	nop			; (mov r8, r8)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	689a      	ldr	r2, [r3, #8]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	2101      	movs	r1, #1
 80068c4:	438a      	bics	r2, r1
 80068c6:	609a      	str	r2, [r3, #8]
 80068c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068ca:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068ce:	f383 8810 	msr	PRIMASK, r3
}
 80068d2:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	228c      	movs	r2, #140	; 0x8c
 80068d8:	2120      	movs	r1, #32
 80068da:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2200      	movs	r2, #0
 80068e6:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a37      	ldr	r2, [pc, #220]	; (80069cc <UART_RxISR_16BIT+0x1c8>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d024      	beq.n	800693c <UART_RxISR_16BIT+0x138>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a36      	ldr	r2, [pc, #216]	; (80069d0 <UART_RxISR_16BIT+0x1cc>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d01f      	beq.n	800693c <UART_RxISR_16BIT+0x138>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	685a      	ldr	r2, [r3, #4]
 8006902:	2380      	movs	r3, #128	; 0x80
 8006904:	041b      	lsls	r3, r3, #16
 8006906:	4013      	ands	r3, r2
 8006908:	d018      	beq.n	800693c <UART_RxISR_16BIT+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800690a:	f3ef 8310 	mrs	r3, PRIMASK
 800690e:	617b      	str	r3, [r7, #20]
  return(result);
 8006910:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006912:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006914:	2301      	movs	r3, #1
 8006916:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006918:	69bb      	ldr	r3, [r7, #24]
 800691a:	f383 8810 	msr	PRIMASK, r3
}
 800691e:	46c0      	nop			; (mov r8, r8)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	492a      	ldr	r1, [pc, #168]	; (80069d4 <UART_RxISR_16BIT+0x1d0>)
 800692c:	400a      	ands	r2, r1
 800692e:	601a      	str	r2, [r3, #0]
 8006930:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006932:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006934:	69fb      	ldr	r3, [r7, #28]
 8006936:	f383 8810 	msr	PRIMASK, r3
}
 800693a:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006940:	2b01      	cmp	r3, #1
 8006942:	d12f      	bne.n	80069a4 <UART_RxISR_16BIT+0x1a0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800694a:	f3ef 8310 	mrs	r3, PRIMASK
 800694e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006950:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006952:	63bb      	str	r3, [r7, #56]	; 0x38
 8006954:	2301      	movs	r3, #1
 8006956:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f383 8810 	msr	PRIMASK, r3
}
 800695e:	46c0      	nop			; (mov r8, r8)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	2110      	movs	r1, #16
 800696c:	438a      	bics	r2, r1
 800696e:	601a      	str	r2, [r3, #0]
 8006970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006972:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	f383 8810 	msr	PRIMASK, r3
}
 800697a:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	69db      	ldr	r3, [r3, #28]
 8006982:	2210      	movs	r2, #16
 8006984:	4013      	ands	r3, r2
 8006986:	2b10      	cmp	r3, #16
 8006988:	d103      	bne.n	8006992 <UART_RxISR_16BIT+0x18e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2210      	movs	r2, #16
 8006990:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	225c      	movs	r2, #92	; 0x5c
 8006996:	5a9a      	ldrh	r2, [r3, r2]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	0011      	movs	r1, r2
 800699c:	0018      	movs	r0, r3
 800699e:	f7fe ff49 	bl	8005834 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80069a2:	e00c      	b.n	80069be <UART_RxISR_16BIT+0x1ba>
        HAL_UART_RxCpltCallback(huart);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	0018      	movs	r0, r3
 80069a8:	f7fa fe42 	bl	8001630 <HAL_UART_RxCpltCallback>
}
 80069ac:	e007      	b.n	80069be <UART_RxISR_16BIT+0x1ba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	699a      	ldr	r2, [r3, #24]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	2108      	movs	r1, #8
 80069ba:	430a      	orrs	r2, r1
 80069bc:	619a      	str	r2, [r3, #24]
}
 80069be:	46c0      	nop			; (mov r8, r8)
 80069c0:	46bd      	mov	sp, r7
 80069c2:	b014      	add	sp, #80	; 0x50
 80069c4:	bd80      	pop	{r7, pc}
 80069c6:	46c0      	nop			; (mov r8, r8)
 80069c8:	fffffedf 	.word	0xfffffedf
 80069cc:	40008000 	.word	0x40008000
 80069d0:	40008400 	.word	0x40008400
 80069d4:	fbffffff 	.word	0xfbffffff

080069d8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b0a0      	sub	sp, #128	; 0x80
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80069e0:	237a      	movs	r3, #122	; 0x7a
 80069e2:	18fb      	adds	r3, r7, r3
 80069e4:	687a      	ldr	r2, [r7, #4]
 80069e6:	2160      	movs	r1, #96	; 0x60
 80069e8:	5a52      	ldrh	r2, [r2, r1]
 80069ea:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	69db      	ldr	r3, [r3, #28]
 80069f2:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	673b      	str	r3, [r7, #112]	; 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	228c      	movs	r2, #140	; 0x8c
 8006a08:	589b      	ldr	r3, [r3, r2]
 8006a0a:	2b22      	cmp	r3, #34	; 0x22
 8006a0c:	d000      	beq.n	8006a10 <UART_RxISR_8BIT_FIFOEN+0x38>
 8006a0e:	e16f      	b.n	8006cf0 <UART_RxISR_8BIT_FIFOEN+0x318>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006a10:	236e      	movs	r3, #110	; 0x6e
 8006a12:	18fb      	adds	r3, r7, r3
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	2168      	movs	r1, #104	; 0x68
 8006a18:	5a52      	ldrh	r2, [r2, r1]
 8006a1a:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006a1c:	e116      	b.n	8006c4c <UART_RxISR_8BIT_FIFOEN+0x274>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a24:	216c      	movs	r1, #108	; 0x6c
 8006a26:	187b      	adds	r3, r7, r1
 8006a28:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006a2a:	187b      	adds	r3, r7, r1
 8006a2c:	881b      	ldrh	r3, [r3, #0]
 8006a2e:	b2da      	uxtb	r2, r3
 8006a30:	237a      	movs	r3, #122	; 0x7a
 8006a32:	18fb      	adds	r3, r7, r3
 8006a34:	881b      	ldrh	r3, [r3, #0]
 8006a36:	b2d9      	uxtb	r1, r3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a3c:	400a      	ands	r2, r1
 8006a3e:	b2d2      	uxtb	r2, r2
 8006a40:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a46:	1c5a      	adds	r2, r3, #1
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	225e      	movs	r2, #94	; 0x5e
 8006a50:	5a9b      	ldrh	r3, [r3, r2]
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	3b01      	subs	r3, #1
 8006a56:	b299      	uxth	r1, r3
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	225e      	movs	r2, #94	; 0x5e
 8006a5c:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	69db      	ldr	r3, [r3, #28]
 8006a64:	67fb      	str	r3, [r7, #124]	; 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006a66:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006a68:	2207      	movs	r2, #7
 8006a6a:	4013      	ands	r3, r2
 8006a6c:	d049      	beq.n	8006b02 <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a6e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006a70:	2201      	movs	r2, #1
 8006a72:	4013      	ands	r3, r2
 8006a74:	d010      	beq.n	8006a98 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8006a76:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006a78:	2380      	movs	r3, #128	; 0x80
 8006a7a:	005b      	lsls	r3, r3, #1
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	d00b      	beq.n	8006a98 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	2201      	movs	r2, #1
 8006a86:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2290      	movs	r2, #144	; 0x90
 8006a8c:	589b      	ldr	r3, [r3, r2]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	431a      	orrs	r2, r3
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2190      	movs	r1, #144	; 0x90
 8006a96:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a98:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006a9a:	2202      	movs	r2, #2
 8006a9c:	4013      	ands	r3, r2
 8006a9e:	d00f      	beq.n	8006ac0 <UART_RxISR_8BIT_FIFOEN+0xe8>
 8006aa0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	4013      	ands	r3, r2
 8006aa6:	d00b      	beq.n	8006ac0 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	2202      	movs	r2, #2
 8006aae:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2290      	movs	r2, #144	; 0x90
 8006ab4:	589b      	ldr	r3, [r3, r2]
 8006ab6:	2204      	movs	r2, #4
 8006ab8:	431a      	orrs	r2, r3
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2190      	movs	r1, #144	; 0x90
 8006abe:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ac0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006ac2:	2204      	movs	r2, #4
 8006ac4:	4013      	ands	r3, r2
 8006ac6:	d00f      	beq.n	8006ae8 <UART_RxISR_8BIT_FIFOEN+0x110>
 8006ac8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006aca:	2201      	movs	r2, #1
 8006acc:	4013      	ands	r3, r2
 8006ace:	d00b      	beq.n	8006ae8 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2204      	movs	r2, #4
 8006ad6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2290      	movs	r2, #144	; 0x90
 8006adc:	589b      	ldr	r3, [r3, r2]
 8006ade:	2202      	movs	r2, #2
 8006ae0:	431a      	orrs	r2, r3
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2190      	movs	r1, #144	; 0x90
 8006ae6:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2290      	movs	r2, #144	; 0x90
 8006aec:	589b      	ldr	r3, [r3, r2]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d007      	beq.n	8006b02 <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	0018      	movs	r0, r3
 8006af6:	f7fe fe95 	bl	8005824 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2290      	movs	r2, #144	; 0x90
 8006afe:	2100      	movs	r1, #0
 8006b00:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	225e      	movs	r2, #94	; 0x5e
 8006b06:	5a9b      	ldrh	r3, [r3, r2]
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d000      	beq.n	8006b10 <UART_RxISR_8BIT_FIFOEN+0x138>
 8006b0e:	e09d      	b.n	8006c4c <UART_RxISR_8BIT_FIFOEN+0x274>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b10:	f3ef 8310 	mrs	r3, PRIMASK
 8006b14:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8006b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b18:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b20:	f383 8810 	msr	PRIMASK, r3
}
 8006b24:	46c0      	nop			; (mov r8, r8)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4975      	ldr	r1, [pc, #468]	; (8006d08 <UART_RxISR_8BIT_FIFOEN+0x330>)
 8006b32:	400a      	ands	r2, r1
 8006b34:	601a      	str	r2, [r3, #0]
 8006b36:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006b38:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b3c:	f383 8810 	msr	PRIMASK, r3
}
 8006b40:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b42:	f3ef 8310 	mrs	r3, PRIMASK
 8006b46:	647b      	str	r3, [r7, #68]	; 0x44
  return(result);
 8006b48:	6c7b      	ldr	r3, [r7, #68]	; 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b4a:	667b      	str	r3, [r7, #100]	; 0x64
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b52:	f383 8810 	msr	PRIMASK, r3
}
 8006b56:	46c0      	nop			; (mov r8, r8)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	689a      	ldr	r2, [r3, #8]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	496a      	ldr	r1, [pc, #424]	; (8006d0c <UART_RxISR_8BIT_FIFOEN+0x334>)
 8006b64:	400a      	ands	r2, r1
 8006b66:	609a      	str	r2, [r3, #8]
 8006b68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b6e:	f383 8810 	msr	PRIMASK, r3
}
 8006b72:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	228c      	movs	r2, #140	; 0x8c
 8006b78:	2120      	movs	r1, #32
 8006b7a:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2200      	movs	r2, #0
 8006b86:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a60      	ldr	r2, [pc, #384]	; (8006d10 <UART_RxISR_8BIT_FIFOEN+0x338>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d024      	beq.n	8006bdc <UART_RxISR_8BIT_FIFOEN+0x204>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a5f      	ldr	r2, [pc, #380]	; (8006d14 <UART_RxISR_8BIT_FIFOEN+0x33c>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d01f      	beq.n	8006bdc <UART_RxISR_8BIT_FIFOEN+0x204>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	685a      	ldr	r2, [r3, #4]
 8006ba2:	2380      	movs	r3, #128	; 0x80
 8006ba4:	041b      	lsls	r3, r3, #16
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	d018      	beq.n	8006bdc <UART_RxISR_8BIT_FIFOEN+0x204>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006baa:	f3ef 8310 	mrs	r3, PRIMASK
 8006bae:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8006bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006bb2:	663b      	str	r3, [r7, #96]	; 0x60
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bba:	f383 8810 	msr	PRIMASK, r3
}
 8006bbe:	46c0      	nop			; (mov r8, r8)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4953      	ldr	r1, [pc, #332]	; (8006d18 <UART_RxISR_8BIT_FIFOEN+0x340>)
 8006bcc:	400a      	ands	r2, r1
 8006bce:	601a      	str	r2, [r3, #0]
 8006bd0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006bd2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bd6:	f383 8810 	msr	PRIMASK, r3
}
 8006bda:	46c0      	nop			; (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	d12f      	bne.n	8006c44 <UART_RxISR_8BIT_FIFOEN+0x26c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2200      	movs	r2, #0
 8006be8:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006bea:	f3ef 8310 	mrs	r3, PRIMASK
 8006bee:	623b      	str	r3, [r7, #32]
  return(result);
 8006bf0:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bf2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfa:	f383 8810 	msr	PRIMASK, r3
}
 8006bfe:	46c0      	nop			; (mov r8, r8)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	2110      	movs	r1, #16
 8006c0c:	438a      	bics	r2, r1
 8006c0e:	601a      	str	r2, [r3, #0]
 8006c10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c12:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c16:	f383 8810 	msr	PRIMASK, r3
}
 8006c1a:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	69db      	ldr	r3, [r3, #28]
 8006c22:	2210      	movs	r2, #16
 8006c24:	4013      	ands	r3, r2
 8006c26:	2b10      	cmp	r3, #16
 8006c28:	d103      	bne.n	8006c32 <UART_RxISR_8BIT_FIFOEN+0x25a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2210      	movs	r2, #16
 8006c30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	225c      	movs	r2, #92	; 0x5c
 8006c36:	5a9a      	ldrh	r2, [r3, r2]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	0011      	movs	r1, r2
 8006c3c:	0018      	movs	r0, r3
 8006c3e:	f7fe fdf9 	bl	8005834 <HAL_UARTEx_RxEventCallback>
 8006c42:	e003      	b.n	8006c4c <UART_RxISR_8BIT_FIFOEN+0x274>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	0018      	movs	r0, r3
 8006c48:	f7fa fcf2 	bl	8001630 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006c4c:	236e      	movs	r3, #110	; 0x6e
 8006c4e:	18fb      	adds	r3, r7, r3
 8006c50:	881b      	ldrh	r3, [r3, #0]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d004      	beq.n	8006c60 <UART_RxISR_8BIT_FIFOEN+0x288>
 8006c56:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006c58:	2220      	movs	r2, #32
 8006c5a:	4013      	ands	r3, r2
 8006c5c:	d000      	beq.n	8006c60 <UART_RxISR_8BIT_FIFOEN+0x288>
 8006c5e:	e6de      	b.n	8006a1e <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006c60:	205a      	movs	r0, #90	; 0x5a
 8006c62:	183b      	adds	r3, r7, r0
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	215e      	movs	r1, #94	; 0x5e
 8006c68:	5a52      	ldrh	r2, [r2, r1]
 8006c6a:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006c6c:	0001      	movs	r1, r0
 8006c6e:	187b      	adds	r3, r7, r1
 8006c70:	881b      	ldrh	r3, [r3, #0]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d044      	beq.n	8006d00 <UART_RxISR_8BIT_FIFOEN+0x328>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2268      	movs	r2, #104	; 0x68
 8006c7a:	5a9b      	ldrh	r3, [r3, r2]
 8006c7c:	187a      	adds	r2, r7, r1
 8006c7e:	8812      	ldrh	r2, [r2, #0]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d23d      	bcs.n	8006d00 <UART_RxISR_8BIT_FIFOEN+0x328>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c84:	f3ef 8310 	mrs	r3, PRIMASK
 8006c88:	60bb      	str	r3, [r7, #8]
  return(result);
 8006c8a:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006c8c:	657b      	str	r3, [r7, #84]	; 0x54
 8006c8e:	2301      	movs	r3, #1
 8006c90:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	f383 8810 	msr	PRIMASK, r3
}
 8006c98:	46c0      	nop			; (mov r8, r8)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	689a      	ldr	r2, [r3, #8]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	491d      	ldr	r1, [pc, #116]	; (8006d1c <UART_RxISR_8BIT_FIFOEN+0x344>)
 8006ca6:	400a      	ands	r2, r1
 8006ca8:	609a      	str	r2, [r3, #8]
 8006caa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006cac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	f383 8810 	msr	PRIMASK, r3
}
 8006cb4:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a19      	ldr	r2, [pc, #100]	; (8006d20 <UART_RxISR_8BIT_FIFOEN+0x348>)
 8006cba:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006cbc:	f3ef 8310 	mrs	r3, PRIMASK
 8006cc0:	617b      	str	r3, [r7, #20]
  return(result);
 8006cc2:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006cc4:	653b      	str	r3, [r7, #80]	; 0x50
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cca:	69bb      	ldr	r3, [r7, #24]
 8006ccc:	f383 8810 	msr	PRIMASK, r3
}
 8006cd0:	46c0      	nop			; (mov r8, r8)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	2120      	movs	r1, #32
 8006cde:	430a      	orrs	r2, r1
 8006ce0:	601a      	str	r2, [r3, #0]
 8006ce2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ce4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ce6:	69fb      	ldr	r3, [r7, #28]
 8006ce8:	f383 8810 	msr	PRIMASK, r3
}
 8006cec:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006cee:	e007      	b.n	8006d00 <UART_RxISR_8BIT_FIFOEN+0x328>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	699a      	ldr	r2, [r3, #24]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	2108      	movs	r1, #8
 8006cfc:	430a      	orrs	r2, r1
 8006cfe:	619a      	str	r2, [r3, #24]
}
 8006d00:	46c0      	nop			; (mov r8, r8)
 8006d02:	46bd      	mov	sp, r7
 8006d04:	b020      	add	sp, #128	; 0x80
 8006d06:	bd80      	pop	{r7, pc}
 8006d08:	fffffeff 	.word	0xfffffeff
 8006d0c:	effffffe 	.word	0xeffffffe
 8006d10:	40008000 	.word	0x40008000
 8006d14:	40008400 	.word	0x40008400
 8006d18:	fbffffff 	.word	0xfbffffff
 8006d1c:	efffffff 	.word	0xefffffff
 8006d20:	08006631 	.word	0x08006631

08006d24 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b0a2      	sub	sp, #136	; 0x88
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006d2c:	2382      	movs	r3, #130	; 0x82
 8006d2e:	18fb      	adds	r3, r7, r3
 8006d30:	687a      	ldr	r2, [r7, #4]
 8006d32:	2160      	movs	r1, #96	; 0x60
 8006d34:	5a52      	ldrh	r2, [r2, r1]
 8006d36:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	69db      	ldr	r3, [r3, #28]
 8006d3e:	2284      	movs	r2, #132	; 0x84
 8006d40:	18ba      	adds	r2, r7, r2
 8006d42:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	67bb      	str	r3, [r7, #120]	; 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	228c      	movs	r2, #140	; 0x8c
 8006d58:	589b      	ldr	r3, [r3, r2]
 8006d5a:	2b22      	cmp	r3, #34	; 0x22
 8006d5c:	d000      	beq.n	8006d60 <UART_RxISR_16BIT_FIFOEN+0x3c>
 8006d5e:	e179      	b.n	8007054 <UART_RxISR_16BIT_FIFOEN+0x330>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006d60:	2376      	movs	r3, #118	; 0x76
 8006d62:	18fb      	adds	r3, r7, r3
 8006d64:	687a      	ldr	r2, [r7, #4]
 8006d66:	2168      	movs	r1, #104	; 0x68
 8006d68:	5a52      	ldrh	r2, [r2, r1]
 8006d6a:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006d6c:	e11e      	b.n	8006fac <UART_RxISR_16BIT_FIFOEN+0x288>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d74:	2174      	movs	r1, #116	; 0x74
 8006d76:	187b      	adds	r3, r7, r1
 8006d78:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d7e:	673b      	str	r3, [r7, #112]	; 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 8006d80:	187b      	adds	r3, r7, r1
 8006d82:	2282      	movs	r2, #130	; 0x82
 8006d84:	18ba      	adds	r2, r7, r2
 8006d86:	881b      	ldrh	r3, [r3, #0]
 8006d88:	8812      	ldrh	r2, [r2, #0]
 8006d8a:	4013      	ands	r3, r2
 8006d8c:	b29a      	uxth	r2, r3
 8006d8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006d90:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d96:	1c9a      	adds	r2, r3, #2
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	225e      	movs	r2, #94	; 0x5e
 8006da0:	5a9b      	ldrh	r3, [r3, r2]
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	3b01      	subs	r3, #1
 8006da6:	b299      	uxth	r1, r3
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	225e      	movs	r2, #94	; 0x5e
 8006dac:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	69db      	ldr	r3, [r3, #28]
 8006db4:	2184      	movs	r1, #132	; 0x84
 8006db6:	187a      	adds	r2, r7, r1
 8006db8:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006dba:	187b      	adds	r3, r7, r1
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2207      	movs	r2, #7
 8006dc0:	4013      	ands	r3, r2
 8006dc2:	d04e      	beq.n	8006e62 <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006dc4:	187b      	adds	r3, r7, r1
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	2201      	movs	r2, #1
 8006dca:	4013      	ands	r3, r2
 8006dcc:	d010      	beq.n	8006df0 <UART_RxISR_16BIT_FIFOEN+0xcc>
 8006dce:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8006dd0:	2380      	movs	r3, #128	; 0x80
 8006dd2:	005b      	lsls	r3, r3, #1
 8006dd4:	4013      	ands	r3, r2
 8006dd6:	d00b      	beq.n	8006df0 <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	2201      	movs	r2, #1
 8006dde:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2290      	movs	r2, #144	; 0x90
 8006de4:	589b      	ldr	r3, [r3, r2]
 8006de6:	2201      	movs	r2, #1
 8006de8:	431a      	orrs	r2, r3
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2190      	movs	r1, #144	; 0x90
 8006dee:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006df0:	2384      	movs	r3, #132	; 0x84
 8006df2:	18fb      	adds	r3, r7, r3
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	2202      	movs	r2, #2
 8006df8:	4013      	ands	r3, r2
 8006dfa:	d00f      	beq.n	8006e1c <UART_RxISR_16BIT_FIFOEN+0xf8>
 8006dfc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006dfe:	2201      	movs	r2, #1
 8006e00:	4013      	ands	r3, r2
 8006e02:	d00b      	beq.n	8006e1c <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	2202      	movs	r2, #2
 8006e0a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2290      	movs	r2, #144	; 0x90
 8006e10:	589b      	ldr	r3, [r3, r2]
 8006e12:	2204      	movs	r2, #4
 8006e14:	431a      	orrs	r2, r3
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2190      	movs	r1, #144	; 0x90
 8006e1a:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e1c:	2384      	movs	r3, #132	; 0x84
 8006e1e:	18fb      	adds	r3, r7, r3
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	2204      	movs	r2, #4
 8006e24:	4013      	ands	r3, r2
 8006e26:	d00f      	beq.n	8006e48 <UART_RxISR_16BIT_FIFOEN+0x124>
 8006e28:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	4013      	ands	r3, r2
 8006e2e:	d00b      	beq.n	8006e48 <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	2204      	movs	r2, #4
 8006e36:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2290      	movs	r2, #144	; 0x90
 8006e3c:	589b      	ldr	r3, [r3, r2]
 8006e3e:	2202      	movs	r2, #2
 8006e40:	431a      	orrs	r2, r3
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2190      	movs	r1, #144	; 0x90
 8006e46:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2290      	movs	r2, #144	; 0x90
 8006e4c:	589b      	ldr	r3, [r3, r2]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d007      	beq.n	8006e62 <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	0018      	movs	r0, r3
 8006e56:	f7fe fce5 	bl	8005824 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2290      	movs	r2, #144	; 0x90
 8006e5e:	2100      	movs	r1, #0
 8006e60:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	225e      	movs	r2, #94	; 0x5e
 8006e66:	5a9b      	ldrh	r3, [r3, r2]
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d000      	beq.n	8006e70 <UART_RxISR_16BIT_FIFOEN+0x14c>
 8006e6e:	e09d      	b.n	8006fac <UART_RxISR_16BIT_FIFOEN+0x288>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e70:	f3ef 8310 	mrs	r3, PRIMASK
 8006e74:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8006e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e78:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e80:	f383 8810 	msr	PRIMASK, r3
}
 8006e84:	46c0      	nop			; (mov r8, r8)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	681a      	ldr	r2, [r3, #0]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4976      	ldr	r1, [pc, #472]	; (800706c <UART_RxISR_16BIT_FIFOEN+0x348>)
 8006e92:	400a      	ands	r2, r1
 8006e94:	601a      	str	r2, [r3, #0]
 8006e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e98:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e9c:	f383 8810 	msr	PRIMASK, r3
}
 8006ea0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ea2:	f3ef 8310 	mrs	r3, PRIMASK
 8006ea6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8006ea8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006eaa:	66bb      	str	r3, [r7, #104]	; 0x68
 8006eac:	2301      	movs	r3, #1
 8006eae:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006eb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006eb2:	f383 8810 	msr	PRIMASK, r3
}
 8006eb6:	46c0      	nop			; (mov r8, r8)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	689a      	ldr	r2, [r3, #8]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	496b      	ldr	r1, [pc, #428]	; (8007070 <UART_RxISR_16BIT_FIFOEN+0x34c>)
 8006ec4:	400a      	ands	r2, r1
 8006ec6:	609a      	str	r2, [r3, #8]
 8006ec8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006eca:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ecc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ece:	f383 8810 	msr	PRIMASK, r3
}
 8006ed2:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	228c      	movs	r2, #140	; 0x8c
 8006ed8:	2120      	movs	r1, #32
 8006eda:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a61      	ldr	r2, [pc, #388]	; (8007074 <UART_RxISR_16BIT_FIFOEN+0x350>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d024      	beq.n	8006f3c <UART_RxISR_16BIT_FIFOEN+0x218>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a60      	ldr	r2, [pc, #384]	; (8007078 <UART_RxISR_16BIT_FIFOEN+0x354>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d01f      	beq.n	8006f3c <UART_RxISR_16BIT_FIFOEN+0x218>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	685a      	ldr	r2, [r3, #4]
 8006f02:	2380      	movs	r3, #128	; 0x80
 8006f04:	041b      	lsls	r3, r3, #16
 8006f06:	4013      	ands	r3, r2
 8006f08:	d018      	beq.n	8006f3c <UART_RxISR_16BIT_FIFOEN+0x218>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f0a:	f3ef 8310 	mrs	r3, PRIMASK
 8006f0e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8006f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f12:	667b      	str	r3, [r7, #100]	; 0x64
 8006f14:	2301      	movs	r3, #1
 8006f16:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f1a:	f383 8810 	msr	PRIMASK, r3
}
 8006f1e:	46c0      	nop			; (mov r8, r8)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4954      	ldr	r1, [pc, #336]	; (800707c <UART_RxISR_16BIT_FIFOEN+0x358>)
 8006f2c:	400a      	ands	r2, r1
 8006f2e:	601a      	str	r2, [r3, #0]
 8006f30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006f32:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f36:	f383 8810 	msr	PRIMASK, r3
}
 8006f3a:	46c0      	nop			; (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d12f      	bne.n	8006fa4 <UART_RxISR_16BIT_FIFOEN+0x280>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f4a:	f3ef 8310 	mrs	r3, PRIMASK
 8006f4e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f52:	663b      	str	r3, [r7, #96]	; 0x60
 8006f54:	2301      	movs	r3, #1
 8006f56:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f5a:	f383 8810 	msr	PRIMASK, r3
}
 8006f5e:	46c0      	nop			; (mov r8, r8)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	2110      	movs	r1, #16
 8006f6c:	438a      	bics	r2, r1
 8006f6e:	601a      	str	r2, [r3, #0]
 8006f70:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006f72:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f76:	f383 8810 	msr	PRIMASK, r3
}
 8006f7a:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	69db      	ldr	r3, [r3, #28]
 8006f82:	2210      	movs	r2, #16
 8006f84:	4013      	ands	r3, r2
 8006f86:	2b10      	cmp	r3, #16
 8006f88:	d103      	bne.n	8006f92 <UART_RxISR_16BIT_FIFOEN+0x26e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	2210      	movs	r2, #16
 8006f90:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	225c      	movs	r2, #92	; 0x5c
 8006f96:	5a9a      	ldrh	r2, [r3, r2]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	0011      	movs	r1, r2
 8006f9c:	0018      	movs	r0, r3
 8006f9e:	f7fe fc49 	bl	8005834 <HAL_UARTEx_RxEventCallback>
 8006fa2:	e003      	b.n	8006fac <UART_RxISR_16BIT_FIFOEN+0x288>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	0018      	movs	r0, r3
 8006fa8:	f7fa fb42 	bl	8001630 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006fac:	2376      	movs	r3, #118	; 0x76
 8006fae:	18fb      	adds	r3, r7, r3
 8006fb0:	881b      	ldrh	r3, [r3, #0]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d006      	beq.n	8006fc4 <UART_RxISR_16BIT_FIFOEN+0x2a0>
 8006fb6:	2384      	movs	r3, #132	; 0x84
 8006fb8:	18fb      	adds	r3, r7, r3
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	2220      	movs	r2, #32
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	d000      	beq.n	8006fc4 <UART_RxISR_16BIT_FIFOEN+0x2a0>
 8006fc2:	e6d4      	b.n	8006d6e <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006fc4:	205e      	movs	r0, #94	; 0x5e
 8006fc6:	183b      	adds	r3, r7, r0
 8006fc8:	687a      	ldr	r2, [r7, #4]
 8006fca:	215e      	movs	r1, #94	; 0x5e
 8006fcc:	5a52      	ldrh	r2, [r2, r1]
 8006fce:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006fd0:	0001      	movs	r1, r0
 8006fd2:	187b      	adds	r3, r7, r1
 8006fd4:	881b      	ldrh	r3, [r3, #0]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d044      	beq.n	8007064 <UART_RxISR_16BIT_FIFOEN+0x340>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2268      	movs	r2, #104	; 0x68
 8006fde:	5a9b      	ldrh	r3, [r3, r2]
 8006fe0:	187a      	adds	r2, r7, r1
 8006fe2:	8812      	ldrh	r2, [r2, #0]
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d23d      	bcs.n	8007064 <UART_RxISR_16BIT_FIFOEN+0x340>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fe8:	f3ef 8310 	mrs	r3, PRIMASK
 8006fec:	60fb      	str	r3, [r7, #12]
  return(result);
 8006fee:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006ff0:	65bb      	str	r3, [r7, #88]	; 0x58
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	f383 8810 	msr	PRIMASK, r3
}
 8006ffc:	46c0      	nop			; (mov r8, r8)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	689a      	ldr	r2, [r3, #8]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	491d      	ldr	r1, [pc, #116]	; (8007080 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 800700a:	400a      	ands	r2, r1
 800700c:	609a      	str	r2, [r3, #8]
 800700e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007010:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	f383 8810 	msr	PRIMASK, r3
}
 8007018:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a19      	ldr	r2, [pc, #100]	; (8007084 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800701e:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007020:	f3ef 8310 	mrs	r3, PRIMASK
 8007024:	61bb      	str	r3, [r7, #24]
  return(result);
 8007026:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007028:	657b      	str	r3, [r7, #84]	; 0x54
 800702a:	2301      	movs	r3, #1
 800702c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800702e:	69fb      	ldr	r3, [r7, #28]
 8007030:	f383 8810 	msr	PRIMASK, r3
}
 8007034:	46c0      	nop			; (mov r8, r8)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	681a      	ldr	r2, [r3, #0]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2120      	movs	r1, #32
 8007042:	430a      	orrs	r2, r1
 8007044:	601a      	str	r2, [r3, #0]
 8007046:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007048:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800704a:	6a3b      	ldr	r3, [r7, #32]
 800704c:	f383 8810 	msr	PRIMASK, r3
}
 8007050:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007052:	e007      	b.n	8007064 <UART_RxISR_16BIT_FIFOEN+0x340>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	699a      	ldr	r2, [r3, #24]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	2108      	movs	r1, #8
 8007060:	430a      	orrs	r2, r1
 8007062:	619a      	str	r2, [r3, #24]
}
 8007064:	46c0      	nop			; (mov r8, r8)
 8007066:	46bd      	mov	sp, r7
 8007068:	b022      	add	sp, #136	; 0x88
 800706a:	bd80      	pop	{r7, pc}
 800706c:	fffffeff 	.word	0xfffffeff
 8007070:	effffffe 	.word	0xeffffffe
 8007074:	40008000 	.word	0x40008000
 8007078:	40008400 	.word	0x40008400
 800707c:	fbffffff 	.word	0xfbffffff
 8007080:	efffffff 	.word	0xefffffff
 8007084:	08006805 	.word	0x08006805

08007088 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b082      	sub	sp, #8
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007090:	46c0      	nop			; (mov r8, r8)
 8007092:	46bd      	mov	sp, r7
 8007094:	b002      	add	sp, #8
 8007096:	bd80      	pop	{r7, pc}

08007098 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b082      	sub	sp, #8
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80070a0:	46c0      	nop			; (mov r8, r8)
 80070a2:	46bd      	mov	sp, r7
 80070a4:	b002      	add	sp, #8
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b082      	sub	sp, #8
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80070b0:	46c0      	nop			; (mov r8, r8)
 80070b2:	46bd      	mov	sp, r7
 80070b4:	b002      	add	sp, #8
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b084      	sub	sp, #16
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2284      	movs	r2, #132	; 0x84
 80070c4:	5c9b      	ldrb	r3, [r3, r2]
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d101      	bne.n	80070ce <HAL_UARTEx_DisableFifoMode+0x16>
 80070ca:	2302      	movs	r3, #2
 80070cc:	e027      	b.n	800711e <HAL_UARTEx_DisableFifoMode+0x66>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2284      	movs	r2, #132	; 0x84
 80070d2:	2101      	movs	r1, #1
 80070d4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2288      	movs	r2, #136	; 0x88
 80070da:	2124      	movs	r1, #36	; 0x24
 80070dc:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	2101      	movs	r1, #1
 80070f2:	438a      	bics	r2, r1
 80070f4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	4a0b      	ldr	r2, [pc, #44]	; (8007128 <HAL_UARTEx_DisableFifoMode+0x70>)
 80070fa:	4013      	ands	r3, r2
 80070fc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	68fa      	ldr	r2, [r7, #12]
 800710a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2288      	movs	r2, #136	; 0x88
 8007110:	2120      	movs	r1, #32
 8007112:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2284      	movs	r2, #132	; 0x84
 8007118:	2100      	movs	r1, #0
 800711a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800711c:	2300      	movs	r3, #0
}
 800711e:	0018      	movs	r0, r3
 8007120:	46bd      	mov	sp, r7
 8007122:	b004      	add	sp, #16
 8007124:	bd80      	pop	{r7, pc}
 8007126:	46c0      	nop			; (mov r8, r8)
 8007128:	dfffffff 	.word	0xdfffffff

0800712c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b084      	sub	sp, #16
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2284      	movs	r2, #132	; 0x84
 800713a:	5c9b      	ldrb	r3, [r3, r2]
 800713c:	2b01      	cmp	r3, #1
 800713e:	d101      	bne.n	8007144 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007140:	2302      	movs	r3, #2
 8007142:	e02e      	b.n	80071a2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2284      	movs	r2, #132	; 0x84
 8007148:	2101      	movs	r1, #1
 800714a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2288      	movs	r2, #136	; 0x88
 8007150:	2124      	movs	r1, #36	; 0x24
 8007152:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2101      	movs	r1, #1
 8007168:	438a      	bics	r2, r1
 800716a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	00db      	lsls	r3, r3, #3
 8007174:	08d9      	lsrs	r1, r3, #3
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	683a      	ldr	r2, [r7, #0]
 800717c:	430a      	orrs	r2, r1
 800717e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	0018      	movs	r0, r3
 8007184:	f000 f854 	bl	8007230 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68fa      	ldr	r2, [r7, #12]
 800718e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2288      	movs	r2, #136	; 0x88
 8007194:	2120      	movs	r1, #32
 8007196:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2284      	movs	r2, #132	; 0x84
 800719c:	2100      	movs	r1, #0
 800719e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80071a0:	2300      	movs	r3, #0
}
 80071a2:	0018      	movs	r0, r3
 80071a4:	46bd      	mov	sp, r7
 80071a6:	b004      	add	sp, #16
 80071a8:	bd80      	pop	{r7, pc}
	...

080071ac <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2284      	movs	r2, #132	; 0x84
 80071ba:	5c9b      	ldrb	r3, [r3, r2]
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d101      	bne.n	80071c4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80071c0:	2302      	movs	r3, #2
 80071c2:	e02f      	b.n	8007224 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2284      	movs	r2, #132	; 0x84
 80071c8:	2101      	movs	r1, #1
 80071ca:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2288      	movs	r2, #136	; 0x88
 80071d0:	2124      	movs	r1, #36	; 0x24
 80071d2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2101      	movs	r1, #1
 80071e8:	438a      	bics	r2, r1
 80071ea:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	4a0e      	ldr	r2, [pc, #56]	; (800722c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80071f4:	4013      	ands	r3, r2
 80071f6:	0019      	movs	r1, r3
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	683a      	ldr	r2, [r7, #0]
 80071fe:	430a      	orrs	r2, r1
 8007200:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	0018      	movs	r0, r3
 8007206:	f000 f813 	bl	8007230 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2288      	movs	r2, #136	; 0x88
 8007216:	2120      	movs	r1, #32
 8007218:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2284      	movs	r2, #132	; 0x84
 800721e:	2100      	movs	r1, #0
 8007220:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	0018      	movs	r0, r3
 8007226:	46bd      	mov	sp, r7
 8007228:	b004      	add	sp, #16
 800722a:	bd80      	pop	{r7, pc}
 800722c:	f1ffffff 	.word	0xf1ffffff

08007230 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007230:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800723c:	2b00      	cmp	r3, #0
 800723e:	d108      	bne.n	8007252 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	226a      	movs	r2, #106	; 0x6a
 8007244:	2101      	movs	r1, #1
 8007246:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2268      	movs	r2, #104	; 0x68
 800724c:	2101      	movs	r1, #1
 800724e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007250:	e043      	b.n	80072da <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007252:	260f      	movs	r6, #15
 8007254:	19bb      	adds	r3, r7, r6
 8007256:	2208      	movs	r2, #8
 8007258:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800725a:	200e      	movs	r0, #14
 800725c:	183b      	adds	r3, r7, r0
 800725e:	2208      	movs	r2, #8
 8007260:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	689b      	ldr	r3, [r3, #8]
 8007268:	0e5b      	lsrs	r3, r3, #25
 800726a:	b2da      	uxtb	r2, r3
 800726c:	240d      	movs	r4, #13
 800726e:	193b      	adds	r3, r7, r4
 8007270:	2107      	movs	r1, #7
 8007272:	400a      	ands	r2, r1
 8007274:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	0f5b      	lsrs	r3, r3, #29
 800727e:	b2da      	uxtb	r2, r3
 8007280:	250c      	movs	r5, #12
 8007282:	197b      	adds	r3, r7, r5
 8007284:	2107      	movs	r1, #7
 8007286:	400a      	ands	r2, r1
 8007288:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800728a:	183b      	adds	r3, r7, r0
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	197a      	adds	r2, r7, r5
 8007290:	7812      	ldrb	r2, [r2, #0]
 8007292:	4914      	ldr	r1, [pc, #80]	; (80072e4 <UARTEx_SetNbDataToProcess+0xb4>)
 8007294:	5c8a      	ldrb	r2, [r1, r2]
 8007296:	435a      	muls	r2, r3
 8007298:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800729a:	197b      	adds	r3, r7, r5
 800729c:	781b      	ldrb	r3, [r3, #0]
 800729e:	4a12      	ldr	r2, [pc, #72]	; (80072e8 <UARTEx_SetNbDataToProcess+0xb8>)
 80072a0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072a2:	0019      	movs	r1, r3
 80072a4:	f7f8 ffca 	bl	800023c <__divsi3>
 80072a8:	0003      	movs	r3, r0
 80072aa:	b299      	uxth	r1, r3
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	226a      	movs	r2, #106	; 0x6a
 80072b0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072b2:	19bb      	adds	r3, r7, r6
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	193a      	adds	r2, r7, r4
 80072b8:	7812      	ldrb	r2, [r2, #0]
 80072ba:	490a      	ldr	r1, [pc, #40]	; (80072e4 <UARTEx_SetNbDataToProcess+0xb4>)
 80072bc:	5c8a      	ldrb	r2, [r1, r2]
 80072be:	435a      	muls	r2, r3
 80072c0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80072c2:	193b      	adds	r3, r7, r4
 80072c4:	781b      	ldrb	r3, [r3, #0]
 80072c6:	4a08      	ldr	r2, [pc, #32]	; (80072e8 <UARTEx_SetNbDataToProcess+0xb8>)
 80072c8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072ca:	0019      	movs	r1, r3
 80072cc:	f7f8 ffb6 	bl	800023c <__divsi3>
 80072d0:	0003      	movs	r3, r0
 80072d2:	b299      	uxth	r1, r3
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2268      	movs	r2, #104	; 0x68
 80072d8:	5299      	strh	r1, [r3, r2]
}
 80072da:	46c0      	nop			; (mov r8, r8)
 80072dc:	46bd      	mov	sp, r7
 80072de:	b005      	add	sp, #20
 80072e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072e2:	46c0      	nop			; (mov r8, r8)
 80072e4:	0800a544 	.word	0x0800a544
 80072e8:	0800a54c 	.word	0x0800a54c

080072ec <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 80072ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072ee:	b0e7      	sub	sp, #412	; 0x19c
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	0005      	movs	r5, r0
 80072f4:	000c      	movs	r4, r1
 80072f6:	0010      	movs	r0, r2
 80072f8:	0019      	movs	r1, r3
 80072fa:	4b4b      	ldr	r3, [pc, #300]	; (8007428 <astronode_send_cfg_wr+0x13c>)
 80072fc:	26cc      	movs	r6, #204	; 0xcc
 80072fe:	0076      	lsls	r6, r6, #1
 8007300:	199b      	adds	r3, r3, r6
 8007302:	19db      	adds	r3, r3, r7
 8007304:	1c2a      	adds	r2, r5, #0
 8007306:	701a      	strb	r2, [r3, #0]
 8007308:	4b48      	ldr	r3, [pc, #288]	; (800742c <astronode_send_cfg_wr+0x140>)
 800730a:	0035      	movs	r5, r6
 800730c:	195b      	adds	r3, r3, r5
 800730e:	19db      	adds	r3, r3, r7
 8007310:	1c22      	adds	r2, r4, #0
 8007312:	701a      	strb	r2, [r3, #0]
 8007314:	4b46      	ldr	r3, [pc, #280]	; (8007430 <astronode_send_cfg_wr+0x144>)
 8007316:	002c      	movs	r4, r5
 8007318:	191b      	adds	r3, r3, r4
 800731a:	19db      	adds	r3, r3, r7
 800731c:	1c02      	adds	r2, r0, #0
 800731e:	701a      	strb	r2, [r3, #0]
 8007320:	4b44      	ldr	r3, [pc, #272]	; (8007434 <astronode_send_cfg_wr+0x148>)
 8007322:	191b      	adds	r3, r3, r4
 8007324:	19db      	adds	r3, r3, r7
 8007326:	1c0a      	adds	r2, r1, #0
 8007328:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 800732a:	25d0      	movs	r5, #208	; 0xd0
 800732c:	197b      	adds	r3, r7, r5
 800732e:	0018      	movs	r0, r3
 8007330:	23c6      	movs	r3, #198	; 0xc6
 8007332:	001a      	movs	r2, r3
 8007334:	2100      	movs	r1, #0
 8007336:	f000 ff0d 	bl	8008154 <memset>
    astronode_app_msg_t answer = {0};
 800733a:	4b3f      	ldr	r3, [pc, #252]	; (8007438 <astronode_send_cfg_wr+0x14c>)
 800733c:	191b      	adds	r3, r3, r4
 800733e:	19db      	adds	r3, r3, r7
 8007340:	0018      	movs	r0, r3
 8007342:	23c6      	movs	r3, #198	; 0xc6
 8007344:	001a      	movs	r2, r3
 8007346:	2100      	movs	r1, #0
 8007348:	f000 ff04 	bl	8008154 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 800734c:	0029      	movs	r1, r5
 800734e:	187b      	adds	r3, r7, r1
 8007350:	2205      	movs	r2, #5
 8007352:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8007354:	4b34      	ldr	r3, [pc, #208]	; (8007428 <astronode_send_cfg_wr+0x13c>)
 8007356:	191b      	adds	r3, r3, r4
 8007358:	19db      	adds	r3, r3, r7
 800735a:	2200      	movs	r2, #0
 800735c:	569a      	ldrsb	r2, [r3, r2]
 800735e:	4b33      	ldr	r3, [pc, #204]	; (800742c <astronode_send_cfg_wr+0x140>)
 8007360:	191b      	adds	r3, r3, r4
 8007362:	19db      	adds	r3, r3, r7
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	005b      	lsls	r3, r3, #1
 8007368:	b25b      	sxtb	r3, r3
 800736a:	4313      	orrs	r3, r2
 800736c:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 800736e:	4b30      	ldr	r3, [pc, #192]	; (8007430 <astronode_send_cfg_wr+0x144>)
 8007370:	191b      	adds	r3, r3, r4
 8007372:	19db      	adds	r3, r3, r7
 8007374:	781b      	ldrb	r3, [r3, #0]
 8007376:	009b      	lsls	r3, r3, #2
 8007378:	b25b      	sxtb	r3, r3
 800737a:	4313      	orrs	r3, r2
 800737c:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 800737e:	4b2d      	ldr	r3, [pc, #180]	; (8007434 <astronode_send_cfg_wr+0x148>)
 8007380:	191b      	adds	r3, r3, r4
 8007382:	19db      	adds	r3, r3, r7
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	00db      	lsls	r3, r3, #3
 8007388:	b25b      	sxtb	r3, r3
 800738a:	4313      	orrs	r3, r2
 800738c:	b25b      	sxtb	r3, r3
 800738e:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 8007390:	187b      	adds	r3, r7, r1
 8007392:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8007394:	23d4      	movs	r3, #212	; 0xd4
 8007396:	005b      	lsls	r3, r3, #1
 8007398:	2508      	movs	r5, #8
 800739a:	195b      	adds	r3, r3, r5
 800739c:	19db      	adds	r3, r3, r7
 800739e:	2200      	movs	r2, #0
 80073a0:	569a      	ldrsb	r2, [r3, r2]
 80073a2:	23d6      	movs	r3, #214	; 0xd6
 80073a4:	005b      	lsls	r3, r3, #1
 80073a6:	195b      	adds	r3, r3, r5
 80073a8:	19db      	adds	r3, r3, r7
 80073aa:	781b      	ldrb	r3, [r3, #0]
 80073ac:	005b      	lsls	r3, r3, #1
 80073ae:	b25b      	sxtb	r3, r3
 80073b0:	4313      	orrs	r3, r2
 80073b2:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 80073b4:	23d8      	movs	r3, #216	; 0xd8
 80073b6:	005b      	lsls	r3, r3, #1
 80073b8:	195b      	adds	r3, r3, r5
 80073ba:	19db      	adds	r3, r3, r7
 80073bc:	781b      	ldrb	r3, [r3, #0]
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	b25b      	sxtb	r3, r3
 80073c2:	4313      	orrs	r3, r2
 80073c4:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 80073c6:	23da      	movs	r3, #218	; 0xda
 80073c8:	005b      	lsls	r3, r3, #1
 80073ca:	195b      	adds	r3, r3, r5
 80073cc:	19db      	adds	r3, r3, r7
 80073ce:	781b      	ldrb	r3, [r3, #0]
 80073d0:	00db      	lsls	r3, r3, #3
 80073d2:	b25b      	sxtb	r3, r3
 80073d4:	4313      	orrs	r3, r2
 80073d6:	b25b      	sxtb	r3, r3
 80073d8:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 80073da:	187b      	adds	r3, r7, r1
 80073dc:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 80073de:	0008      	movs	r0, r1
 80073e0:	187b      	adds	r3, r7, r1
 80073e2:	22c4      	movs	r2, #196	; 0xc4
 80073e4:	2103      	movs	r1, #3
 80073e6:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80073e8:	002b      	movs	r3, r5
 80073ea:	18fa      	adds	r2, r7, r3
 80073ec:	183b      	adds	r3, r7, r0
 80073ee:	0011      	movs	r1, r2
 80073f0:	0018      	movs	r0, r3
 80073f2:	f000 fb33 	bl	8007a5c <astronode_transport_send_receive>
 80073f6:	0003      	movs	r3, r0
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d10f      	bne.n	800741c <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 80073fc:	4b0e      	ldr	r3, [pc, #56]	; (8007438 <astronode_send_cfg_wr+0x14c>)
 80073fe:	191b      	adds	r3, r3, r4
 8007400:	19db      	adds	r3, r3, r7
 8007402:	781b      	ldrb	r3, [r3, #0]
 8007404:	2b85      	cmp	r3, #133	; 0x85
 8007406:	d105      	bne.n	8007414 <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 8007408:	4b0c      	ldr	r3, [pc, #48]	; (800743c <astronode_send_cfg_wr+0x150>)
 800740a:	0018      	movs	r0, r3
 800740c:	f7f9 fe90 	bl	8001130 <send_debug_logs>
            return true ;
 8007410:	2301      	movs	r3, #1
 8007412:	e004      	b.n	800741e <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 8007414:	4b0a      	ldr	r3, [pc, #40]	; (8007440 <astronode_send_cfg_wr+0x154>)
 8007416:	0018      	movs	r0, r3
 8007418:	f7f9 fe8a 	bl	8001130 <send_debug_logs>
        }
    }
    return false ;
 800741c:	2300      	movs	r3, #0
}
 800741e:	0018      	movs	r0, r3
 8007420:	46bd      	mov	sp, r7
 8007422:	b067      	add	sp, #412	; 0x19c
 8007424:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007426:	46c0      	nop			; (mov r8, r8)
 8007428:	fffffe6f 	.word	0xfffffe6f
 800742c:	fffffe6e 	.word	0xfffffe6e
 8007430:	fffffe6d 	.word	0xfffffe6d
 8007434:	fffffe6c 	.word	0xfffffe6c
 8007438:	fffffe70 	.word	0xfffffe70
 800743c:	08009298 	.word	0x08009298
 8007440:	080092c4 	.word	0x080092c4

08007444 <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 8007444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007446:	b0ed      	sub	sp, #436	; 0x1b4
 8007448:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800744a:	21c8      	movs	r1, #200	; 0xc8
 800744c:	2318      	movs	r3, #24
 800744e:	18cb      	adds	r3, r1, r3
 8007450:	19db      	adds	r3, r3, r7
 8007452:	0018      	movs	r0, r3
 8007454:	23c6      	movs	r3, #198	; 0xc6
 8007456:	001a      	movs	r2, r3
 8007458:	2100      	movs	r1, #0
 800745a:	f000 fe7b 	bl	8008154 <memset>
    astronode_app_msg_t answer = {0};
 800745e:	4b4a      	ldr	r3, [pc, #296]	; (8007588 <astronode_send_mpn_rr+0x144>)
 8007460:	26cc      	movs	r6, #204	; 0xcc
 8007462:	0076      	lsls	r6, r6, #1
 8007464:	199b      	adds	r3, r3, r6
 8007466:	2218      	movs	r2, #24
 8007468:	4694      	mov	ip, r2
 800746a:	44bc      	add	ip, r7
 800746c:	4463      	add	r3, ip
 800746e:	0018      	movs	r0, r3
 8007470:	23c6      	movs	r3, #198	; 0xc6
 8007472:	001a      	movs	r2, r3
 8007474:	2100      	movs	r1, #0
 8007476:	f000 fe6d 	bl	8008154 <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 800747a:	21c8      	movs	r1, #200	; 0xc8
 800747c:	2318      	movs	r3, #24
 800747e:	18cb      	adds	r3, r1, r3
 8007480:	19db      	adds	r3, r3, r7
 8007482:	221b      	movs	r2, #27
 8007484:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007486:	2318      	movs	r3, #24
 8007488:	18fa      	adds	r2, r7, r3
 800748a:	2318      	movs	r3, #24
 800748c:	18cb      	adds	r3, r1, r3
 800748e:	19db      	adds	r3, r3, r7
 8007490:	0011      	movs	r1, r2
 8007492:	0018      	movs	r0, r3
 8007494:	f000 fae2 	bl	8007a5c <astronode_transport_send_receive>
 8007498:	0003      	movs	r3, r0
 800749a:	2b01      	cmp	r3, #1
 800749c:	d16f      	bne.n	800757e <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 800749e:	4b3a      	ldr	r3, [pc, #232]	; (8007588 <astronode_send_mpn_rr+0x144>)
 80074a0:	0032      	movs	r2, r6
 80074a2:	189b      	adds	r3, r3, r2
 80074a4:	2118      	movs	r1, #24
 80074a6:	468c      	mov	ip, r1
 80074a8:	44bc      	add	ip, r7
 80074aa:	4463      	add	r3, ip
 80074ac:	781b      	ldrb	r3, [r3, #0]
 80074ae:	2b9b      	cmp	r3, #155	; 0x9b
 80074b0:	d161      	bne.n	8007576 <astronode_send_mpn_rr+0x132>
        {
 80074b2:	466b      	mov	r3, sp
 80074b4:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 80074b6:	4b34      	ldr	r3, [pc, #208]	; (8007588 <astronode_send_mpn_rr+0x144>)
 80074b8:	189b      	adds	r3, r3, r2
 80074ba:	2218      	movs	r2, #24
 80074bc:	4694      	mov	ip, r2
 80074be:	44bc      	add	ip, r7
 80074c0:	4463      	add	r3, ip
 80074c2:	22c4      	movs	r2, #196	; 0xc4
 80074c4:	5a9b      	ldrh	r3, [r3, r2]
 80074c6:	001a      	movs	r2, r3
 80074c8:	3a01      	subs	r2, #1
 80074ca:	21ca      	movs	r1, #202	; 0xca
 80074cc:	0049      	lsls	r1, r1, #1
 80074ce:	2018      	movs	r0, #24
 80074d0:	1809      	adds	r1, r1, r0
 80074d2:	19c9      	adds	r1, r1, r7
 80074d4:	600a      	str	r2, [r1, #0]
 80074d6:	001c      	movs	r4, r3
 80074d8:	2200      	movs	r2, #0
 80074da:	0015      	movs	r5, r2
 80074dc:	0020      	movs	r0, r4
 80074de:	0029      	movs	r1, r5
 80074e0:	0004      	movs	r4, r0
 80074e2:	0f62      	lsrs	r2, r4, #29
 80074e4:	000c      	movs	r4, r1
 80074e6:	00e4      	lsls	r4, r4, #3
 80074e8:	617c      	str	r4, [r7, #20]
 80074ea:	697c      	ldr	r4, [r7, #20]
 80074ec:	4314      	orrs	r4, r2
 80074ee:	617c      	str	r4, [r7, #20]
 80074f0:	0001      	movs	r1, r0
 80074f2:	00c9      	lsls	r1, r1, #3
 80074f4:	6139      	str	r1, [r7, #16]
 80074f6:	603b      	str	r3, [r7, #0]
 80074f8:	2200      	movs	r2, #0
 80074fa:	607a      	str	r2, [r7, #4]
 80074fc:	6838      	ldr	r0, [r7, #0]
 80074fe:	6879      	ldr	r1, [r7, #4]
 8007500:	0004      	movs	r4, r0
 8007502:	0f62      	lsrs	r2, r4, #29
 8007504:	000c      	movs	r4, r1
 8007506:	00e4      	lsls	r4, r4, #3
 8007508:	60fc      	str	r4, [r7, #12]
 800750a:	68fc      	ldr	r4, [r7, #12]
 800750c:	4314      	orrs	r4, r2
 800750e:	60fc      	str	r4, [r7, #12]
 8007510:	0001      	movs	r1, r0
 8007512:	00ca      	lsls	r2, r1, #3
 8007514:	60ba      	str	r2, [r7, #8]
 8007516:	3307      	adds	r3, #7
 8007518:	08db      	lsrs	r3, r3, #3
 800751a:	00db      	lsls	r3, r3, #3
 800751c:	4669      	mov	r1, sp
 800751e:	1acb      	subs	r3, r1, r3
 8007520:	469d      	mov	sp, r3
 8007522:	466b      	mov	r3, sp
 8007524:	3300      	adds	r3, #0
 8007526:	24c8      	movs	r4, #200	; 0xc8
 8007528:	0064      	lsls	r4, r4, #1
 800752a:	2218      	movs	r2, #24
 800752c:	18a2      	adds	r2, r4, r2
 800752e:	19d1      	adds	r1, r2, r7
 8007530:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 8007532:	4b16      	ldr	r3, [pc, #88]	; (800758c <astronode_send_mpn_rr+0x148>)
 8007534:	0018      	movs	r0, r3
 8007536:	f7f9 fdfb 	bl	8001130 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 800753a:	4b13      	ldr	r3, [pc, #76]	; (8007588 <astronode_send_mpn_rr+0x144>)
 800753c:	22cc      	movs	r2, #204	; 0xcc
 800753e:	0052      	lsls	r2, r2, #1
 8007540:	189b      	adds	r3, r3, r2
 8007542:	2218      	movs	r2, #24
 8007544:	4694      	mov	ip, r2
 8007546:	44bc      	add	ip, r7
 8007548:	4463      	add	r3, ip
 800754a:	22c4      	movs	r2, #196	; 0xc4
 800754c:	5a9b      	ldrh	r3, [r3, r2]
 800754e:	0019      	movs	r1, r3
 8007550:	2318      	movs	r3, #24
 8007552:	18fb      	adds	r3, r7, r3
 8007554:	3301      	adds	r3, #1
 8007556:	4a0e      	ldr	r2, [pc, #56]	; (8007590 <astronode_send_mpn_rr+0x14c>)
 8007558:	2018      	movs	r0, #24
 800755a:	1820      	adds	r0, r4, r0
 800755c:	19c0      	adds	r0, r0, r7
 800755e:	6800      	ldr	r0, [r0, #0]
 8007560:	f000 fda4 	bl	80080ac <sniprintf>
            send_debug_logs(product_number);
 8007564:	2318      	movs	r3, #24
 8007566:	18e3      	adds	r3, r4, r3
 8007568:	19db      	adds	r3, r3, r7
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	0018      	movs	r0, r3
 800756e:	f7f9 fddf 	bl	8001130 <send_debug_logs>
 8007572:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8007574:	e003      	b.n	800757e <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8007576:	4b07      	ldr	r3, [pc, #28]	; (8007594 <astronode_send_mpn_rr+0x150>)
 8007578:	0018      	movs	r0, r3
 800757a:	f7f9 fdd9 	bl	8001130 <send_debug_logs>
}
 800757e:	46c0      	nop			; (mov r8, r8)
 8007580:	46bd      	mov	sp, r7
 8007582:	b06d      	add	sp, #436	; 0x1b4
 8007584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007586:	46c0      	nop			; (mov r8, r8)
 8007588:	fffffe68 	.word	0xfffffe68
 800758c:	08009828 	.word	0x08009828
 8007590:	08009360 	.word	0x08009360
 8007594:	0800939c 	.word	0x0800939c

08007598 <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b082      	sub	sp, #8
 800759c:	af00      	add	r7, sp, #0
 800759e:	0002      	movs	r2, r0
 80075a0:	6039      	str	r1, [r7, #0]
 80075a2:	1dfb      	adds	r3, r7, #7
 80075a4:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 80075a6:	1dfb      	adds	r3, r7, #7
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	2b2f      	cmp	r3, #47	; 0x2f
 80075ac:	d90b      	bls.n	80075c6 <ascii_to_value+0x2e>
 80075ae:	1dfb      	adds	r3, r7, #7
 80075b0:	781b      	ldrb	r3, [r3, #0]
 80075b2:	2b39      	cmp	r3, #57	; 0x39
 80075b4:	d807      	bhi.n	80075c6 <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 80075b6:	1dfb      	adds	r3, r7, #7
 80075b8:	781b      	ldrb	r3, [r3, #0]
 80075ba:	3b30      	subs	r3, #48	; 0x30
 80075bc:	b2da      	uxtb	r2, r3
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	701a      	strb	r2, [r3, #0]
        return true;
 80075c2:	2301      	movs	r3, #1
 80075c4:	e010      	b.n	80075e8 <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 80075c6:	1dfb      	adds	r3, r7, #7
 80075c8:	781b      	ldrb	r3, [r3, #0]
 80075ca:	2b40      	cmp	r3, #64	; 0x40
 80075cc:	d90b      	bls.n	80075e6 <ascii_to_value+0x4e>
 80075ce:	1dfb      	adds	r3, r7, #7
 80075d0:	781b      	ldrb	r3, [r3, #0]
 80075d2:	2b46      	cmp	r3, #70	; 0x46
 80075d4:	d807      	bhi.n	80075e6 <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 80075d6:	1dfb      	adds	r3, r7, #7
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	3b37      	subs	r3, #55	; 0x37
 80075dc:	b2da      	uxtb	r2, r3
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	701a      	strb	r2, [r3, #0]
        return true;
 80075e2:	2301      	movs	r3, #1
 80075e4:	e000      	b.n	80075e8 <ascii_to_value+0x50>
    }
    else
    {
        return false;
 80075e6:	2300      	movs	r3, #0
    }
}
 80075e8:	0018      	movs	r0, r3
 80075ea:	46bd      	mov	sp, r7
 80075ec:	b002      	add	sp, #8
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 80075f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075f2:	b085      	sub	sp, #20
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
 80075f8:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 80075fa:	250e      	movs	r5, #14
 80075fc:	197b      	adds	r3, r7, r5
 80075fe:	2200      	movs	r2, #0
 8007600:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8007602:	197b      	adds	r3, r7, r5
 8007604:	881b      	ldrh	r3, [r3, #0]
 8007606:	197a      	adds	r2, r7, r5
 8007608:	1c59      	adds	r1, r3, #1
 800760a:	8011      	strh	r1, [r2, #0]
 800760c:	001a      	movs	r2, r3
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	189b      	adds	r3, r3, r2
 8007612:	2202      	movs	r2, #2
 8007614:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	260a      	movs	r6, #10
 800761a:	19bc      	adds	r4, r7, r6
 800761c:	4a44      	ldr	r2, [pc, #272]	; (8007730 <astronode_create_request_transport+0x140>)
 800761e:	2101      	movs	r1, #1
 8007620:	0018      	movs	r0, r3
 8007622:	f000 fa7d 	bl	8007b20 <calculate_crc>
 8007626:	0003      	movs	r3, r0
 8007628:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	1c58      	adds	r0, r3, #1
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	22c4      	movs	r2, #196	; 0xc4
 8007632:	5a99      	ldrh	r1, [r3, r2]
 8007634:	19bc      	adds	r4, r7, r6
 8007636:	19bb      	adds	r3, r7, r6
 8007638:	881b      	ldrh	r3, [r3, #0]
 800763a:	001a      	movs	r2, r3
 800763c:	f000 fa70 	bl	8007b20 <calculate_crc>
 8007640:	0003      	movs	r3, r0
 8007642:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8007644:	19bb      	adds	r3, r7, r6
 8007646:	881b      	ldrh	r3, [r3, #0]
 8007648:	021b      	lsls	r3, r3, #8
 800764a:	b21a      	sxth	r2, r3
 800764c:	0031      	movs	r1, r6
 800764e:	19bb      	adds	r3, r7, r6
 8007650:	881b      	ldrh	r3, [r3, #0]
 8007652:	0a1b      	lsrs	r3, r3, #8
 8007654:	b29b      	uxth	r3, r3
 8007656:	b21b      	sxth	r3, r3
 8007658:	4313      	orrs	r3, r2
 800765a:	b21a      	sxth	r2, r3
 800765c:	187b      	adds	r3, r7, r1
 800765e:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	7818      	ldrb	r0, [r3, #0]
 8007664:	197b      	adds	r3, r7, r5
 8007666:	881b      	ldrh	r3, [r3, #0]
 8007668:	683a      	ldr	r2, [r7, #0]
 800766a:	18d3      	adds	r3, r2, r3
 800766c:	0019      	movs	r1, r3
 800766e:	f000 fbeb 	bl	8007e48 <uint8_to_ascii_buffer>
    index += 2;
 8007672:	197b      	adds	r3, r7, r5
 8007674:	197a      	adds	r2, r7, r5
 8007676:	8812      	ldrh	r2, [r2, #0]
 8007678:	3202      	adds	r2, #2
 800767a:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 800767c:	230c      	movs	r3, #12
 800767e:	18fb      	adds	r3, r7, r3
 8007680:	2200      	movs	r2, #0
 8007682:	801a      	strh	r2, [r3, #0]
 8007684:	e017      	b.n	80076b6 <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 8007686:	240c      	movs	r4, #12
 8007688:	193b      	adds	r3, r7, r4
 800768a:	881b      	ldrh	r3, [r3, #0]
 800768c:	687a      	ldr	r2, [r7, #4]
 800768e:	18d3      	adds	r3, r2, r3
 8007690:	7858      	ldrb	r0, [r3, #1]
 8007692:	250e      	movs	r5, #14
 8007694:	197b      	adds	r3, r7, r5
 8007696:	881b      	ldrh	r3, [r3, #0]
 8007698:	683a      	ldr	r2, [r7, #0]
 800769a:	18d3      	adds	r3, r2, r3
 800769c:	0019      	movs	r1, r3
 800769e:	f000 fbd3 	bl	8007e48 <uint8_to_ascii_buffer>
        index += 2;
 80076a2:	197b      	adds	r3, r7, r5
 80076a4:	197a      	adds	r2, r7, r5
 80076a6:	8812      	ldrh	r2, [r2, #0]
 80076a8:	3202      	adds	r2, #2
 80076aa:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 80076ac:	193b      	adds	r3, r7, r4
 80076ae:	881a      	ldrh	r2, [r3, #0]
 80076b0:	193b      	adds	r3, r7, r4
 80076b2:	3201      	adds	r2, #1
 80076b4:	801a      	strh	r2, [r3, #0]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	22c4      	movs	r2, #196	; 0xc4
 80076ba:	5a9b      	ldrh	r3, [r3, r2]
 80076bc:	220c      	movs	r2, #12
 80076be:	18ba      	adds	r2, r7, r2
 80076c0:	8812      	ldrh	r2, [r2, #0]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d3df      	bcc.n	8007686 <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 80076c6:	250a      	movs	r5, #10
 80076c8:	197b      	adds	r3, r7, r5
 80076ca:	881b      	ldrh	r3, [r3, #0]
 80076cc:	0a1b      	lsrs	r3, r3, #8
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	b2d8      	uxtb	r0, r3
 80076d2:	240e      	movs	r4, #14
 80076d4:	193b      	adds	r3, r7, r4
 80076d6:	881b      	ldrh	r3, [r3, #0]
 80076d8:	683a      	ldr	r2, [r7, #0]
 80076da:	18d3      	adds	r3, r2, r3
 80076dc:	0019      	movs	r1, r3
 80076de:	f000 fbb3 	bl	8007e48 <uint8_to_ascii_buffer>
    index += 2;
 80076e2:	0021      	movs	r1, r4
 80076e4:	187b      	adds	r3, r7, r1
 80076e6:	187a      	adds	r2, r7, r1
 80076e8:	8812      	ldrh	r2, [r2, #0]
 80076ea:	3202      	adds	r2, #2
 80076ec:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 80076ee:	197b      	adds	r3, r7, r5
 80076f0:	881b      	ldrh	r3, [r3, #0]
 80076f2:	b2d8      	uxtb	r0, r3
 80076f4:	000c      	movs	r4, r1
 80076f6:	187b      	adds	r3, r7, r1
 80076f8:	881b      	ldrh	r3, [r3, #0]
 80076fa:	683a      	ldr	r2, [r7, #0]
 80076fc:	18d3      	adds	r3, r2, r3
 80076fe:	0019      	movs	r1, r3
 8007700:	f000 fba2 	bl	8007e48 <uint8_to_ascii_buffer>
    index += 2;
 8007704:	0020      	movs	r0, r4
 8007706:	183b      	adds	r3, r7, r0
 8007708:	183a      	adds	r2, r7, r0
 800770a:	8812      	ldrh	r2, [r2, #0]
 800770c:	3202      	adds	r2, #2
 800770e:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 8007710:	183b      	adds	r3, r7, r0
 8007712:	881b      	ldrh	r3, [r3, #0]
 8007714:	183a      	adds	r2, r7, r0
 8007716:	1c59      	adds	r1, r3, #1
 8007718:	8011      	strh	r1, [r2, #0]
 800771a:	001a      	movs	r2, r3
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	189b      	adds	r3, r3, r2
 8007720:	2203      	movs	r2, #3
 8007722:	701a      	strb	r2, [r3, #0]

    return index;
 8007724:	183b      	adds	r3, r7, r0
 8007726:	881b      	ldrh	r3, [r3, #0]
}
 8007728:	0018      	movs	r0, r3
 800772a:	46bd      	mov	sp, r7
 800772c:	b005      	add	sp, #20
 800772e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007730:	0000ffff 	.word	0x0000ffff

08007734 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 8007734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007736:	b089      	sub	sp, #36	; 0x24
 8007738:	af00      	add	r7, sp, #0
 800773a:	60f8      	str	r0, [r7, #12]
 800773c:	607a      	str	r2, [r7, #4]
 800773e:	230a      	movs	r3, #10
 8007740:	18fb      	adds	r3, r7, r3
 8007742:	1c0a      	adds	r2, r1, #0
 8007744:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	781b      	ldrb	r3, [r3, #0]
 800774a:	2b02      	cmp	r3, #2
 800774c:	d005      	beq.n	800775a <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 800774e:	4bbd      	ldr	r3, [pc, #756]	; (8007a44 <astronode_decode_answer_transport+0x310>)
 8007750:	0018      	movs	r0, r3
 8007752:	f7f9 fced 	bl	8001130 <send_debug_logs>
        return RS_FAILURE;
 8007756:	2300      	movs	r3, #0
 8007758:	e170      	b.n	8007a3c <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 800775a:	210a      	movs	r1, #10
 800775c:	187b      	adds	r3, r7, r1
 800775e:	881b      	ldrh	r3, [r3, #0]
 8007760:	2201      	movs	r2, #1
 8007762:	4013      	ands	r3, r2
 8007764:	b29b      	uxth	r3, r3
 8007766:	2b00      	cmp	r3, #0
 8007768:	d103      	bne.n	8007772 <astronode_decode_answer_transport+0x3e>
 800776a:	187b      	adds	r3, r7, r1
 800776c:	881b      	ldrh	r3, [r3, #0]
 800776e:	2b07      	cmp	r3, #7
 8007770:	d805      	bhi.n	800777e <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 8007772:	4bb5      	ldr	r3, [pc, #724]	; (8007a48 <astronode_decode_answer_transport+0x314>)
 8007774:	0018      	movs	r0, r3
 8007776:	f7f9 fcdb 	bl	8001130 <send_debug_logs>
        return RS_FAILURE;
 800777a:	2300      	movs	r3, #0
 800777c:	e15e      	b.n	8007a3c <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 800777e:	230a      	movs	r3, #10
 8007780:	18fb      	adds	r3, r7, r3
 8007782:	881b      	ldrh	r3, [r3, #0]
 8007784:	3b08      	subs	r3, #8
 8007786:	2b00      	cmp	r3, #0
 8007788:	da00      	bge.n	800778c <astronode_decode_answer_transport+0x58>
 800778a:	3301      	adds	r3, #1
 800778c:	105b      	asrs	r3, r3, #1
 800778e:	b299      	uxth	r1, r3
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	22c4      	movs	r2, #196	; 0xc4
 8007794:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 8007796:	230a      	movs	r3, #10
 8007798:	18fb      	adds	r3, r7, r3
 800779a:	881b      	ldrh	r3, [r3, #0]
 800779c:	3b01      	subs	r3, #1
 800779e:	68fa      	ldr	r2, [r7, #12]
 80077a0:	18d3      	adds	r3, r2, r3
 80077a2:	781b      	ldrb	r3, [r3, #0]
 80077a4:	2b03      	cmp	r3, #3
 80077a6:	d005      	beq.n	80077b4 <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 80077a8:	4ba8      	ldr	r3, [pc, #672]	; (8007a4c <astronode_decode_answer_transport+0x318>)
 80077aa:	0018      	movs	r0, r3
 80077ac:	f7f9 fcc0 	bl	8001130 <send_debug_logs>
        return RS_FAILURE;
 80077b0:	2300      	movs	r3, #0
 80077b2:	e143      	b.n	8007a3c <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 80077b4:	2117      	movs	r1, #23
 80077b6:	187b      	adds	r3, r7, r1
 80077b8:	2200      	movs	r2, #0
 80077ba:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 80077bc:	2416      	movs	r4, #22
 80077be:	193b      	adds	r3, r7, r4
 80077c0:	2200      	movs	r2, #0
 80077c2:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	3301      	adds	r3, #1
 80077c8:	781b      	ldrb	r3, [r3, #0]
 80077ca:	187a      	adds	r2, r7, r1
 80077cc:	0011      	movs	r1, r2
 80077ce:	0018      	movs	r0, r3
 80077d0:	f7ff fee2 	bl	8007598 <ascii_to_value>
 80077d4:	0003      	movs	r3, r0
 80077d6:	001a      	movs	r2, r3
 80077d8:	2301      	movs	r3, #1
 80077da:	4053      	eors	r3, r2
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d10e      	bne.n	8007800 <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	3302      	adds	r3, #2
 80077e6:	781b      	ldrb	r3, [r3, #0]
 80077e8:	193a      	adds	r2, r7, r4
 80077ea:	0011      	movs	r1, r2
 80077ec:	0018      	movs	r0, r3
 80077ee:	f7ff fed3 	bl	8007598 <ascii_to_value>
 80077f2:	0003      	movs	r3, r0
 80077f4:	001a      	movs	r2, r3
 80077f6:	2301      	movs	r3, #1
 80077f8:	4053      	eors	r3, r2
 80077fa:	b2db      	uxtb	r3, r3
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d005      	beq.n	800780c <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8007800:	4b93      	ldr	r3, [pc, #588]	; (8007a50 <astronode_decode_answer_transport+0x31c>)
 8007802:	0018      	movs	r0, r3
 8007804:	f7f9 fc94 	bl	8001130 <send_debug_logs>
        return RS_FAILURE;
 8007808:	2300      	movs	r3, #0
 800780a:	e117      	b.n	8007a3c <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 800780c:	2317      	movs	r3, #23
 800780e:	18fb      	adds	r3, r7, r3
 8007810:	781b      	ldrb	r3, [r3, #0]
 8007812:	011b      	lsls	r3, r3, #4
 8007814:	b2da      	uxtb	r2, r3
 8007816:	2316      	movs	r3, #22
 8007818:	18fb      	adds	r3, r7, r3
 800781a:	781b      	ldrb	r3, [r3, #0]
 800781c:	18d3      	adds	r3, r2, r3
 800781e:	b2da      	uxtb	r2, r3
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8007824:	231e      	movs	r3, #30
 8007826:	18fb      	adds	r3, r7, r3
 8007828:	2203      	movs	r2, #3
 800782a:	801a      	strh	r2, [r3, #0]
 800782c:	231c      	movs	r3, #28
 800782e:	18fb      	adds	r3, r7, r3
 8007830:	2200      	movs	r2, #0
 8007832:	801a      	strh	r2, [r3, #0]
 8007834:	e045      	b.n	80078c2 <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 8007836:	241e      	movs	r4, #30
 8007838:	193b      	adds	r3, r7, r4
 800783a:	881b      	ldrh	r3, [r3, #0]
 800783c:	68fa      	ldr	r2, [r7, #12]
 800783e:	18d3      	adds	r3, r2, r3
 8007840:	781b      	ldrb	r3, [r3, #0]
 8007842:	2217      	movs	r2, #23
 8007844:	18ba      	adds	r2, r7, r2
 8007846:	0011      	movs	r1, r2
 8007848:	0018      	movs	r0, r3
 800784a:	f7ff fea5 	bl	8007598 <ascii_to_value>
 800784e:	0003      	movs	r3, r0
 8007850:	001a      	movs	r2, r3
 8007852:	2301      	movs	r3, #1
 8007854:	4053      	eors	r3, r2
 8007856:	b2db      	uxtb	r3, r3
 8007858:	2b00      	cmp	r3, #0
 800785a:	d112      	bne.n	8007882 <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 800785c:	193b      	adds	r3, r7, r4
 800785e:	881b      	ldrh	r3, [r3, #0]
 8007860:	3301      	adds	r3, #1
 8007862:	68fa      	ldr	r2, [r7, #12]
 8007864:	18d3      	adds	r3, r2, r3
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	2216      	movs	r2, #22
 800786a:	18ba      	adds	r2, r7, r2
 800786c:	0011      	movs	r1, r2
 800786e:	0018      	movs	r0, r3
 8007870:	f7ff fe92 	bl	8007598 <ascii_to_value>
 8007874:	0003      	movs	r3, r0
 8007876:	001a      	movs	r2, r3
 8007878:	2301      	movs	r3, #1
 800787a:	4053      	eors	r3, r2
 800787c:	b2db      	uxtb	r3, r3
 800787e:	2b00      	cmp	r3, #0
 8007880:	d005      	beq.n	800788e <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8007882:	4b73      	ldr	r3, [pc, #460]	; (8007a50 <astronode_decode_answer_transport+0x31c>)
 8007884:	0018      	movs	r0, r3
 8007886:	f7f9 fc53 	bl	8001130 <send_debug_logs>
            return RS_FAILURE;
 800788a:	2300      	movs	r3, #0
 800788c:	e0d6      	b.n	8007a3c <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 800788e:	2317      	movs	r3, #23
 8007890:	18fb      	adds	r3, r7, r3
 8007892:	781b      	ldrb	r3, [r3, #0]
 8007894:	011b      	lsls	r3, r3, #4
 8007896:	b2d9      	uxtb	r1, r3
 8007898:	2316      	movs	r3, #22
 800789a:	18fb      	adds	r3, r7, r3
 800789c:	781a      	ldrb	r2, [r3, #0]
 800789e:	201c      	movs	r0, #28
 80078a0:	183b      	adds	r3, r7, r0
 80078a2:	881b      	ldrh	r3, [r3, #0]
 80078a4:	1838      	adds	r0, r7, r0
 80078a6:	1c5c      	adds	r4, r3, #1
 80078a8:	8004      	strh	r4, [r0, #0]
 80078aa:	0018      	movs	r0, r3
 80078ac:	188b      	adds	r3, r1, r2
 80078ae:	b2da      	uxtb	r2, r3
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	181b      	adds	r3, r3, r0
 80078b4:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 80078b6:	221e      	movs	r2, #30
 80078b8:	18bb      	adds	r3, r7, r2
 80078ba:	18ba      	adds	r2, r7, r2
 80078bc:	8812      	ldrh	r2, [r2, #0]
 80078be:	3202      	adds	r2, #2
 80078c0:	801a      	strh	r2, [r3, #0]
 80078c2:	231e      	movs	r3, #30
 80078c4:	18fb      	adds	r3, r7, r3
 80078c6:	881a      	ldrh	r2, [r3, #0]
 80078c8:	260a      	movs	r6, #10
 80078ca:	19bb      	adds	r3, r7, r6
 80078cc:	881b      	ldrh	r3, [r3, #0]
 80078ce:	3b05      	subs	r3, #5
 80078d0:	429a      	cmp	r2, r3
 80078d2:	dbb0      	blt.n	8007836 <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	251a      	movs	r5, #26
 80078d8:	197c      	adds	r4, r7, r5
 80078da:	4a5e      	ldr	r2, [pc, #376]	; (8007a54 <astronode_decode_answer_transport+0x320>)
 80078dc:	2101      	movs	r1, #1
 80078de:	0018      	movs	r0, r3
 80078e0:	f000 f91e 	bl	8007b20 <calculate_crc>
 80078e4:	0003      	movs	r3, r0
 80078e6:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	1c58      	adds	r0, r3, #1
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	22c4      	movs	r2, #196	; 0xc4
 80078f0:	5a99      	ldrh	r1, [r3, r2]
 80078f2:	197c      	adds	r4, r7, r5
 80078f4:	197b      	adds	r3, r7, r5
 80078f6:	881b      	ldrh	r3, [r3, #0]
 80078f8:	001a      	movs	r2, r3
 80078fa:	f000 f911 	bl	8007b20 <calculate_crc>
 80078fe:	0003      	movs	r3, r0
 8007900:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 8007902:	197b      	adds	r3, r7, r5
 8007904:	881b      	ldrh	r3, [r3, #0]
 8007906:	021b      	lsls	r3, r3, #8
 8007908:	b21a      	sxth	r2, r3
 800790a:	0029      	movs	r1, r5
 800790c:	197b      	adds	r3, r7, r5
 800790e:	881b      	ldrh	r3, [r3, #0]
 8007910:	0a1b      	lsrs	r3, r3, #8
 8007912:	b29b      	uxth	r3, r3
 8007914:	b21b      	sxth	r3, r3
 8007916:	4313      	orrs	r3, r2
 8007918:	b21a      	sxth	r2, r3
 800791a:	187b      	adds	r3, r7, r1
 800791c:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 800791e:	19bb      	adds	r3, r7, r6
 8007920:	881b      	ldrh	r3, [r3, #0]
 8007922:	3b05      	subs	r3, #5
 8007924:	68fa      	ldr	r2, [r7, #12]
 8007926:	18d3      	adds	r3, r2, r3
 8007928:	781b      	ldrb	r3, [r3, #0]
 800792a:	2217      	movs	r2, #23
 800792c:	18ba      	adds	r2, r7, r2
 800792e:	0011      	movs	r1, r2
 8007930:	0018      	movs	r0, r3
 8007932:	f7ff fe31 	bl	8007598 <ascii_to_value>
 8007936:	0003      	movs	r3, r0
 8007938:	001a      	movs	r2, r3
 800793a:	2301      	movs	r3, #1
 800793c:	4053      	eors	r3, r2
 800793e:	b2db      	uxtb	r3, r3
 8007940:	2b00      	cmp	r3, #0
 8007942:	d112      	bne.n	800796a <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 8007944:	19bb      	adds	r3, r7, r6
 8007946:	881b      	ldrh	r3, [r3, #0]
 8007948:	3b04      	subs	r3, #4
 800794a:	68fa      	ldr	r2, [r7, #12]
 800794c:	18d3      	adds	r3, r2, r3
 800794e:	781b      	ldrb	r3, [r3, #0]
 8007950:	2216      	movs	r2, #22
 8007952:	18ba      	adds	r2, r7, r2
 8007954:	0011      	movs	r1, r2
 8007956:	0018      	movs	r0, r3
 8007958:	f7ff fe1e 	bl	8007598 <ascii_to_value>
 800795c:	0003      	movs	r3, r0
 800795e:	001a      	movs	r2, r3
 8007960:	2301      	movs	r3, #1
 8007962:	4053      	eors	r3, r2
 8007964:	b2db      	uxtb	r3, r3
 8007966:	2b00      	cmp	r3, #0
 8007968:	d005      	beq.n	8007976 <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800796a:	4b39      	ldr	r3, [pc, #228]	; (8007a50 <astronode_decode_answer_transport+0x31c>)
 800796c:	0018      	movs	r0, r3
 800796e:	f7f9 fbdf 	bl	8001130 <send_debug_logs>
        return RS_FAILURE;
 8007972:	2300      	movs	r3, #0
 8007974:	e062      	b.n	8007a3c <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 8007976:	2017      	movs	r0, #23
 8007978:	183b      	adds	r3, r7, r0
 800797a:	781b      	ldrb	r3, [r3, #0]
 800797c:	b29b      	uxth	r3, r3
 800797e:	031b      	lsls	r3, r3, #12
 8007980:	b299      	uxth	r1, r3
 8007982:	2416      	movs	r4, #22
 8007984:	193b      	adds	r3, r7, r4
 8007986:	781b      	ldrb	r3, [r3, #0]
 8007988:	b29b      	uxth	r3, r3
 800798a:	021b      	lsls	r3, r3, #8
 800798c:	b29a      	uxth	r2, r3
 800798e:	2318      	movs	r3, #24
 8007990:	18fb      	adds	r3, r7, r3
 8007992:	188a      	adds	r2, r1, r2
 8007994:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 8007996:	250a      	movs	r5, #10
 8007998:	197b      	adds	r3, r7, r5
 800799a:	881b      	ldrh	r3, [r3, #0]
 800799c:	3b03      	subs	r3, #3
 800799e:	68fa      	ldr	r2, [r7, #12]
 80079a0:	18d3      	adds	r3, r2, r3
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	183a      	adds	r2, r7, r0
 80079a6:	0011      	movs	r1, r2
 80079a8:	0018      	movs	r0, r3
 80079aa:	f7ff fdf5 	bl	8007598 <ascii_to_value>
 80079ae:	0003      	movs	r3, r0
 80079b0:	001a      	movs	r2, r3
 80079b2:	2301      	movs	r3, #1
 80079b4:	4053      	eors	r3, r2
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d111      	bne.n	80079e0 <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 80079bc:	197b      	adds	r3, r7, r5
 80079be:	881b      	ldrh	r3, [r3, #0]
 80079c0:	3b02      	subs	r3, #2
 80079c2:	68fa      	ldr	r2, [r7, #12]
 80079c4:	18d3      	adds	r3, r2, r3
 80079c6:	781b      	ldrb	r3, [r3, #0]
 80079c8:	193a      	adds	r2, r7, r4
 80079ca:	0011      	movs	r1, r2
 80079cc:	0018      	movs	r0, r3
 80079ce:	f7ff fde3 	bl	8007598 <ascii_to_value>
 80079d2:	0003      	movs	r3, r0
 80079d4:	001a      	movs	r2, r3
 80079d6:	2301      	movs	r3, #1
 80079d8:	4053      	eors	r3, r2
 80079da:	b2db      	uxtb	r3, r3
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d005      	beq.n	80079ec <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80079e0:	4b1b      	ldr	r3, [pc, #108]	; (8007a50 <astronode_decode_answer_transport+0x31c>)
 80079e2:	0018      	movs	r0, r3
 80079e4:	f7f9 fba4 	bl	8001130 <send_debug_logs>
        return RS_FAILURE;
 80079e8:	2300      	movs	r3, #0
 80079ea:	e027      	b.n	8007a3c <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 80079ec:	2317      	movs	r3, #23
 80079ee:	18fb      	adds	r3, r7, r3
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	011b      	lsls	r3, r3, #4
 80079f6:	b29a      	uxth	r2, r3
 80079f8:	2316      	movs	r3, #22
 80079fa:	18fb      	adds	r3, r7, r3
 80079fc:	781b      	ldrb	r3, [r3, #0]
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	18d3      	adds	r3, r2, r3
 8007a02:	b299      	uxth	r1, r3
 8007a04:	2018      	movs	r0, #24
 8007a06:	183b      	adds	r3, r7, r0
 8007a08:	183a      	adds	r2, r7, r0
 8007a0a:	8812      	ldrh	r2, [r2, #0]
 8007a0c:	188a      	adds	r2, r1, r2
 8007a0e:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 8007a10:	183a      	adds	r2, r7, r0
 8007a12:	231a      	movs	r3, #26
 8007a14:	18fb      	adds	r3, r7, r3
 8007a16:	8812      	ldrh	r2, [r2, #0]
 8007a18:	881b      	ldrh	r3, [r3, #0]
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d005      	beq.n	8007a2a <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 8007a1e:	4b0e      	ldr	r3, [pc, #56]	; (8007a58 <astronode_decode_answer_transport+0x324>)
 8007a20:	0018      	movs	r0, r3
 8007a22:	f7f9 fb85 	bl	8001130 <send_debug_logs>
        return RS_FAILURE;
 8007a26:	2300      	movs	r3, #0
 8007a28:	e008      	b.n	8007a3c <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	781b      	ldrb	r3, [r3, #0]
 8007a2e:	2bff      	cmp	r3, #255	; 0xff
 8007a30:	d103      	bne.n	8007a3a <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	0018      	movs	r0, r3
 8007a36:	f000 f8c3 	bl	8007bc0 <check_for_error>
    }

    return RS_SUCCESS;
 8007a3a:	2301      	movs	r3, #1
}
 8007a3c:	0018      	movs	r0, r3
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	b009      	add	sp, #36	; 0x24
 8007a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a44:	08009e0c 	.word	0x08009e0c
 8007a48:	08009e5c 	.word	0x08009e5c
 8007a4c:	08009eac 	.word	0x08009eac
 8007a50:	08009efc 	.word	0x08009efc
 8007a54:	0000ffff 	.word	0x0000ffff
 8007a58:	08009f48 	.word	0x08009f48

08007a5c <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 8007a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a5e:	4c2b      	ldr	r4, [pc, #172]	; (8007b0c <astronode_transport_send_receive+0xb0>)
 8007a60:	44a5      	add	sp, r4
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	6078      	str	r0, [r7, #4]
 8007a66:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8007a68:	4b29      	ldr	r3, [pc, #164]	; (8007b10 <astronode_transport_send_receive+0xb4>)
 8007a6a:	25ca      	movs	r5, #202	; 0xca
 8007a6c:	00ad      	lsls	r5, r5, #2
 8007a6e:	195b      	adds	r3, r3, r5
 8007a70:	19db      	adds	r3, r3, r7
 8007a72:	2200      	movs	r2, #0
 8007a74:	601a      	str	r2, [r3, #0]
 8007a76:	3304      	adds	r3, #4
 8007a78:	22c4      	movs	r2, #196	; 0xc4
 8007a7a:	0052      	lsls	r2, r2, #1
 8007a7c:	2100      	movs	r1, #0
 8007a7e:	0018      	movs	r0, r3
 8007a80:	f000 fb68 	bl	8008154 <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8007a84:	4b23      	ldr	r3, [pc, #140]	; (8007b14 <astronode_transport_send_receive+0xb8>)
 8007a86:	195b      	adds	r3, r3, r5
 8007a88:	19db      	adds	r3, r3, r7
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	601a      	str	r2, [r3, #0]
 8007a8e:	3304      	adds	r3, #4
 8007a90:	22c4      	movs	r2, #196	; 0xc4
 8007a92:	0052      	lsls	r2, r2, #1
 8007a94:	2100      	movs	r1, #0
 8007a96:	0018      	movs	r0, r3
 8007a98:	f000 fb5c 	bl	8008154 <memset>
    uint16_t answer_length =  0;
 8007a9c:	4b1e      	ldr	r3, [pc, #120]	; (8007b18 <astronode_transport_send_receive+0xbc>)
 8007a9e:	195b      	adds	r3, r3, r5
 8007aa0:	19db      	adds	r3, r3, r7
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 8007aa6:	4e1d      	ldr	r6, [pc, #116]	; (8007b1c <astronode_transport_send_receive+0xc0>)
 8007aa8:	19bc      	adds	r4, r7, r6
 8007aaa:	23cc      	movs	r3, #204	; 0xcc
 8007aac:	005b      	lsls	r3, r3, #1
 8007aae:	18fa      	adds	r2, r7, r3
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	0011      	movs	r1, r2
 8007ab4:	0018      	movs	r0, r3
 8007ab6:	f7ff fd9b 	bl	80075f0 <astronode_create_request_transport>
 8007aba:	0003      	movs	r3, r0
 8007abc:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 8007abe:	19bb      	adds	r3, r7, r6
 8007ac0:	881a      	ldrh	r2, [r3, #0]
 8007ac2:	23cc      	movs	r3, #204	; 0xcc
 8007ac4:	005b      	lsls	r3, r3, #1
 8007ac6:	18fb      	adds	r3, r7, r3
 8007ac8:	0011      	movs	r1, r2
 8007aca:	0018      	movs	r0, r3
 8007acc:	f7f9 fc6e 	bl	80013ac <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 8007ad0:	230a      	movs	r3, #10
 8007ad2:	18fa      	adds	r2, r7, r3
 8007ad4:	240c      	movs	r4, #12
 8007ad6:	193b      	adds	r3, r7, r4
 8007ad8:	0011      	movs	r1, r2
 8007ada:	0018      	movs	r0, r3
 8007adc:	f000 f92c 	bl	8007d38 <receive_astronode_answer>
 8007ae0:	0003      	movs	r3, r0
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	d10a      	bne.n	8007afc <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 8007ae6:	4b0c      	ldr	r3, [pc, #48]	; (8007b18 <astronode_transport_send_receive+0xbc>)
 8007ae8:	195b      	adds	r3, r3, r5
 8007aea:	19db      	adds	r3, r3, r7
 8007aec:	8819      	ldrh	r1, [r3, #0]
 8007aee:	683a      	ldr	r2, [r7, #0]
 8007af0:	193b      	adds	r3, r7, r4
 8007af2:	0018      	movs	r0, r3
 8007af4:	f7ff fe1e 	bl	8007734 <astronode_decode_answer_transport>
 8007af8:	0003      	movs	r3, r0
 8007afa:	e000      	b.n	8007afe <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 8007afc:	2300      	movs	r3, #0
    }
}
 8007afe:	0018      	movs	r0, r3
 8007b00:	46bd      	mov	sp, r7
 8007b02:	23cb      	movs	r3, #203	; 0xcb
 8007b04:	009b      	lsls	r3, r3, #2
 8007b06:	449d      	add	sp, r3
 8007b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b0a:	46c0      	nop			; (mov r8, r8)
 8007b0c:	fffffcd4 	.word	0xfffffcd4
 8007b10:	fffffe70 	.word	0xfffffe70
 8007b14:	fffffce4 	.word	0xfffffce4
 8007b18:	fffffce2 	.word	0xfffffce2
 8007b1c:	00000326 	.word	0x00000326

08007b20 <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 8007b20:	b590      	push	{r4, r7, lr}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	0008      	movs	r0, r1
 8007b2a:	0011      	movs	r1, r2
 8007b2c:	1cbb      	adds	r3, r7, #2
 8007b2e:	1c02      	adds	r2, r0, #0
 8007b30:	801a      	strh	r2, [r3, #0]
 8007b32:	003b      	movs	r3, r7
 8007b34:	1c0a      	adds	r2, r1, #0
 8007b36:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 8007b38:	230e      	movs	r3, #14
 8007b3a:	18fb      	adds	r3, r7, r3
 8007b3c:	003a      	movs	r2, r7
 8007b3e:	8812      	ldrh	r2, [r2, #0]
 8007b40:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 8007b42:	e02e      	b.n	8007ba2 <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 8007b44:	240e      	movs	r4, #14
 8007b46:	193b      	adds	r3, r7, r4
 8007b48:	881b      	ldrh	r3, [r3, #0]
 8007b4a:	0a1b      	lsrs	r3, r3, #8
 8007b4c:	b299      	uxth	r1, r3
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	1c5a      	adds	r2, r3, #1
 8007b52:	607a      	str	r2, [r7, #4]
 8007b54:	781b      	ldrb	r3, [r3, #0]
 8007b56:	b29a      	uxth	r2, r3
 8007b58:	200c      	movs	r0, #12
 8007b5a:	183b      	adds	r3, r7, r0
 8007b5c:	404a      	eors	r2, r1
 8007b5e:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 8007b60:	183b      	adds	r3, r7, r0
 8007b62:	881b      	ldrh	r3, [r3, #0]
 8007b64:	091b      	lsrs	r3, r3, #4
 8007b66:	b299      	uxth	r1, r3
 8007b68:	183b      	adds	r3, r7, r0
 8007b6a:	183a      	adds	r2, r7, r0
 8007b6c:	8812      	ldrh	r2, [r2, #0]
 8007b6e:	404a      	eors	r2, r1
 8007b70:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 8007b72:	0021      	movs	r1, r4
 8007b74:	187b      	adds	r3, r7, r1
 8007b76:	881b      	ldrh	r3, [r3, #0]
 8007b78:	021b      	lsls	r3, r3, #8
 8007b7a:	b21a      	sxth	r2, r3
 8007b7c:	183b      	adds	r3, r7, r0
 8007b7e:	881b      	ldrh	r3, [r3, #0]
 8007b80:	031b      	lsls	r3, r3, #12
 8007b82:	b21b      	sxth	r3, r3
 8007b84:	4053      	eors	r3, r2
 8007b86:	b21a      	sxth	r2, r3
 8007b88:	183b      	adds	r3, r7, r0
 8007b8a:	881b      	ldrh	r3, [r3, #0]
 8007b8c:	015b      	lsls	r3, r3, #5
 8007b8e:	b21b      	sxth	r3, r3
 8007b90:	4053      	eors	r3, r2
 8007b92:	b21a      	sxth	r2, r3
 8007b94:	183b      	adds	r3, r7, r0
 8007b96:	2000      	movs	r0, #0
 8007b98:	5e1b      	ldrsh	r3, [r3, r0]
 8007b9a:	4053      	eors	r3, r2
 8007b9c:	b21a      	sxth	r2, r3
 8007b9e:	187b      	adds	r3, r7, r1
 8007ba0:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 8007ba2:	1cbb      	adds	r3, r7, #2
 8007ba4:	881b      	ldrh	r3, [r3, #0]
 8007ba6:	1cba      	adds	r2, r7, #2
 8007ba8:	1e59      	subs	r1, r3, #1
 8007baa:	8011      	strh	r1, [r2, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d1c9      	bne.n	8007b44 <calculate_crc+0x24>
    }
    return crc;
 8007bb0:	230e      	movs	r3, #14
 8007bb2:	18fb      	adds	r3, r7, r3
 8007bb4:	881b      	ldrh	r3, [r3, #0]
}
 8007bb6:	0018      	movs	r0, r3
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	b005      	add	sp, #20
 8007bbc:	bd90      	pop	{r4, r7, pc}
	...

08007bc0 <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b084      	sub	sp, #16
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	785b      	ldrb	r3, [r3, #1]
 8007bcc:	b299      	uxth	r1, r3
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	789b      	ldrb	r3, [r3, #2]
 8007bd2:	b29b      	uxth	r3, r3
 8007bd4:	021b      	lsls	r3, r3, #8
 8007bd6:	b29a      	uxth	r2, r3
 8007bd8:	200e      	movs	r0, #14
 8007bda:	183b      	adds	r3, r7, r0
 8007bdc:	188a      	adds	r2, r1, r2
 8007bde:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 8007be0:	183b      	adds	r3, r7, r0
 8007be2:	881b      	ldrh	r3, [r3, #0]
 8007be4:	4a40      	ldr	r2, [pc, #256]	; (8007ce8 <check_for_error+0x128>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d100      	bne.n	8007bec <check_for_error+0x2c>
 8007bea:	e06f      	b.n	8007ccc <check_for_error+0x10c>
 8007bec:	4a3e      	ldr	r2, [pc, #248]	; (8007ce8 <check_for_error+0x128>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	dd00      	ble.n	8007bf4 <check_for_error+0x34>
 8007bf2:	e070      	b.n	8007cd6 <check_for_error+0x116>
 8007bf4:	4a3d      	ldr	r2, [pc, #244]	; (8007cec <check_for_error+0x12c>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d100      	bne.n	8007bfc <check_for_error+0x3c>
 8007bfa:	e062      	b.n	8007cc2 <check_for_error+0x102>
 8007bfc:	4a3b      	ldr	r2, [pc, #236]	; (8007cec <check_for_error+0x12c>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	dd00      	ble.n	8007c04 <check_for_error+0x44>
 8007c02:	e068      	b.n	8007cd6 <check_for_error+0x116>
 8007c04:	4a3a      	ldr	r2, [pc, #232]	; (8007cf0 <check_for_error+0x130>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d056      	beq.n	8007cb8 <check_for_error+0xf8>
 8007c0a:	4a39      	ldr	r2, [pc, #228]	; (8007cf0 <check_for_error+0x130>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	dd00      	ble.n	8007c12 <check_for_error+0x52>
 8007c10:	e061      	b.n	8007cd6 <check_for_error+0x116>
 8007c12:	4a38      	ldr	r2, [pc, #224]	; (8007cf4 <check_for_error+0x134>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d04a      	beq.n	8007cae <check_for_error+0xee>
 8007c18:	4a36      	ldr	r2, [pc, #216]	; (8007cf4 <check_for_error+0x134>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	dc5b      	bgt.n	8007cd6 <check_for_error+0x116>
 8007c1e:	4a36      	ldr	r2, [pc, #216]	; (8007cf8 <check_for_error+0x138>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d03f      	beq.n	8007ca4 <check_for_error+0xe4>
 8007c24:	4a34      	ldr	r2, [pc, #208]	; (8007cf8 <check_for_error+0x138>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	dc55      	bgt.n	8007cd6 <check_for_error+0x116>
 8007c2a:	4a34      	ldr	r2, [pc, #208]	; (8007cfc <check_for_error+0x13c>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d034      	beq.n	8007c9a <check_for_error+0xda>
 8007c30:	4a32      	ldr	r2, [pc, #200]	; (8007cfc <check_for_error+0x13c>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	dc4f      	bgt.n	8007cd6 <check_for_error+0x116>
 8007c36:	4a32      	ldr	r2, [pc, #200]	; (8007d00 <check_for_error+0x140>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d029      	beq.n	8007c90 <check_for_error+0xd0>
 8007c3c:	4a30      	ldr	r2, [pc, #192]	; (8007d00 <check_for_error+0x140>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	dc49      	bgt.n	8007cd6 <check_for_error+0x116>
 8007c42:	4a30      	ldr	r2, [pc, #192]	; (8007d04 <check_for_error+0x144>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d01e      	beq.n	8007c86 <check_for_error+0xc6>
 8007c48:	4a2e      	ldr	r2, [pc, #184]	; (8007d04 <check_for_error+0x144>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	dc43      	bgt.n	8007cd6 <check_for_error+0x116>
 8007c4e:	2222      	movs	r2, #34	; 0x22
 8007c50:	32ff      	adds	r2, #255	; 0xff
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d012      	beq.n	8007c7c <check_for_error+0xbc>
 8007c56:	2291      	movs	r2, #145	; 0x91
 8007c58:	0052      	lsls	r2, r2, #1
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	da3b      	bge.n	8007cd6 <check_for_error+0x116>
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	d002      	beq.n	8007c68 <check_for_error+0xa8>
 8007c62:	2b11      	cmp	r3, #17
 8007c64:	d005      	beq.n	8007c72 <check_for_error+0xb2>
 8007c66:	e036      	b.n	8007cd6 <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 8007c68:	4b27      	ldr	r3, [pc, #156]	; (8007d08 <check_for_error+0x148>)
 8007c6a:	0018      	movs	r0, r3
 8007c6c:	f7f9 fa60 	bl	8001130 <send_debug_logs>
            break;
 8007c70:	e036      	b.n	8007ce0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 8007c72:	4b26      	ldr	r3, [pc, #152]	; (8007d0c <check_for_error+0x14c>)
 8007c74:	0018      	movs	r0, r3
 8007c76:	f7f9 fa5b 	bl	8001130 <send_debug_logs>
            break;
 8007c7a:	e031      	b.n	8007ce0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 8007c7c:	4b24      	ldr	r3, [pc, #144]	; (8007d10 <check_for_error+0x150>)
 8007c7e:	0018      	movs	r0, r3
 8007c80:	f7f9 fa56 	bl	8001130 <send_debug_logs>
            break;
 8007c84:	e02c      	b.n	8007ce0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 8007c86:	4b23      	ldr	r3, [pc, #140]	; (8007d14 <check_for_error+0x154>)
 8007c88:	0018      	movs	r0, r3
 8007c8a:	f7f9 fa51 	bl	8001130 <send_debug_logs>
            break;
 8007c8e:	e027      	b.n	8007ce0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 8007c90:	4b21      	ldr	r3, [pc, #132]	; (8007d18 <check_for_error+0x158>)
 8007c92:	0018      	movs	r0, r3
 8007c94:	f7f9 fa4c 	bl	8001130 <send_debug_logs>
            break;
 8007c98:	e022      	b.n	8007ce0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 8007c9a:	4b20      	ldr	r3, [pc, #128]	; (8007d1c <check_for_error+0x15c>)
 8007c9c:	0018      	movs	r0, r3
 8007c9e:	f7f9 fa47 	bl	8001130 <send_debug_logs>
            break;
 8007ca2:	e01d      	b.n	8007ce0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 8007ca4:	4b1e      	ldr	r3, [pc, #120]	; (8007d20 <check_for_error+0x160>)
 8007ca6:	0018      	movs	r0, r3
 8007ca8:	f7f9 fa42 	bl	8001130 <send_debug_logs>
            break;
 8007cac:	e018      	b.n	8007ce0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 8007cae:	4b1d      	ldr	r3, [pc, #116]	; (8007d24 <check_for_error+0x164>)
 8007cb0:	0018      	movs	r0, r3
 8007cb2:	f7f9 fa3d 	bl	8001130 <send_debug_logs>
            break;
 8007cb6:	e013      	b.n	8007ce0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 8007cb8:	4b1b      	ldr	r3, [pc, #108]	; (8007d28 <check_for_error+0x168>)
 8007cba:	0018      	movs	r0, r3
 8007cbc:	f7f9 fa38 	bl	8001130 <send_debug_logs>
            break;
 8007cc0:	e00e      	b.n	8007ce0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 8007cc2:	4b1a      	ldr	r3, [pc, #104]	; (8007d2c <check_for_error+0x16c>)
 8007cc4:	0018      	movs	r0, r3
 8007cc6:	f7f9 fa33 	bl	8001130 <send_debug_logs>
            break;
 8007cca:	e009      	b.n	8007ce0 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 8007ccc:	4b18      	ldr	r3, [pc, #96]	; (8007d30 <check_for_error+0x170>)
 8007cce:	0018      	movs	r0, r3
 8007cd0:	f7f9 fa2e 	bl	8001130 <send_debug_logs>
            break;
 8007cd4:	e004      	b.n	8007ce0 <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 8007cd6:	4b17      	ldr	r3, [pc, #92]	; (8007d34 <check_for_error+0x174>)
 8007cd8:	0018      	movs	r0, r3
 8007cda:	f7f9 fa29 	bl	8001130 <send_debug_logs>
            break;
 8007cde:	46c0      	nop			; (mov r8, r8)
    }
}
 8007ce0:	46c0      	nop			; (mov r8, r8)
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	b004      	add	sp, #16
 8007ce6:	bd80      	pop	{r7, pc}
 8007ce8:	00004601 	.word	0x00004601
 8007cec:	00004501 	.word	0x00004501
 8007cf0:	00003501 	.word	0x00003501
 8007cf4:	00002601 	.word	0x00002601
 8007cf8:	00002511 	.word	0x00002511
 8007cfc:	00002501 	.word	0x00002501
 8007d00:	00000611 	.word	0x00000611
 8007d04:	00000601 	.word	0x00000601
 8007d08:	08009f8c 	.word	0x08009f8c
 8007d0c:	08009fd8 	.word	0x08009fd8
 8007d10:	0800a03c 	.word	0x0800a03c
 8007d14:	0800a074 	.word	0x0800a074
 8007d18:	0800a118 	.word	0x0800a118
 8007d1c:	0800a180 	.word	0x0800a180
 8007d20:	0800a1e0 	.word	0x0800a1e0
 8007d24:	0800a26c 	.word	0x0800a26c
 8007d28:	0800a2cc 	.word	0x0800a2cc
 8007d2c:	0800a378 	.word	0x0800a378
 8007d30:	0800a3c4 	.word	0x0800a3c4
 8007d34:	0800a40c 	.word	0x0800a40c

08007d38 <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 8007d38:	b5b0      	push	{r4, r5, r7, lr}
 8007d3a:	b086      	sub	sp, #24
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 8007d42:	230f      	movs	r3, #15
 8007d44:	18fb      	adds	r3, r7, r3
 8007d46:	2200      	movs	r2, #0
 8007d48:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 8007d4a:	2316      	movs	r3, #22
 8007d4c:	18fb      	adds	r3, r7, r3
 8007d4e:	2200      	movs	r2, #0
 8007d50:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 8007d52:	f7f9 fb49 	bl	80013e8 <get_systick>
 8007d56:	0003      	movs	r3, r0
 8007d58:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 8007d5a:	2315      	movs	r3, #21
 8007d5c:	18fb      	adds	r3, r7, r3
 8007d5e:	2200      	movs	r2, #0
 8007d60:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 8007d62:	e054      	b.n	8007e0e <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 8007d64:	4a34      	ldr	r2, [pc, #208]	; (8007e38 <receive_astronode_answer+0x100>)
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	0011      	movs	r1, r2
 8007d6a:	0018      	movs	r0, r3
 8007d6c:	f7f9 fb44 	bl	80013f8 <is_systick_timeout_over>
 8007d70:	1e03      	subs	r3, r0, #0
 8007d72:	d005      	beq.n	8007d80 <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 8007d74:	4b31      	ldr	r3, [pc, #196]	; (8007e3c <receive_astronode_answer+0x104>)
 8007d76:	0018      	movs	r0, r3
 8007d78:	f7f9 f9da 	bl	8001130 <send_debug_logs>
            return RS_FAILURE;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	e057      	b.n	8007e30 <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 8007d80:	250f      	movs	r5, #15
 8007d82:	197b      	adds	r3, r7, r5
 8007d84:	0018      	movs	r0, r3
 8007d86:	f7f9 fb4d 	bl	8001424 <is_astronode_character_received>
 8007d8a:	0003      	movs	r3, r0
 8007d8c:	0019      	movs	r1, r3
 8007d8e:	2016      	movs	r0, #22
 8007d90:	183b      	adds	r3, r7, r0
 8007d92:	183a      	adds	r2, r7, r0
 8007d94:	8812      	ldrh	r2, [r2, #0]
 8007d96:	801a      	strh	r2, [r3, #0]
 8007d98:	2415      	movs	r4, #21
 8007d9a:	193b      	adds	r3, r7, r4
 8007d9c:	193a      	adds	r2, r7, r4
 8007d9e:	7812      	ldrb	r2, [r2, #0]
 8007da0:	701a      	strb	r2, [r3, #0]
 8007da2:	2900      	cmp	r1, #0
 8007da4:	d033      	beq.n	8007e0e <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 8007da6:	197b      	adds	r3, r7, r5
 8007da8:	781b      	ldrb	r3, [r3, #0]
 8007daa:	2b02      	cmp	r3, #2
 8007dac:	d105      	bne.n	8007dba <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 8007dae:	193b      	adds	r3, r7, r4
 8007db0:	2200      	movs	r2, #0
 8007db2:	701a      	strb	r2, [r3, #0]
                length = 0;
 8007db4:	183b      	adds	r3, r7, r0
 8007db6:	2200      	movs	r2, #0
 8007db8:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 8007dba:	2116      	movs	r1, #22
 8007dbc:	187b      	adds	r3, r7, r1
 8007dbe:	881b      	ldrh	r3, [r3, #0]
 8007dc0:	687a      	ldr	r2, [r7, #4]
 8007dc2:	18d3      	adds	r3, r2, r3
 8007dc4:	220f      	movs	r2, #15
 8007dc6:	18ba      	adds	r2, r7, r2
 8007dc8:	7812      	ldrb	r2, [r2, #0]
 8007dca:	701a      	strb	r2, [r3, #0]
            length++;
 8007dcc:	187b      	adds	r3, r7, r1
 8007dce:	881a      	ldrh	r2, [r3, #0]
 8007dd0:	187b      	adds	r3, r7, r1
 8007dd2:	3201      	adds	r2, #1
 8007dd4:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 8007dd6:	187b      	adds	r3, r7, r1
 8007dd8:	881b      	ldrh	r3, [r3, #0]
 8007dda:	2bb2      	cmp	r3, #178	; 0xb2
 8007ddc:	d905      	bls.n	8007dea <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 8007dde:	4b18      	ldr	r3, [pc, #96]	; (8007e40 <receive_astronode_answer+0x108>)
 8007de0:	0018      	movs	r0, r3
 8007de2:	f7f9 f9a5 	bl	8001130 <send_debug_logs>
                return RS_FAILURE;
 8007de6:	2300      	movs	r3, #0
 8007de8:	e022      	b.n	8007e30 <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 8007dea:	230f      	movs	r3, #15
 8007dec:	18fb      	adds	r3, r7, r3
 8007dee:	781b      	ldrb	r3, [r3, #0]
 8007df0:	2b03      	cmp	r3, #3
 8007df2:	d10c      	bne.n	8007e0e <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 8007df4:	2216      	movs	r2, #22
 8007df6:	18bb      	adds	r3, r7, r2
 8007df8:	881b      	ldrh	r3, [r3, #0]
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	d907      	bls.n	8007e0e <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	18ba      	adds	r2, r7, r2
 8007e02:	8812      	ldrh	r2, [r2, #0]
 8007e04:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 8007e06:	2315      	movs	r3, #21
 8007e08:	18fb      	adds	r3, r7, r3
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 8007e0e:	2315      	movs	r3, #21
 8007e10:	18fb      	adds	r3, r7, r3
 8007e12:	781b      	ldrb	r3, [r3, #0]
 8007e14:	2201      	movs	r2, #1
 8007e16:	4053      	eors	r3, r2
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d1a2      	bne.n	8007d64 <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 8007e1e:	4b09      	ldr	r3, [pc, #36]	; (8007e44 <receive_astronode_answer+0x10c>)
 8007e20:	0018      	movs	r0, r3
 8007e22:	f7f9 f985 	bl	8001130 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	0018      	movs	r0, r3
 8007e2a:	f7f9 f981 	bl	8001130 <send_debug_logs>

    return RS_SUCCESS;
 8007e2e:	2301      	movs	r3, #1
}
 8007e30:	0018      	movs	r0, r3
 8007e32:	46bd      	mov	sp, r7
 8007e34:	b006      	add	sp, #24
 8007e36:	bdb0      	pop	{r4, r5, r7, pc}
 8007e38:	000005dc 	.word	0x000005dc
 8007e3c:	0800a430 	.word	0x0800a430
 8007e40:	0800a454 	.word	0x0800a454
 8007e44:	0800a4a0 	.word	0x0800a4a0

08007e48 <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b082      	sub	sp, #8
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	0002      	movs	r2, r0
 8007e50:	6039      	str	r1, [r7, #0]
 8007e52:	1dfb      	adds	r3, r7, #7
 8007e54:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 8007e56:	1dfb      	adds	r3, r7, #7
 8007e58:	781b      	ldrb	r3, [r3, #0]
 8007e5a:	091b      	lsrs	r3, r3, #4
 8007e5c:	b2db      	uxtb	r3, r3
 8007e5e:	001a      	movs	r2, r3
 8007e60:	4b08      	ldr	r3, [pc, #32]	; (8007e84 <uint8_to_ascii_buffer+0x3c>)
 8007e62:	5c9a      	ldrb	r2, [r3, r2]
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 8007e68:	1dfb      	adds	r3, r7, #7
 8007e6a:	781b      	ldrb	r3, [r3, #0]
 8007e6c:	220f      	movs	r2, #15
 8007e6e:	401a      	ands	r2, r3
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	3301      	adds	r3, #1
 8007e74:	4903      	ldr	r1, [pc, #12]	; (8007e84 <uint8_to_ascii_buffer+0x3c>)
 8007e76:	5c8a      	ldrb	r2, [r1, r2]
 8007e78:	701a      	strb	r2, [r3, #0]
}
 8007e7a:	46c0      	nop			; (mov r8, r8)
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	b002      	add	sp, #8
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	46c0      	nop			; (mov r8, r8)
 8007e84:	0800a554 	.word	0x0800a554

08007e88 <lis2dw12_read_reg>:
  *
  */
int32_t __weak lis2dw12_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8007e88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e8a:	b087      	sub	sp, #28
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	0008      	movs	r0, r1
 8007e92:	607a      	str	r2, [r7, #4]
 8007e94:	0019      	movs	r1, r3
 8007e96:	260b      	movs	r6, #11
 8007e98:	19bb      	adds	r3, r7, r6
 8007e9a:	1c02      	adds	r2, r0, #0
 8007e9c:	701a      	strb	r2, [r3, #0]
 8007e9e:	2508      	movs	r5, #8
 8007ea0:	197b      	adds	r3, r7, r5
 8007ea2:	1c0a      	adds	r2, r1, #0
 8007ea4:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	685c      	ldr	r4, [r3, #4]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	68d8      	ldr	r0, [r3, #12]
 8007eae:	197b      	adds	r3, r7, r5
 8007eb0:	881d      	ldrh	r5, [r3, #0]
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	19bb      	adds	r3, r7, r6
 8007eb6:	7819      	ldrb	r1, [r3, #0]
 8007eb8:	002b      	movs	r3, r5
 8007eba:	47a0      	blx	r4
 8007ebc:	0003      	movs	r3, r0
 8007ebe:	617b      	str	r3, [r7, #20]

  return ret;
 8007ec0:	697b      	ldr	r3, [r7, #20]
}
 8007ec2:	0018      	movs	r0, r3
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	b007      	add	sp, #28
 8007ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007eca <lis2dw12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8007eca:	b580      	push	{r7, lr}
 8007ecc:	b084      	sub	sp, #16
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	6078      	str	r0, [r7, #4]
 8007ed2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WHO_AM_I, buff, 1);
 8007ed4:	683a      	ldr	r2, [r7, #0]
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	2301      	movs	r3, #1
 8007eda:	210f      	movs	r1, #15
 8007edc:	f7ff ffd4 	bl	8007e88 <lis2dw12_read_reg>
 8007ee0:	0003      	movs	r3, r0
 8007ee2:	60fb      	str	r3, [r7, #12]

  return ret;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
}
 8007ee6:	0018      	movs	r0, r3
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	b004      	add	sp, #16
 8007eec:	bd80      	pop	{r7, pc}

08007eee <my_lis2dw12_init>:
 */

#include "my_lis2dw12.h"

bool my_lis2dw12_init ( stmdev_ctx_t* ctx )
{
 8007eee:	b580      	push	{r7, lr}
 8007ef0:	b084      	sub	sp, #16
 8007ef2:	af00      	add	r7, sp, #0
 8007ef4:	6078      	str	r0, [r7, #4]
	uint8_t rst = 1 ;
 8007ef6:	230f      	movs	r3, #15
 8007ef8:	18fb      	adds	r3, r7, r3
 8007efa:	2201      	movs	r2, #1
 8007efc:	701a      	strb	r2, [r3, #0]
	/*Restore default configuration */
//	lis2dw12_reset_set ( ctx , PROPERTY_ENABLE ) ;
//	do {
//		lis2dw12_reset_get ( ctx, &rst ) ;
//	} while ( rst ) ;
	if ( my_lis2dw12_get_id ( ctx ) == LIS2DW12_ID )
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	0018      	movs	r0, r3
 8007f02:	f000 f80a 	bl	8007f1a <my_lis2dw12_get_id>
 8007f06:	0003      	movs	r3, r0
 8007f08:	2b33      	cmp	r3, #51	; 0x33
 8007f0a:	d101      	bne.n	8007f10 <my_lis2dw12_init+0x22>
//		lis2dw12_power_mode_set 	( ctx , LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit ) ;
//		lis2dw12_data_rate_set 		( ctx , LIS2DW12_XL_ODR_200Hz ) ;
//		lis2dw12_filter_path_set 	( ctx , LIS2DW12_HIGH_PASS_ON_OUT ) ;
//		lis2dw12_wkup_dur_set		( ctx , 0 ) ;
//		lis2dw12_wkup_threshold_set	( ctx, 2 ) ;
		return true ;
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	e000      	b.n	8007f12 <my_lis2dw12_init+0x24>
	}
	return 0 ;
 8007f10:	2300      	movs	r3, #0
}
 8007f12:	0018      	movs	r0, r3
 8007f14:	46bd      	mov	sp, r7
 8007f16:	b004      	add	sp, #16
 8007f18:	bd80      	pop	{r7, pc}

08007f1a <my_lis2dw12_get_id>:

uint8_t my_lis2dw12_get_id ( stmdev_ctx_t* ctx )
{
 8007f1a:	b590      	push	{r4, r7, lr}
 8007f1c:	b085      	sub	sp, #20
 8007f1e:	af00      	add	r7, sp, #0
 8007f20:	6078      	str	r0, [r7, #4]
	uint8_t id = 0 ;
 8007f22:	210f      	movs	r1, #15
 8007f24:	187b      	adds	r3, r7, r1
 8007f26:	2200      	movs	r2, #0
 8007f28:	701a      	strb	r2, [r3, #0]
	lis2dw12_device_id_get ( ctx , &id ) ;
 8007f2a:	000c      	movs	r4, r1
 8007f2c:	187a      	adds	r2, r7, r1
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	0011      	movs	r1, r2
 8007f32:	0018      	movs	r0, r3
 8007f34:	f7ff ffc9 	bl	8007eca <lis2dw12_device_id_get>
	return id ;
 8007f38:	193b      	adds	r3, r7, r4
 8007f3a:	781b      	ldrb	r3, [r3, #0]
}
 8007f3c:	0018      	movs	r0, r3
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	b005      	add	sp, #20
 8007f42:	bd90      	pop	{r4, r7, pc}

08007f44 <sbrk_aligned>:
 8007f44:	b570      	push	{r4, r5, r6, lr}
 8007f46:	4e0f      	ldr	r6, [pc, #60]	; (8007f84 <sbrk_aligned+0x40>)
 8007f48:	000d      	movs	r5, r1
 8007f4a:	6831      	ldr	r1, [r6, #0]
 8007f4c:	0004      	movs	r4, r0
 8007f4e:	2900      	cmp	r1, #0
 8007f50:	d102      	bne.n	8007f58 <sbrk_aligned+0x14>
 8007f52:	f000 f907 	bl	8008164 <_sbrk_r>
 8007f56:	6030      	str	r0, [r6, #0]
 8007f58:	0029      	movs	r1, r5
 8007f5a:	0020      	movs	r0, r4
 8007f5c:	f000 f902 	bl	8008164 <_sbrk_r>
 8007f60:	1c43      	adds	r3, r0, #1
 8007f62:	d00a      	beq.n	8007f7a <sbrk_aligned+0x36>
 8007f64:	2303      	movs	r3, #3
 8007f66:	1cc5      	adds	r5, r0, #3
 8007f68:	439d      	bics	r5, r3
 8007f6a:	42a8      	cmp	r0, r5
 8007f6c:	d007      	beq.n	8007f7e <sbrk_aligned+0x3a>
 8007f6e:	1a29      	subs	r1, r5, r0
 8007f70:	0020      	movs	r0, r4
 8007f72:	f000 f8f7 	bl	8008164 <_sbrk_r>
 8007f76:	3001      	adds	r0, #1
 8007f78:	d101      	bne.n	8007f7e <sbrk_aligned+0x3a>
 8007f7a:	2501      	movs	r5, #1
 8007f7c:	426d      	negs	r5, r5
 8007f7e:	0028      	movs	r0, r5
 8007f80:	bd70      	pop	{r4, r5, r6, pc}
 8007f82:	46c0      	nop			; (mov r8, r8)
 8007f84:	20001440 	.word	0x20001440

08007f88 <_malloc_r>:
 8007f88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f8a:	2203      	movs	r2, #3
 8007f8c:	1ccb      	adds	r3, r1, #3
 8007f8e:	4393      	bics	r3, r2
 8007f90:	3308      	adds	r3, #8
 8007f92:	0006      	movs	r6, r0
 8007f94:	001f      	movs	r7, r3
 8007f96:	2b0c      	cmp	r3, #12
 8007f98:	d238      	bcs.n	800800c <_malloc_r+0x84>
 8007f9a:	270c      	movs	r7, #12
 8007f9c:	42b9      	cmp	r1, r7
 8007f9e:	d837      	bhi.n	8008010 <_malloc_r+0x88>
 8007fa0:	0030      	movs	r0, r6
 8007fa2:	f000 f873 	bl	800808c <__malloc_lock>
 8007fa6:	4b38      	ldr	r3, [pc, #224]	; (8008088 <_malloc_r+0x100>)
 8007fa8:	9300      	str	r3, [sp, #0]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	001c      	movs	r4, r3
 8007fae:	2c00      	cmp	r4, #0
 8007fb0:	d133      	bne.n	800801a <_malloc_r+0x92>
 8007fb2:	0039      	movs	r1, r7
 8007fb4:	0030      	movs	r0, r6
 8007fb6:	f7ff ffc5 	bl	8007f44 <sbrk_aligned>
 8007fba:	0004      	movs	r4, r0
 8007fbc:	1c43      	adds	r3, r0, #1
 8007fbe:	d15e      	bne.n	800807e <_malloc_r+0xf6>
 8007fc0:	9b00      	ldr	r3, [sp, #0]
 8007fc2:	681c      	ldr	r4, [r3, #0]
 8007fc4:	0025      	movs	r5, r4
 8007fc6:	2d00      	cmp	r5, #0
 8007fc8:	d14e      	bne.n	8008068 <_malloc_r+0xe0>
 8007fca:	2c00      	cmp	r4, #0
 8007fcc:	d051      	beq.n	8008072 <_malloc_r+0xea>
 8007fce:	6823      	ldr	r3, [r4, #0]
 8007fd0:	0029      	movs	r1, r5
 8007fd2:	18e3      	adds	r3, r4, r3
 8007fd4:	0030      	movs	r0, r6
 8007fd6:	9301      	str	r3, [sp, #4]
 8007fd8:	f000 f8c4 	bl	8008164 <_sbrk_r>
 8007fdc:	9b01      	ldr	r3, [sp, #4]
 8007fde:	4283      	cmp	r3, r0
 8007fe0:	d147      	bne.n	8008072 <_malloc_r+0xea>
 8007fe2:	6823      	ldr	r3, [r4, #0]
 8007fe4:	0030      	movs	r0, r6
 8007fe6:	1aff      	subs	r7, r7, r3
 8007fe8:	0039      	movs	r1, r7
 8007fea:	f7ff ffab 	bl	8007f44 <sbrk_aligned>
 8007fee:	3001      	adds	r0, #1
 8007ff0:	d03f      	beq.n	8008072 <_malloc_r+0xea>
 8007ff2:	6823      	ldr	r3, [r4, #0]
 8007ff4:	19db      	adds	r3, r3, r7
 8007ff6:	6023      	str	r3, [r4, #0]
 8007ff8:	9b00      	ldr	r3, [sp, #0]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d040      	beq.n	8008082 <_malloc_r+0xfa>
 8008000:	685a      	ldr	r2, [r3, #4]
 8008002:	42a2      	cmp	r2, r4
 8008004:	d133      	bne.n	800806e <_malloc_r+0xe6>
 8008006:	2200      	movs	r2, #0
 8008008:	605a      	str	r2, [r3, #4]
 800800a:	e014      	b.n	8008036 <_malloc_r+0xae>
 800800c:	2b00      	cmp	r3, #0
 800800e:	dac5      	bge.n	8007f9c <_malloc_r+0x14>
 8008010:	230c      	movs	r3, #12
 8008012:	2500      	movs	r5, #0
 8008014:	6033      	str	r3, [r6, #0]
 8008016:	0028      	movs	r0, r5
 8008018:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800801a:	6821      	ldr	r1, [r4, #0]
 800801c:	1bc9      	subs	r1, r1, r7
 800801e:	d420      	bmi.n	8008062 <_malloc_r+0xda>
 8008020:	290b      	cmp	r1, #11
 8008022:	d918      	bls.n	8008056 <_malloc_r+0xce>
 8008024:	19e2      	adds	r2, r4, r7
 8008026:	6027      	str	r7, [r4, #0]
 8008028:	42a3      	cmp	r3, r4
 800802a:	d112      	bne.n	8008052 <_malloc_r+0xca>
 800802c:	9b00      	ldr	r3, [sp, #0]
 800802e:	601a      	str	r2, [r3, #0]
 8008030:	6863      	ldr	r3, [r4, #4]
 8008032:	6011      	str	r1, [r2, #0]
 8008034:	6053      	str	r3, [r2, #4]
 8008036:	0030      	movs	r0, r6
 8008038:	0025      	movs	r5, r4
 800803a:	f000 f82f 	bl	800809c <__malloc_unlock>
 800803e:	2207      	movs	r2, #7
 8008040:	350b      	adds	r5, #11
 8008042:	1d23      	adds	r3, r4, #4
 8008044:	4395      	bics	r5, r2
 8008046:	1aea      	subs	r2, r5, r3
 8008048:	429d      	cmp	r5, r3
 800804a:	d0e4      	beq.n	8008016 <_malloc_r+0x8e>
 800804c:	1b5b      	subs	r3, r3, r5
 800804e:	50a3      	str	r3, [r4, r2]
 8008050:	e7e1      	b.n	8008016 <_malloc_r+0x8e>
 8008052:	605a      	str	r2, [r3, #4]
 8008054:	e7ec      	b.n	8008030 <_malloc_r+0xa8>
 8008056:	6862      	ldr	r2, [r4, #4]
 8008058:	42a3      	cmp	r3, r4
 800805a:	d1d5      	bne.n	8008008 <_malloc_r+0x80>
 800805c:	9b00      	ldr	r3, [sp, #0]
 800805e:	601a      	str	r2, [r3, #0]
 8008060:	e7e9      	b.n	8008036 <_malloc_r+0xae>
 8008062:	0023      	movs	r3, r4
 8008064:	6864      	ldr	r4, [r4, #4]
 8008066:	e7a2      	b.n	8007fae <_malloc_r+0x26>
 8008068:	002c      	movs	r4, r5
 800806a:	686d      	ldr	r5, [r5, #4]
 800806c:	e7ab      	b.n	8007fc6 <_malloc_r+0x3e>
 800806e:	0013      	movs	r3, r2
 8008070:	e7c4      	b.n	8007ffc <_malloc_r+0x74>
 8008072:	230c      	movs	r3, #12
 8008074:	0030      	movs	r0, r6
 8008076:	6033      	str	r3, [r6, #0]
 8008078:	f000 f810 	bl	800809c <__malloc_unlock>
 800807c:	e7cb      	b.n	8008016 <_malloc_r+0x8e>
 800807e:	6027      	str	r7, [r4, #0]
 8008080:	e7d9      	b.n	8008036 <_malloc_r+0xae>
 8008082:	605b      	str	r3, [r3, #4]
 8008084:	deff      	udf	#255	; 0xff
 8008086:	46c0      	nop			; (mov r8, r8)
 8008088:	2000143c 	.word	0x2000143c

0800808c <__malloc_lock>:
 800808c:	b510      	push	{r4, lr}
 800808e:	4802      	ldr	r0, [pc, #8]	; (8008098 <__malloc_lock+0xc>)
 8008090:	f000 f8a4 	bl	80081dc <__retarget_lock_acquire_recursive>
 8008094:	bd10      	pop	{r4, pc}
 8008096:	46c0      	nop			; (mov r8, r8)
 8008098:	20001580 	.word	0x20001580

0800809c <__malloc_unlock>:
 800809c:	b510      	push	{r4, lr}
 800809e:	4802      	ldr	r0, [pc, #8]	; (80080a8 <__malloc_unlock+0xc>)
 80080a0:	f000 f89d 	bl	80081de <__retarget_lock_release_recursive>
 80080a4:	bd10      	pop	{r4, pc}
 80080a6:	46c0      	nop			; (mov r8, r8)
 80080a8:	20001580 	.word	0x20001580

080080ac <sniprintf>:
 80080ac:	b40c      	push	{r2, r3}
 80080ae:	b530      	push	{r4, r5, lr}
 80080b0:	4b17      	ldr	r3, [pc, #92]	; (8008110 <sniprintf+0x64>)
 80080b2:	000c      	movs	r4, r1
 80080b4:	681d      	ldr	r5, [r3, #0]
 80080b6:	b09d      	sub	sp, #116	; 0x74
 80080b8:	2900      	cmp	r1, #0
 80080ba:	da08      	bge.n	80080ce <sniprintf+0x22>
 80080bc:	238b      	movs	r3, #139	; 0x8b
 80080be:	2001      	movs	r0, #1
 80080c0:	602b      	str	r3, [r5, #0]
 80080c2:	4240      	negs	r0, r0
 80080c4:	b01d      	add	sp, #116	; 0x74
 80080c6:	bc30      	pop	{r4, r5}
 80080c8:	bc08      	pop	{r3}
 80080ca:	b002      	add	sp, #8
 80080cc:	4718      	bx	r3
 80080ce:	2382      	movs	r3, #130	; 0x82
 80080d0:	466a      	mov	r2, sp
 80080d2:	009b      	lsls	r3, r3, #2
 80080d4:	8293      	strh	r3, [r2, #20]
 80080d6:	2300      	movs	r3, #0
 80080d8:	9002      	str	r0, [sp, #8]
 80080da:	9006      	str	r0, [sp, #24]
 80080dc:	4299      	cmp	r1, r3
 80080de:	d000      	beq.n	80080e2 <sniprintf+0x36>
 80080e0:	1e4b      	subs	r3, r1, #1
 80080e2:	9304      	str	r3, [sp, #16]
 80080e4:	9307      	str	r3, [sp, #28]
 80080e6:	2301      	movs	r3, #1
 80080e8:	466a      	mov	r2, sp
 80080ea:	425b      	negs	r3, r3
 80080ec:	82d3      	strh	r3, [r2, #22]
 80080ee:	0028      	movs	r0, r5
 80080f0:	ab21      	add	r3, sp, #132	; 0x84
 80080f2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80080f4:	a902      	add	r1, sp, #8
 80080f6:	9301      	str	r3, [sp, #4]
 80080f8:	f000 f928 	bl	800834c <_svfiprintf_r>
 80080fc:	1c43      	adds	r3, r0, #1
 80080fe:	da01      	bge.n	8008104 <sniprintf+0x58>
 8008100:	238b      	movs	r3, #139	; 0x8b
 8008102:	602b      	str	r3, [r5, #0]
 8008104:	2c00      	cmp	r4, #0
 8008106:	d0dd      	beq.n	80080c4 <sniprintf+0x18>
 8008108:	2200      	movs	r2, #0
 800810a:	9b02      	ldr	r3, [sp, #8]
 800810c:	701a      	strb	r2, [r3, #0]
 800810e:	e7d9      	b.n	80080c4 <sniprintf+0x18>
 8008110:	2000005c 	.word	0x2000005c

08008114 <siprintf>:
 8008114:	b40e      	push	{r1, r2, r3}
 8008116:	b500      	push	{lr}
 8008118:	490b      	ldr	r1, [pc, #44]	; (8008148 <siprintf+0x34>)
 800811a:	b09c      	sub	sp, #112	; 0x70
 800811c:	ab1d      	add	r3, sp, #116	; 0x74
 800811e:	9002      	str	r0, [sp, #8]
 8008120:	9006      	str	r0, [sp, #24]
 8008122:	9107      	str	r1, [sp, #28]
 8008124:	9104      	str	r1, [sp, #16]
 8008126:	4809      	ldr	r0, [pc, #36]	; (800814c <siprintf+0x38>)
 8008128:	4909      	ldr	r1, [pc, #36]	; (8008150 <siprintf+0x3c>)
 800812a:	cb04      	ldmia	r3!, {r2}
 800812c:	9105      	str	r1, [sp, #20]
 800812e:	6800      	ldr	r0, [r0, #0]
 8008130:	a902      	add	r1, sp, #8
 8008132:	9301      	str	r3, [sp, #4]
 8008134:	f000 f90a 	bl	800834c <_svfiprintf_r>
 8008138:	2200      	movs	r2, #0
 800813a:	9b02      	ldr	r3, [sp, #8]
 800813c:	701a      	strb	r2, [r3, #0]
 800813e:	b01c      	add	sp, #112	; 0x70
 8008140:	bc08      	pop	{r3}
 8008142:	b003      	add	sp, #12
 8008144:	4718      	bx	r3
 8008146:	46c0      	nop			; (mov r8, r8)
 8008148:	7fffffff 	.word	0x7fffffff
 800814c:	2000005c 	.word	0x2000005c
 8008150:	ffff0208 	.word	0xffff0208

08008154 <memset>:
 8008154:	0003      	movs	r3, r0
 8008156:	1882      	adds	r2, r0, r2
 8008158:	4293      	cmp	r3, r2
 800815a:	d100      	bne.n	800815e <memset+0xa>
 800815c:	4770      	bx	lr
 800815e:	7019      	strb	r1, [r3, #0]
 8008160:	3301      	adds	r3, #1
 8008162:	e7f9      	b.n	8008158 <memset+0x4>

08008164 <_sbrk_r>:
 8008164:	2300      	movs	r3, #0
 8008166:	b570      	push	{r4, r5, r6, lr}
 8008168:	4d06      	ldr	r5, [pc, #24]	; (8008184 <_sbrk_r+0x20>)
 800816a:	0004      	movs	r4, r0
 800816c:	0008      	movs	r0, r1
 800816e:	602b      	str	r3, [r5, #0]
 8008170:	f7f9 fcda 	bl	8001b28 <_sbrk>
 8008174:	1c43      	adds	r3, r0, #1
 8008176:	d103      	bne.n	8008180 <_sbrk_r+0x1c>
 8008178:	682b      	ldr	r3, [r5, #0]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d000      	beq.n	8008180 <_sbrk_r+0x1c>
 800817e:	6023      	str	r3, [r4, #0]
 8008180:	bd70      	pop	{r4, r5, r6, pc}
 8008182:	46c0      	nop			; (mov r8, r8)
 8008184:	2000157c 	.word	0x2000157c

08008188 <__errno>:
 8008188:	4b01      	ldr	r3, [pc, #4]	; (8008190 <__errno+0x8>)
 800818a:	6818      	ldr	r0, [r3, #0]
 800818c:	4770      	bx	lr
 800818e:	46c0      	nop			; (mov r8, r8)
 8008190:	2000005c 	.word	0x2000005c

08008194 <__libc_init_array>:
 8008194:	b570      	push	{r4, r5, r6, lr}
 8008196:	2600      	movs	r6, #0
 8008198:	4c0c      	ldr	r4, [pc, #48]	; (80081cc <__libc_init_array+0x38>)
 800819a:	4d0d      	ldr	r5, [pc, #52]	; (80081d0 <__libc_init_array+0x3c>)
 800819c:	1b64      	subs	r4, r4, r5
 800819e:	10a4      	asrs	r4, r4, #2
 80081a0:	42a6      	cmp	r6, r4
 80081a2:	d109      	bne.n	80081b8 <__libc_init_array+0x24>
 80081a4:	2600      	movs	r6, #0
 80081a6:	f000 fba7 	bl	80088f8 <_init>
 80081aa:	4c0a      	ldr	r4, [pc, #40]	; (80081d4 <__libc_init_array+0x40>)
 80081ac:	4d0a      	ldr	r5, [pc, #40]	; (80081d8 <__libc_init_array+0x44>)
 80081ae:	1b64      	subs	r4, r4, r5
 80081b0:	10a4      	asrs	r4, r4, #2
 80081b2:	42a6      	cmp	r6, r4
 80081b4:	d105      	bne.n	80081c2 <__libc_init_array+0x2e>
 80081b6:	bd70      	pop	{r4, r5, r6, pc}
 80081b8:	00b3      	lsls	r3, r6, #2
 80081ba:	58eb      	ldr	r3, [r5, r3]
 80081bc:	4798      	blx	r3
 80081be:	3601      	adds	r6, #1
 80081c0:	e7ee      	b.n	80081a0 <__libc_init_array+0xc>
 80081c2:	00b3      	lsls	r3, r6, #2
 80081c4:	58eb      	ldr	r3, [r5, r3]
 80081c6:	4798      	blx	r3
 80081c8:	3601      	adds	r6, #1
 80081ca:	e7f2      	b.n	80081b2 <__libc_init_array+0x1e>
 80081cc:	0800a5a0 	.word	0x0800a5a0
 80081d0:	0800a5a0 	.word	0x0800a5a0
 80081d4:	0800a5a4 	.word	0x0800a5a4
 80081d8:	0800a5a0 	.word	0x0800a5a0

080081dc <__retarget_lock_acquire_recursive>:
 80081dc:	4770      	bx	lr

080081de <__retarget_lock_release_recursive>:
 80081de:	4770      	bx	lr

080081e0 <memcpy>:
 80081e0:	2300      	movs	r3, #0
 80081e2:	b510      	push	{r4, lr}
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d100      	bne.n	80081ea <memcpy+0xa>
 80081e8:	bd10      	pop	{r4, pc}
 80081ea:	5ccc      	ldrb	r4, [r1, r3]
 80081ec:	54c4      	strb	r4, [r0, r3]
 80081ee:	3301      	adds	r3, #1
 80081f0:	e7f8      	b.n	80081e4 <memcpy+0x4>
	...

080081f4 <_free_r>:
 80081f4:	b570      	push	{r4, r5, r6, lr}
 80081f6:	0005      	movs	r5, r0
 80081f8:	2900      	cmp	r1, #0
 80081fa:	d010      	beq.n	800821e <_free_r+0x2a>
 80081fc:	1f0c      	subs	r4, r1, #4
 80081fe:	6823      	ldr	r3, [r4, #0]
 8008200:	2b00      	cmp	r3, #0
 8008202:	da00      	bge.n	8008206 <_free_r+0x12>
 8008204:	18e4      	adds	r4, r4, r3
 8008206:	0028      	movs	r0, r5
 8008208:	f7ff ff40 	bl	800808c <__malloc_lock>
 800820c:	4a1d      	ldr	r2, [pc, #116]	; (8008284 <_free_r+0x90>)
 800820e:	6813      	ldr	r3, [r2, #0]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d105      	bne.n	8008220 <_free_r+0x2c>
 8008214:	6063      	str	r3, [r4, #4]
 8008216:	6014      	str	r4, [r2, #0]
 8008218:	0028      	movs	r0, r5
 800821a:	f7ff ff3f 	bl	800809c <__malloc_unlock>
 800821e:	bd70      	pop	{r4, r5, r6, pc}
 8008220:	42a3      	cmp	r3, r4
 8008222:	d908      	bls.n	8008236 <_free_r+0x42>
 8008224:	6820      	ldr	r0, [r4, #0]
 8008226:	1821      	adds	r1, r4, r0
 8008228:	428b      	cmp	r3, r1
 800822a:	d1f3      	bne.n	8008214 <_free_r+0x20>
 800822c:	6819      	ldr	r1, [r3, #0]
 800822e:	685b      	ldr	r3, [r3, #4]
 8008230:	1809      	adds	r1, r1, r0
 8008232:	6021      	str	r1, [r4, #0]
 8008234:	e7ee      	b.n	8008214 <_free_r+0x20>
 8008236:	001a      	movs	r2, r3
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d001      	beq.n	8008242 <_free_r+0x4e>
 800823e:	42a3      	cmp	r3, r4
 8008240:	d9f9      	bls.n	8008236 <_free_r+0x42>
 8008242:	6811      	ldr	r1, [r2, #0]
 8008244:	1850      	adds	r0, r2, r1
 8008246:	42a0      	cmp	r0, r4
 8008248:	d10b      	bne.n	8008262 <_free_r+0x6e>
 800824a:	6820      	ldr	r0, [r4, #0]
 800824c:	1809      	adds	r1, r1, r0
 800824e:	1850      	adds	r0, r2, r1
 8008250:	6011      	str	r1, [r2, #0]
 8008252:	4283      	cmp	r3, r0
 8008254:	d1e0      	bne.n	8008218 <_free_r+0x24>
 8008256:	6818      	ldr	r0, [r3, #0]
 8008258:	685b      	ldr	r3, [r3, #4]
 800825a:	1841      	adds	r1, r0, r1
 800825c:	6011      	str	r1, [r2, #0]
 800825e:	6053      	str	r3, [r2, #4]
 8008260:	e7da      	b.n	8008218 <_free_r+0x24>
 8008262:	42a0      	cmp	r0, r4
 8008264:	d902      	bls.n	800826c <_free_r+0x78>
 8008266:	230c      	movs	r3, #12
 8008268:	602b      	str	r3, [r5, #0]
 800826a:	e7d5      	b.n	8008218 <_free_r+0x24>
 800826c:	6820      	ldr	r0, [r4, #0]
 800826e:	1821      	adds	r1, r4, r0
 8008270:	428b      	cmp	r3, r1
 8008272:	d103      	bne.n	800827c <_free_r+0x88>
 8008274:	6819      	ldr	r1, [r3, #0]
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	1809      	adds	r1, r1, r0
 800827a:	6021      	str	r1, [r4, #0]
 800827c:	6063      	str	r3, [r4, #4]
 800827e:	6054      	str	r4, [r2, #4]
 8008280:	e7ca      	b.n	8008218 <_free_r+0x24>
 8008282:	46c0      	nop			; (mov r8, r8)
 8008284:	2000143c 	.word	0x2000143c

08008288 <__ssputs_r>:
 8008288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800828a:	b085      	sub	sp, #20
 800828c:	9301      	str	r3, [sp, #4]
 800828e:	9203      	str	r2, [sp, #12]
 8008290:	688e      	ldr	r6, [r1, #8]
 8008292:	9a01      	ldr	r2, [sp, #4]
 8008294:	0007      	movs	r7, r0
 8008296:	000c      	movs	r4, r1
 8008298:	680b      	ldr	r3, [r1, #0]
 800829a:	4296      	cmp	r6, r2
 800829c:	d831      	bhi.n	8008302 <__ssputs_r+0x7a>
 800829e:	898a      	ldrh	r2, [r1, #12]
 80082a0:	2190      	movs	r1, #144	; 0x90
 80082a2:	00c9      	lsls	r1, r1, #3
 80082a4:	420a      	tst	r2, r1
 80082a6:	d029      	beq.n	80082fc <__ssputs_r+0x74>
 80082a8:	2003      	movs	r0, #3
 80082aa:	6921      	ldr	r1, [r4, #16]
 80082ac:	1a5b      	subs	r3, r3, r1
 80082ae:	9302      	str	r3, [sp, #8]
 80082b0:	6963      	ldr	r3, [r4, #20]
 80082b2:	4343      	muls	r3, r0
 80082b4:	0fdd      	lsrs	r5, r3, #31
 80082b6:	18ed      	adds	r5, r5, r3
 80082b8:	9b01      	ldr	r3, [sp, #4]
 80082ba:	9802      	ldr	r0, [sp, #8]
 80082bc:	3301      	adds	r3, #1
 80082be:	181b      	adds	r3, r3, r0
 80082c0:	106d      	asrs	r5, r5, #1
 80082c2:	42ab      	cmp	r3, r5
 80082c4:	d900      	bls.n	80082c8 <__ssputs_r+0x40>
 80082c6:	001d      	movs	r5, r3
 80082c8:	0552      	lsls	r2, r2, #21
 80082ca:	d529      	bpl.n	8008320 <__ssputs_r+0x98>
 80082cc:	0029      	movs	r1, r5
 80082ce:	0038      	movs	r0, r7
 80082d0:	f7ff fe5a 	bl	8007f88 <_malloc_r>
 80082d4:	1e06      	subs	r6, r0, #0
 80082d6:	d02d      	beq.n	8008334 <__ssputs_r+0xac>
 80082d8:	9a02      	ldr	r2, [sp, #8]
 80082da:	6921      	ldr	r1, [r4, #16]
 80082dc:	f7ff ff80 	bl	80081e0 <memcpy>
 80082e0:	89a2      	ldrh	r2, [r4, #12]
 80082e2:	4b19      	ldr	r3, [pc, #100]	; (8008348 <__ssputs_r+0xc0>)
 80082e4:	401a      	ands	r2, r3
 80082e6:	2380      	movs	r3, #128	; 0x80
 80082e8:	4313      	orrs	r3, r2
 80082ea:	81a3      	strh	r3, [r4, #12]
 80082ec:	9b02      	ldr	r3, [sp, #8]
 80082ee:	6126      	str	r6, [r4, #16]
 80082f0:	18f6      	adds	r6, r6, r3
 80082f2:	6026      	str	r6, [r4, #0]
 80082f4:	6165      	str	r5, [r4, #20]
 80082f6:	9e01      	ldr	r6, [sp, #4]
 80082f8:	1aed      	subs	r5, r5, r3
 80082fa:	60a5      	str	r5, [r4, #8]
 80082fc:	9b01      	ldr	r3, [sp, #4]
 80082fe:	429e      	cmp	r6, r3
 8008300:	d900      	bls.n	8008304 <__ssputs_r+0x7c>
 8008302:	9e01      	ldr	r6, [sp, #4]
 8008304:	0032      	movs	r2, r6
 8008306:	9903      	ldr	r1, [sp, #12]
 8008308:	6820      	ldr	r0, [r4, #0]
 800830a:	f000 fa9f 	bl	800884c <memmove>
 800830e:	2000      	movs	r0, #0
 8008310:	68a3      	ldr	r3, [r4, #8]
 8008312:	1b9b      	subs	r3, r3, r6
 8008314:	60a3      	str	r3, [r4, #8]
 8008316:	6823      	ldr	r3, [r4, #0]
 8008318:	199b      	adds	r3, r3, r6
 800831a:	6023      	str	r3, [r4, #0]
 800831c:	b005      	add	sp, #20
 800831e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008320:	002a      	movs	r2, r5
 8008322:	0038      	movs	r0, r7
 8008324:	f000 fab0 	bl	8008888 <_realloc_r>
 8008328:	1e06      	subs	r6, r0, #0
 800832a:	d1df      	bne.n	80082ec <__ssputs_r+0x64>
 800832c:	0038      	movs	r0, r7
 800832e:	6921      	ldr	r1, [r4, #16]
 8008330:	f7ff ff60 	bl	80081f4 <_free_r>
 8008334:	230c      	movs	r3, #12
 8008336:	2001      	movs	r0, #1
 8008338:	603b      	str	r3, [r7, #0]
 800833a:	89a2      	ldrh	r2, [r4, #12]
 800833c:	3334      	adds	r3, #52	; 0x34
 800833e:	4313      	orrs	r3, r2
 8008340:	81a3      	strh	r3, [r4, #12]
 8008342:	4240      	negs	r0, r0
 8008344:	e7ea      	b.n	800831c <__ssputs_r+0x94>
 8008346:	46c0      	nop			; (mov r8, r8)
 8008348:	fffffb7f 	.word	0xfffffb7f

0800834c <_svfiprintf_r>:
 800834c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800834e:	b0a1      	sub	sp, #132	; 0x84
 8008350:	9003      	str	r0, [sp, #12]
 8008352:	001d      	movs	r5, r3
 8008354:	898b      	ldrh	r3, [r1, #12]
 8008356:	000f      	movs	r7, r1
 8008358:	0016      	movs	r6, r2
 800835a:	061b      	lsls	r3, r3, #24
 800835c:	d511      	bpl.n	8008382 <_svfiprintf_r+0x36>
 800835e:	690b      	ldr	r3, [r1, #16]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d10e      	bne.n	8008382 <_svfiprintf_r+0x36>
 8008364:	2140      	movs	r1, #64	; 0x40
 8008366:	f7ff fe0f 	bl	8007f88 <_malloc_r>
 800836a:	6038      	str	r0, [r7, #0]
 800836c:	6138      	str	r0, [r7, #16]
 800836e:	2800      	cmp	r0, #0
 8008370:	d105      	bne.n	800837e <_svfiprintf_r+0x32>
 8008372:	230c      	movs	r3, #12
 8008374:	9a03      	ldr	r2, [sp, #12]
 8008376:	3801      	subs	r0, #1
 8008378:	6013      	str	r3, [r2, #0]
 800837a:	b021      	add	sp, #132	; 0x84
 800837c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800837e:	2340      	movs	r3, #64	; 0x40
 8008380:	617b      	str	r3, [r7, #20]
 8008382:	2300      	movs	r3, #0
 8008384:	ac08      	add	r4, sp, #32
 8008386:	6163      	str	r3, [r4, #20]
 8008388:	3320      	adds	r3, #32
 800838a:	7663      	strb	r3, [r4, #25]
 800838c:	3310      	adds	r3, #16
 800838e:	76a3      	strb	r3, [r4, #26]
 8008390:	9507      	str	r5, [sp, #28]
 8008392:	0035      	movs	r5, r6
 8008394:	782b      	ldrb	r3, [r5, #0]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d001      	beq.n	800839e <_svfiprintf_r+0x52>
 800839a:	2b25      	cmp	r3, #37	; 0x25
 800839c:	d148      	bne.n	8008430 <_svfiprintf_r+0xe4>
 800839e:	1bab      	subs	r3, r5, r6
 80083a0:	9305      	str	r3, [sp, #20]
 80083a2:	42b5      	cmp	r5, r6
 80083a4:	d00b      	beq.n	80083be <_svfiprintf_r+0x72>
 80083a6:	0032      	movs	r2, r6
 80083a8:	0039      	movs	r1, r7
 80083aa:	9803      	ldr	r0, [sp, #12]
 80083ac:	f7ff ff6c 	bl	8008288 <__ssputs_r>
 80083b0:	3001      	adds	r0, #1
 80083b2:	d100      	bne.n	80083b6 <_svfiprintf_r+0x6a>
 80083b4:	e0af      	b.n	8008516 <_svfiprintf_r+0x1ca>
 80083b6:	6963      	ldr	r3, [r4, #20]
 80083b8:	9a05      	ldr	r2, [sp, #20]
 80083ba:	189b      	adds	r3, r3, r2
 80083bc:	6163      	str	r3, [r4, #20]
 80083be:	782b      	ldrb	r3, [r5, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d100      	bne.n	80083c6 <_svfiprintf_r+0x7a>
 80083c4:	e0a7      	b.n	8008516 <_svfiprintf_r+0x1ca>
 80083c6:	2201      	movs	r2, #1
 80083c8:	2300      	movs	r3, #0
 80083ca:	4252      	negs	r2, r2
 80083cc:	6062      	str	r2, [r4, #4]
 80083ce:	a904      	add	r1, sp, #16
 80083d0:	3254      	adds	r2, #84	; 0x54
 80083d2:	1852      	adds	r2, r2, r1
 80083d4:	1c6e      	adds	r6, r5, #1
 80083d6:	6023      	str	r3, [r4, #0]
 80083d8:	60e3      	str	r3, [r4, #12]
 80083da:	60a3      	str	r3, [r4, #8]
 80083dc:	7013      	strb	r3, [r2, #0]
 80083de:	65a3      	str	r3, [r4, #88]	; 0x58
 80083e0:	4b55      	ldr	r3, [pc, #340]	; (8008538 <_svfiprintf_r+0x1ec>)
 80083e2:	2205      	movs	r2, #5
 80083e4:	0018      	movs	r0, r3
 80083e6:	7831      	ldrb	r1, [r6, #0]
 80083e8:	9305      	str	r3, [sp, #20]
 80083ea:	f000 fa42 	bl	8008872 <memchr>
 80083ee:	1c75      	adds	r5, r6, #1
 80083f0:	2800      	cmp	r0, #0
 80083f2:	d11f      	bne.n	8008434 <_svfiprintf_r+0xe8>
 80083f4:	6822      	ldr	r2, [r4, #0]
 80083f6:	06d3      	lsls	r3, r2, #27
 80083f8:	d504      	bpl.n	8008404 <_svfiprintf_r+0xb8>
 80083fa:	2353      	movs	r3, #83	; 0x53
 80083fc:	a904      	add	r1, sp, #16
 80083fe:	185b      	adds	r3, r3, r1
 8008400:	2120      	movs	r1, #32
 8008402:	7019      	strb	r1, [r3, #0]
 8008404:	0713      	lsls	r3, r2, #28
 8008406:	d504      	bpl.n	8008412 <_svfiprintf_r+0xc6>
 8008408:	2353      	movs	r3, #83	; 0x53
 800840a:	a904      	add	r1, sp, #16
 800840c:	185b      	adds	r3, r3, r1
 800840e:	212b      	movs	r1, #43	; 0x2b
 8008410:	7019      	strb	r1, [r3, #0]
 8008412:	7833      	ldrb	r3, [r6, #0]
 8008414:	2b2a      	cmp	r3, #42	; 0x2a
 8008416:	d016      	beq.n	8008446 <_svfiprintf_r+0xfa>
 8008418:	0035      	movs	r5, r6
 800841a:	2100      	movs	r1, #0
 800841c:	200a      	movs	r0, #10
 800841e:	68e3      	ldr	r3, [r4, #12]
 8008420:	782a      	ldrb	r2, [r5, #0]
 8008422:	1c6e      	adds	r6, r5, #1
 8008424:	3a30      	subs	r2, #48	; 0x30
 8008426:	2a09      	cmp	r2, #9
 8008428:	d94e      	bls.n	80084c8 <_svfiprintf_r+0x17c>
 800842a:	2900      	cmp	r1, #0
 800842c:	d111      	bne.n	8008452 <_svfiprintf_r+0x106>
 800842e:	e017      	b.n	8008460 <_svfiprintf_r+0x114>
 8008430:	3501      	adds	r5, #1
 8008432:	e7af      	b.n	8008394 <_svfiprintf_r+0x48>
 8008434:	9b05      	ldr	r3, [sp, #20]
 8008436:	6822      	ldr	r2, [r4, #0]
 8008438:	1ac0      	subs	r0, r0, r3
 800843a:	2301      	movs	r3, #1
 800843c:	4083      	lsls	r3, r0
 800843e:	4313      	orrs	r3, r2
 8008440:	002e      	movs	r6, r5
 8008442:	6023      	str	r3, [r4, #0]
 8008444:	e7cc      	b.n	80083e0 <_svfiprintf_r+0x94>
 8008446:	9b07      	ldr	r3, [sp, #28]
 8008448:	1d19      	adds	r1, r3, #4
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	9107      	str	r1, [sp, #28]
 800844e:	2b00      	cmp	r3, #0
 8008450:	db01      	blt.n	8008456 <_svfiprintf_r+0x10a>
 8008452:	930b      	str	r3, [sp, #44]	; 0x2c
 8008454:	e004      	b.n	8008460 <_svfiprintf_r+0x114>
 8008456:	425b      	negs	r3, r3
 8008458:	60e3      	str	r3, [r4, #12]
 800845a:	2302      	movs	r3, #2
 800845c:	4313      	orrs	r3, r2
 800845e:	6023      	str	r3, [r4, #0]
 8008460:	782b      	ldrb	r3, [r5, #0]
 8008462:	2b2e      	cmp	r3, #46	; 0x2e
 8008464:	d10a      	bne.n	800847c <_svfiprintf_r+0x130>
 8008466:	786b      	ldrb	r3, [r5, #1]
 8008468:	2b2a      	cmp	r3, #42	; 0x2a
 800846a:	d135      	bne.n	80084d8 <_svfiprintf_r+0x18c>
 800846c:	9b07      	ldr	r3, [sp, #28]
 800846e:	3502      	adds	r5, #2
 8008470:	1d1a      	adds	r2, r3, #4
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	9207      	str	r2, [sp, #28]
 8008476:	2b00      	cmp	r3, #0
 8008478:	db2b      	blt.n	80084d2 <_svfiprintf_r+0x186>
 800847a:	9309      	str	r3, [sp, #36]	; 0x24
 800847c:	4e2f      	ldr	r6, [pc, #188]	; (800853c <_svfiprintf_r+0x1f0>)
 800847e:	2203      	movs	r2, #3
 8008480:	0030      	movs	r0, r6
 8008482:	7829      	ldrb	r1, [r5, #0]
 8008484:	f000 f9f5 	bl	8008872 <memchr>
 8008488:	2800      	cmp	r0, #0
 800848a:	d006      	beq.n	800849a <_svfiprintf_r+0x14e>
 800848c:	2340      	movs	r3, #64	; 0x40
 800848e:	1b80      	subs	r0, r0, r6
 8008490:	4083      	lsls	r3, r0
 8008492:	6822      	ldr	r2, [r4, #0]
 8008494:	3501      	adds	r5, #1
 8008496:	4313      	orrs	r3, r2
 8008498:	6023      	str	r3, [r4, #0]
 800849a:	7829      	ldrb	r1, [r5, #0]
 800849c:	2206      	movs	r2, #6
 800849e:	4828      	ldr	r0, [pc, #160]	; (8008540 <_svfiprintf_r+0x1f4>)
 80084a0:	1c6e      	adds	r6, r5, #1
 80084a2:	7621      	strb	r1, [r4, #24]
 80084a4:	f000 f9e5 	bl	8008872 <memchr>
 80084a8:	2800      	cmp	r0, #0
 80084aa:	d03c      	beq.n	8008526 <_svfiprintf_r+0x1da>
 80084ac:	4b25      	ldr	r3, [pc, #148]	; (8008544 <_svfiprintf_r+0x1f8>)
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d125      	bne.n	80084fe <_svfiprintf_r+0x1b2>
 80084b2:	2207      	movs	r2, #7
 80084b4:	9b07      	ldr	r3, [sp, #28]
 80084b6:	3307      	adds	r3, #7
 80084b8:	4393      	bics	r3, r2
 80084ba:	3308      	adds	r3, #8
 80084bc:	9307      	str	r3, [sp, #28]
 80084be:	6963      	ldr	r3, [r4, #20]
 80084c0:	9a04      	ldr	r2, [sp, #16]
 80084c2:	189b      	adds	r3, r3, r2
 80084c4:	6163      	str	r3, [r4, #20]
 80084c6:	e764      	b.n	8008392 <_svfiprintf_r+0x46>
 80084c8:	4343      	muls	r3, r0
 80084ca:	0035      	movs	r5, r6
 80084cc:	2101      	movs	r1, #1
 80084ce:	189b      	adds	r3, r3, r2
 80084d0:	e7a6      	b.n	8008420 <_svfiprintf_r+0xd4>
 80084d2:	2301      	movs	r3, #1
 80084d4:	425b      	negs	r3, r3
 80084d6:	e7d0      	b.n	800847a <_svfiprintf_r+0x12e>
 80084d8:	2300      	movs	r3, #0
 80084da:	200a      	movs	r0, #10
 80084dc:	001a      	movs	r2, r3
 80084de:	3501      	adds	r5, #1
 80084e0:	6063      	str	r3, [r4, #4]
 80084e2:	7829      	ldrb	r1, [r5, #0]
 80084e4:	1c6e      	adds	r6, r5, #1
 80084e6:	3930      	subs	r1, #48	; 0x30
 80084e8:	2909      	cmp	r1, #9
 80084ea:	d903      	bls.n	80084f4 <_svfiprintf_r+0x1a8>
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d0c5      	beq.n	800847c <_svfiprintf_r+0x130>
 80084f0:	9209      	str	r2, [sp, #36]	; 0x24
 80084f2:	e7c3      	b.n	800847c <_svfiprintf_r+0x130>
 80084f4:	4342      	muls	r2, r0
 80084f6:	0035      	movs	r5, r6
 80084f8:	2301      	movs	r3, #1
 80084fa:	1852      	adds	r2, r2, r1
 80084fc:	e7f1      	b.n	80084e2 <_svfiprintf_r+0x196>
 80084fe:	aa07      	add	r2, sp, #28
 8008500:	9200      	str	r2, [sp, #0]
 8008502:	0021      	movs	r1, r4
 8008504:	003a      	movs	r2, r7
 8008506:	4b10      	ldr	r3, [pc, #64]	; (8008548 <_svfiprintf_r+0x1fc>)
 8008508:	9803      	ldr	r0, [sp, #12]
 800850a:	e000      	b.n	800850e <_svfiprintf_r+0x1c2>
 800850c:	bf00      	nop
 800850e:	9004      	str	r0, [sp, #16]
 8008510:	9b04      	ldr	r3, [sp, #16]
 8008512:	3301      	adds	r3, #1
 8008514:	d1d3      	bne.n	80084be <_svfiprintf_r+0x172>
 8008516:	89bb      	ldrh	r3, [r7, #12]
 8008518:	980d      	ldr	r0, [sp, #52]	; 0x34
 800851a:	065b      	lsls	r3, r3, #25
 800851c:	d400      	bmi.n	8008520 <_svfiprintf_r+0x1d4>
 800851e:	e72c      	b.n	800837a <_svfiprintf_r+0x2e>
 8008520:	2001      	movs	r0, #1
 8008522:	4240      	negs	r0, r0
 8008524:	e729      	b.n	800837a <_svfiprintf_r+0x2e>
 8008526:	aa07      	add	r2, sp, #28
 8008528:	9200      	str	r2, [sp, #0]
 800852a:	0021      	movs	r1, r4
 800852c:	003a      	movs	r2, r7
 800852e:	4b06      	ldr	r3, [pc, #24]	; (8008548 <_svfiprintf_r+0x1fc>)
 8008530:	9803      	ldr	r0, [sp, #12]
 8008532:	f000 f87b 	bl	800862c <_printf_i>
 8008536:	e7ea      	b.n	800850e <_svfiprintf_r+0x1c2>
 8008538:	0800a564 	.word	0x0800a564
 800853c:	0800a56a 	.word	0x0800a56a
 8008540:	0800a56e 	.word	0x0800a56e
 8008544:	00000000 	.word	0x00000000
 8008548:	08008289 	.word	0x08008289

0800854c <_printf_common>:
 800854c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800854e:	0016      	movs	r6, r2
 8008550:	9301      	str	r3, [sp, #4]
 8008552:	688a      	ldr	r2, [r1, #8]
 8008554:	690b      	ldr	r3, [r1, #16]
 8008556:	000c      	movs	r4, r1
 8008558:	9000      	str	r0, [sp, #0]
 800855a:	4293      	cmp	r3, r2
 800855c:	da00      	bge.n	8008560 <_printf_common+0x14>
 800855e:	0013      	movs	r3, r2
 8008560:	0022      	movs	r2, r4
 8008562:	6033      	str	r3, [r6, #0]
 8008564:	3243      	adds	r2, #67	; 0x43
 8008566:	7812      	ldrb	r2, [r2, #0]
 8008568:	2a00      	cmp	r2, #0
 800856a:	d001      	beq.n	8008570 <_printf_common+0x24>
 800856c:	3301      	adds	r3, #1
 800856e:	6033      	str	r3, [r6, #0]
 8008570:	6823      	ldr	r3, [r4, #0]
 8008572:	069b      	lsls	r3, r3, #26
 8008574:	d502      	bpl.n	800857c <_printf_common+0x30>
 8008576:	6833      	ldr	r3, [r6, #0]
 8008578:	3302      	adds	r3, #2
 800857a:	6033      	str	r3, [r6, #0]
 800857c:	6822      	ldr	r2, [r4, #0]
 800857e:	2306      	movs	r3, #6
 8008580:	0015      	movs	r5, r2
 8008582:	401d      	ands	r5, r3
 8008584:	421a      	tst	r2, r3
 8008586:	d027      	beq.n	80085d8 <_printf_common+0x8c>
 8008588:	0023      	movs	r3, r4
 800858a:	3343      	adds	r3, #67	; 0x43
 800858c:	781b      	ldrb	r3, [r3, #0]
 800858e:	1e5a      	subs	r2, r3, #1
 8008590:	4193      	sbcs	r3, r2
 8008592:	6822      	ldr	r2, [r4, #0]
 8008594:	0692      	lsls	r2, r2, #26
 8008596:	d430      	bmi.n	80085fa <_printf_common+0xae>
 8008598:	0022      	movs	r2, r4
 800859a:	9901      	ldr	r1, [sp, #4]
 800859c:	9800      	ldr	r0, [sp, #0]
 800859e:	9d08      	ldr	r5, [sp, #32]
 80085a0:	3243      	adds	r2, #67	; 0x43
 80085a2:	47a8      	blx	r5
 80085a4:	3001      	adds	r0, #1
 80085a6:	d025      	beq.n	80085f4 <_printf_common+0xa8>
 80085a8:	2206      	movs	r2, #6
 80085aa:	6823      	ldr	r3, [r4, #0]
 80085ac:	2500      	movs	r5, #0
 80085ae:	4013      	ands	r3, r2
 80085b0:	2b04      	cmp	r3, #4
 80085b2:	d105      	bne.n	80085c0 <_printf_common+0x74>
 80085b4:	6833      	ldr	r3, [r6, #0]
 80085b6:	68e5      	ldr	r5, [r4, #12]
 80085b8:	1aed      	subs	r5, r5, r3
 80085ba:	43eb      	mvns	r3, r5
 80085bc:	17db      	asrs	r3, r3, #31
 80085be:	401d      	ands	r5, r3
 80085c0:	68a3      	ldr	r3, [r4, #8]
 80085c2:	6922      	ldr	r2, [r4, #16]
 80085c4:	4293      	cmp	r3, r2
 80085c6:	dd01      	ble.n	80085cc <_printf_common+0x80>
 80085c8:	1a9b      	subs	r3, r3, r2
 80085ca:	18ed      	adds	r5, r5, r3
 80085cc:	2600      	movs	r6, #0
 80085ce:	42b5      	cmp	r5, r6
 80085d0:	d120      	bne.n	8008614 <_printf_common+0xc8>
 80085d2:	2000      	movs	r0, #0
 80085d4:	e010      	b.n	80085f8 <_printf_common+0xac>
 80085d6:	3501      	adds	r5, #1
 80085d8:	68e3      	ldr	r3, [r4, #12]
 80085da:	6832      	ldr	r2, [r6, #0]
 80085dc:	1a9b      	subs	r3, r3, r2
 80085de:	42ab      	cmp	r3, r5
 80085e0:	ddd2      	ble.n	8008588 <_printf_common+0x3c>
 80085e2:	0022      	movs	r2, r4
 80085e4:	2301      	movs	r3, #1
 80085e6:	9901      	ldr	r1, [sp, #4]
 80085e8:	9800      	ldr	r0, [sp, #0]
 80085ea:	9f08      	ldr	r7, [sp, #32]
 80085ec:	3219      	adds	r2, #25
 80085ee:	47b8      	blx	r7
 80085f0:	3001      	adds	r0, #1
 80085f2:	d1f0      	bne.n	80085d6 <_printf_common+0x8a>
 80085f4:	2001      	movs	r0, #1
 80085f6:	4240      	negs	r0, r0
 80085f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80085fa:	2030      	movs	r0, #48	; 0x30
 80085fc:	18e1      	adds	r1, r4, r3
 80085fe:	3143      	adds	r1, #67	; 0x43
 8008600:	7008      	strb	r0, [r1, #0]
 8008602:	0021      	movs	r1, r4
 8008604:	1c5a      	adds	r2, r3, #1
 8008606:	3145      	adds	r1, #69	; 0x45
 8008608:	7809      	ldrb	r1, [r1, #0]
 800860a:	18a2      	adds	r2, r4, r2
 800860c:	3243      	adds	r2, #67	; 0x43
 800860e:	3302      	adds	r3, #2
 8008610:	7011      	strb	r1, [r2, #0]
 8008612:	e7c1      	b.n	8008598 <_printf_common+0x4c>
 8008614:	0022      	movs	r2, r4
 8008616:	2301      	movs	r3, #1
 8008618:	9901      	ldr	r1, [sp, #4]
 800861a:	9800      	ldr	r0, [sp, #0]
 800861c:	9f08      	ldr	r7, [sp, #32]
 800861e:	321a      	adds	r2, #26
 8008620:	47b8      	blx	r7
 8008622:	3001      	adds	r0, #1
 8008624:	d0e6      	beq.n	80085f4 <_printf_common+0xa8>
 8008626:	3601      	adds	r6, #1
 8008628:	e7d1      	b.n	80085ce <_printf_common+0x82>
	...

0800862c <_printf_i>:
 800862c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800862e:	b08b      	sub	sp, #44	; 0x2c
 8008630:	9206      	str	r2, [sp, #24]
 8008632:	000a      	movs	r2, r1
 8008634:	3243      	adds	r2, #67	; 0x43
 8008636:	9307      	str	r3, [sp, #28]
 8008638:	9005      	str	r0, [sp, #20]
 800863a:	9204      	str	r2, [sp, #16]
 800863c:	7e0a      	ldrb	r2, [r1, #24]
 800863e:	000c      	movs	r4, r1
 8008640:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008642:	2a78      	cmp	r2, #120	; 0x78
 8008644:	d809      	bhi.n	800865a <_printf_i+0x2e>
 8008646:	2a62      	cmp	r2, #98	; 0x62
 8008648:	d80b      	bhi.n	8008662 <_printf_i+0x36>
 800864a:	2a00      	cmp	r2, #0
 800864c:	d100      	bne.n	8008650 <_printf_i+0x24>
 800864e:	e0be      	b.n	80087ce <_printf_i+0x1a2>
 8008650:	497c      	ldr	r1, [pc, #496]	; (8008844 <_printf_i+0x218>)
 8008652:	9103      	str	r1, [sp, #12]
 8008654:	2a58      	cmp	r2, #88	; 0x58
 8008656:	d100      	bne.n	800865a <_printf_i+0x2e>
 8008658:	e093      	b.n	8008782 <_printf_i+0x156>
 800865a:	0026      	movs	r6, r4
 800865c:	3642      	adds	r6, #66	; 0x42
 800865e:	7032      	strb	r2, [r6, #0]
 8008660:	e022      	b.n	80086a8 <_printf_i+0x7c>
 8008662:	0010      	movs	r0, r2
 8008664:	3863      	subs	r0, #99	; 0x63
 8008666:	2815      	cmp	r0, #21
 8008668:	d8f7      	bhi.n	800865a <_printf_i+0x2e>
 800866a:	f7f7 fd53 	bl	8000114 <__gnu_thumb1_case_shi>
 800866e:	0016      	.short	0x0016
 8008670:	fff6001f 	.word	0xfff6001f
 8008674:	fff6fff6 	.word	0xfff6fff6
 8008678:	001ffff6 	.word	0x001ffff6
 800867c:	fff6fff6 	.word	0xfff6fff6
 8008680:	fff6fff6 	.word	0xfff6fff6
 8008684:	003600a3 	.word	0x003600a3
 8008688:	fff60083 	.word	0xfff60083
 800868c:	00b4fff6 	.word	0x00b4fff6
 8008690:	0036fff6 	.word	0x0036fff6
 8008694:	fff6fff6 	.word	0xfff6fff6
 8008698:	0087      	.short	0x0087
 800869a:	0026      	movs	r6, r4
 800869c:	681a      	ldr	r2, [r3, #0]
 800869e:	3642      	adds	r6, #66	; 0x42
 80086a0:	1d11      	adds	r1, r2, #4
 80086a2:	6019      	str	r1, [r3, #0]
 80086a4:	6813      	ldr	r3, [r2, #0]
 80086a6:	7033      	strb	r3, [r6, #0]
 80086a8:	2301      	movs	r3, #1
 80086aa:	e0a2      	b.n	80087f2 <_printf_i+0x1c6>
 80086ac:	6818      	ldr	r0, [r3, #0]
 80086ae:	6809      	ldr	r1, [r1, #0]
 80086b0:	1d02      	adds	r2, r0, #4
 80086b2:	060d      	lsls	r5, r1, #24
 80086b4:	d50b      	bpl.n	80086ce <_printf_i+0xa2>
 80086b6:	6805      	ldr	r5, [r0, #0]
 80086b8:	601a      	str	r2, [r3, #0]
 80086ba:	2d00      	cmp	r5, #0
 80086bc:	da03      	bge.n	80086c6 <_printf_i+0x9a>
 80086be:	232d      	movs	r3, #45	; 0x2d
 80086c0:	9a04      	ldr	r2, [sp, #16]
 80086c2:	426d      	negs	r5, r5
 80086c4:	7013      	strb	r3, [r2, #0]
 80086c6:	4b5f      	ldr	r3, [pc, #380]	; (8008844 <_printf_i+0x218>)
 80086c8:	270a      	movs	r7, #10
 80086ca:	9303      	str	r3, [sp, #12]
 80086cc:	e01b      	b.n	8008706 <_printf_i+0xda>
 80086ce:	6805      	ldr	r5, [r0, #0]
 80086d0:	601a      	str	r2, [r3, #0]
 80086d2:	0649      	lsls	r1, r1, #25
 80086d4:	d5f1      	bpl.n	80086ba <_printf_i+0x8e>
 80086d6:	b22d      	sxth	r5, r5
 80086d8:	e7ef      	b.n	80086ba <_printf_i+0x8e>
 80086da:	680d      	ldr	r5, [r1, #0]
 80086dc:	6819      	ldr	r1, [r3, #0]
 80086de:	1d08      	adds	r0, r1, #4
 80086e0:	6018      	str	r0, [r3, #0]
 80086e2:	062e      	lsls	r6, r5, #24
 80086e4:	d501      	bpl.n	80086ea <_printf_i+0xbe>
 80086e6:	680d      	ldr	r5, [r1, #0]
 80086e8:	e003      	b.n	80086f2 <_printf_i+0xc6>
 80086ea:	066d      	lsls	r5, r5, #25
 80086ec:	d5fb      	bpl.n	80086e6 <_printf_i+0xba>
 80086ee:	680d      	ldr	r5, [r1, #0]
 80086f0:	b2ad      	uxth	r5, r5
 80086f2:	4b54      	ldr	r3, [pc, #336]	; (8008844 <_printf_i+0x218>)
 80086f4:	2708      	movs	r7, #8
 80086f6:	9303      	str	r3, [sp, #12]
 80086f8:	2a6f      	cmp	r2, #111	; 0x6f
 80086fa:	d000      	beq.n	80086fe <_printf_i+0xd2>
 80086fc:	3702      	adds	r7, #2
 80086fe:	0023      	movs	r3, r4
 8008700:	2200      	movs	r2, #0
 8008702:	3343      	adds	r3, #67	; 0x43
 8008704:	701a      	strb	r2, [r3, #0]
 8008706:	6863      	ldr	r3, [r4, #4]
 8008708:	60a3      	str	r3, [r4, #8]
 800870a:	2b00      	cmp	r3, #0
 800870c:	db03      	blt.n	8008716 <_printf_i+0xea>
 800870e:	2104      	movs	r1, #4
 8008710:	6822      	ldr	r2, [r4, #0]
 8008712:	438a      	bics	r2, r1
 8008714:	6022      	str	r2, [r4, #0]
 8008716:	2d00      	cmp	r5, #0
 8008718:	d102      	bne.n	8008720 <_printf_i+0xf4>
 800871a:	9e04      	ldr	r6, [sp, #16]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d00c      	beq.n	800873a <_printf_i+0x10e>
 8008720:	9e04      	ldr	r6, [sp, #16]
 8008722:	0028      	movs	r0, r5
 8008724:	0039      	movs	r1, r7
 8008726:	f7f7 fd85 	bl	8000234 <__aeabi_uidivmod>
 800872a:	9b03      	ldr	r3, [sp, #12]
 800872c:	3e01      	subs	r6, #1
 800872e:	5c5b      	ldrb	r3, [r3, r1]
 8008730:	7033      	strb	r3, [r6, #0]
 8008732:	002b      	movs	r3, r5
 8008734:	0005      	movs	r5, r0
 8008736:	429f      	cmp	r7, r3
 8008738:	d9f3      	bls.n	8008722 <_printf_i+0xf6>
 800873a:	2f08      	cmp	r7, #8
 800873c:	d109      	bne.n	8008752 <_printf_i+0x126>
 800873e:	6823      	ldr	r3, [r4, #0]
 8008740:	07db      	lsls	r3, r3, #31
 8008742:	d506      	bpl.n	8008752 <_printf_i+0x126>
 8008744:	6862      	ldr	r2, [r4, #4]
 8008746:	6923      	ldr	r3, [r4, #16]
 8008748:	429a      	cmp	r2, r3
 800874a:	dc02      	bgt.n	8008752 <_printf_i+0x126>
 800874c:	2330      	movs	r3, #48	; 0x30
 800874e:	3e01      	subs	r6, #1
 8008750:	7033      	strb	r3, [r6, #0]
 8008752:	9b04      	ldr	r3, [sp, #16]
 8008754:	1b9b      	subs	r3, r3, r6
 8008756:	6123      	str	r3, [r4, #16]
 8008758:	9b07      	ldr	r3, [sp, #28]
 800875a:	0021      	movs	r1, r4
 800875c:	9300      	str	r3, [sp, #0]
 800875e:	9805      	ldr	r0, [sp, #20]
 8008760:	9b06      	ldr	r3, [sp, #24]
 8008762:	aa09      	add	r2, sp, #36	; 0x24
 8008764:	f7ff fef2 	bl	800854c <_printf_common>
 8008768:	3001      	adds	r0, #1
 800876a:	d147      	bne.n	80087fc <_printf_i+0x1d0>
 800876c:	2001      	movs	r0, #1
 800876e:	4240      	negs	r0, r0
 8008770:	b00b      	add	sp, #44	; 0x2c
 8008772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008774:	2220      	movs	r2, #32
 8008776:	6809      	ldr	r1, [r1, #0]
 8008778:	430a      	orrs	r2, r1
 800877a:	6022      	str	r2, [r4, #0]
 800877c:	2278      	movs	r2, #120	; 0x78
 800877e:	4932      	ldr	r1, [pc, #200]	; (8008848 <_printf_i+0x21c>)
 8008780:	9103      	str	r1, [sp, #12]
 8008782:	0021      	movs	r1, r4
 8008784:	3145      	adds	r1, #69	; 0x45
 8008786:	700a      	strb	r2, [r1, #0]
 8008788:	6819      	ldr	r1, [r3, #0]
 800878a:	6822      	ldr	r2, [r4, #0]
 800878c:	c920      	ldmia	r1!, {r5}
 800878e:	0610      	lsls	r0, r2, #24
 8008790:	d402      	bmi.n	8008798 <_printf_i+0x16c>
 8008792:	0650      	lsls	r0, r2, #25
 8008794:	d500      	bpl.n	8008798 <_printf_i+0x16c>
 8008796:	b2ad      	uxth	r5, r5
 8008798:	6019      	str	r1, [r3, #0]
 800879a:	07d3      	lsls	r3, r2, #31
 800879c:	d502      	bpl.n	80087a4 <_printf_i+0x178>
 800879e:	2320      	movs	r3, #32
 80087a0:	4313      	orrs	r3, r2
 80087a2:	6023      	str	r3, [r4, #0]
 80087a4:	2710      	movs	r7, #16
 80087a6:	2d00      	cmp	r5, #0
 80087a8:	d1a9      	bne.n	80086fe <_printf_i+0xd2>
 80087aa:	2220      	movs	r2, #32
 80087ac:	6823      	ldr	r3, [r4, #0]
 80087ae:	4393      	bics	r3, r2
 80087b0:	6023      	str	r3, [r4, #0]
 80087b2:	e7a4      	b.n	80086fe <_printf_i+0xd2>
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	680d      	ldr	r5, [r1, #0]
 80087b8:	1d10      	adds	r0, r2, #4
 80087ba:	6949      	ldr	r1, [r1, #20]
 80087bc:	6018      	str	r0, [r3, #0]
 80087be:	6813      	ldr	r3, [r2, #0]
 80087c0:	062e      	lsls	r6, r5, #24
 80087c2:	d501      	bpl.n	80087c8 <_printf_i+0x19c>
 80087c4:	6019      	str	r1, [r3, #0]
 80087c6:	e002      	b.n	80087ce <_printf_i+0x1a2>
 80087c8:	066d      	lsls	r5, r5, #25
 80087ca:	d5fb      	bpl.n	80087c4 <_printf_i+0x198>
 80087cc:	8019      	strh	r1, [r3, #0]
 80087ce:	2300      	movs	r3, #0
 80087d0:	9e04      	ldr	r6, [sp, #16]
 80087d2:	6123      	str	r3, [r4, #16]
 80087d4:	e7c0      	b.n	8008758 <_printf_i+0x12c>
 80087d6:	681a      	ldr	r2, [r3, #0]
 80087d8:	1d11      	adds	r1, r2, #4
 80087da:	6019      	str	r1, [r3, #0]
 80087dc:	6816      	ldr	r6, [r2, #0]
 80087de:	2100      	movs	r1, #0
 80087e0:	0030      	movs	r0, r6
 80087e2:	6862      	ldr	r2, [r4, #4]
 80087e4:	f000 f845 	bl	8008872 <memchr>
 80087e8:	2800      	cmp	r0, #0
 80087ea:	d001      	beq.n	80087f0 <_printf_i+0x1c4>
 80087ec:	1b80      	subs	r0, r0, r6
 80087ee:	6060      	str	r0, [r4, #4]
 80087f0:	6863      	ldr	r3, [r4, #4]
 80087f2:	6123      	str	r3, [r4, #16]
 80087f4:	2300      	movs	r3, #0
 80087f6:	9a04      	ldr	r2, [sp, #16]
 80087f8:	7013      	strb	r3, [r2, #0]
 80087fa:	e7ad      	b.n	8008758 <_printf_i+0x12c>
 80087fc:	0032      	movs	r2, r6
 80087fe:	6923      	ldr	r3, [r4, #16]
 8008800:	9906      	ldr	r1, [sp, #24]
 8008802:	9805      	ldr	r0, [sp, #20]
 8008804:	9d07      	ldr	r5, [sp, #28]
 8008806:	47a8      	blx	r5
 8008808:	3001      	adds	r0, #1
 800880a:	d0af      	beq.n	800876c <_printf_i+0x140>
 800880c:	6823      	ldr	r3, [r4, #0]
 800880e:	079b      	lsls	r3, r3, #30
 8008810:	d415      	bmi.n	800883e <_printf_i+0x212>
 8008812:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008814:	68e0      	ldr	r0, [r4, #12]
 8008816:	4298      	cmp	r0, r3
 8008818:	daaa      	bge.n	8008770 <_printf_i+0x144>
 800881a:	0018      	movs	r0, r3
 800881c:	e7a8      	b.n	8008770 <_printf_i+0x144>
 800881e:	0022      	movs	r2, r4
 8008820:	2301      	movs	r3, #1
 8008822:	9906      	ldr	r1, [sp, #24]
 8008824:	9805      	ldr	r0, [sp, #20]
 8008826:	9e07      	ldr	r6, [sp, #28]
 8008828:	3219      	adds	r2, #25
 800882a:	47b0      	blx	r6
 800882c:	3001      	adds	r0, #1
 800882e:	d09d      	beq.n	800876c <_printf_i+0x140>
 8008830:	3501      	adds	r5, #1
 8008832:	68e3      	ldr	r3, [r4, #12]
 8008834:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008836:	1a9b      	subs	r3, r3, r2
 8008838:	42ab      	cmp	r3, r5
 800883a:	dcf0      	bgt.n	800881e <_printf_i+0x1f2>
 800883c:	e7e9      	b.n	8008812 <_printf_i+0x1e6>
 800883e:	2500      	movs	r5, #0
 8008840:	e7f7      	b.n	8008832 <_printf_i+0x206>
 8008842:	46c0      	nop			; (mov r8, r8)
 8008844:	0800a575 	.word	0x0800a575
 8008848:	0800a586 	.word	0x0800a586

0800884c <memmove>:
 800884c:	b510      	push	{r4, lr}
 800884e:	4288      	cmp	r0, r1
 8008850:	d902      	bls.n	8008858 <memmove+0xc>
 8008852:	188b      	adds	r3, r1, r2
 8008854:	4298      	cmp	r0, r3
 8008856:	d303      	bcc.n	8008860 <memmove+0x14>
 8008858:	2300      	movs	r3, #0
 800885a:	e007      	b.n	800886c <memmove+0x20>
 800885c:	5c8b      	ldrb	r3, [r1, r2]
 800885e:	5483      	strb	r3, [r0, r2]
 8008860:	3a01      	subs	r2, #1
 8008862:	d2fb      	bcs.n	800885c <memmove+0x10>
 8008864:	bd10      	pop	{r4, pc}
 8008866:	5ccc      	ldrb	r4, [r1, r3]
 8008868:	54c4      	strb	r4, [r0, r3]
 800886a:	3301      	adds	r3, #1
 800886c:	429a      	cmp	r2, r3
 800886e:	d1fa      	bne.n	8008866 <memmove+0x1a>
 8008870:	e7f8      	b.n	8008864 <memmove+0x18>

08008872 <memchr>:
 8008872:	b2c9      	uxtb	r1, r1
 8008874:	1882      	adds	r2, r0, r2
 8008876:	4290      	cmp	r0, r2
 8008878:	d101      	bne.n	800887e <memchr+0xc>
 800887a:	2000      	movs	r0, #0
 800887c:	4770      	bx	lr
 800887e:	7803      	ldrb	r3, [r0, #0]
 8008880:	428b      	cmp	r3, r1
 8008882:	d0fb      	beq.n	800887c <memchr+0xa>
 8008884:	3001      	adds	r0, #1
 8008886:	e7f6      	b.n	8008876 <memchr+0x4>

08008888 <_realloc_r>:
 8008888:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800888a:	0007      	movs	r7, r0
 800888c:	000e      	movs	r6, r1
 800888e:	0014      	movs	r4, r2
 8008890:	2900      	cmp	r1, #0
 8008892:	d105      	bne.n	80088a0 <_realloc_r+0x18>
 8008894:	0011      	movs	r1, r2
 8008896:	f7ff fb77 	bl	8007f88 <_malloc_r>
 800889a:	0005      	movs	r5, r0
 800889c:	0028      	movs	r0, r5
 800889e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80088a0:	2a00      	cmp	r2, #0
 80088a2:	d103      	bne.n	80088ac <_realloc_r+0x24>
 80088a4:	f7ff fca6 	bl	80081f4 <_free_r>
 80088a8:	0025      	movs	r5, r4
 80088aa:	e7f7      	b.n	800889c <_realloc_r+0x14>
 80088ac:	f000 f81b 	bl	80088e6 <_malloc_usable_size_r>
 80088b0:	9001      	str	r0, [sp, #4]
 80088b2:	4284      	cmp	r4, r0
 80088b4:	d803      	bhi.n	80088be <_realloc_r+0x36>
 80088b6:	0035      	movs	r5, r6
 80088b8:	0843      	lsrs	r3, r0, #1
 80088ba:	42a3      	cmp	r3, r4
 80088bc:	d3ee      	bcc.n	800889c <_realloc_r+0x14>
 80088be:	0021      	movs	r1, r4
 80088c0:	0038      	movs	r0, r7
 80088c2:	f7ff fb61 	bl	8007f88 <_malloc_r>
 80088c6:	1e05      	subs	r5, r0, #0
 80088c8:	d0e8      	beq.n	800889c <_realloc_r+0x14>
 80088ca:	9b01      	ldr	r3, [sp, #4]
 80088cc:	0022      	movs	r2, r4
 80088ce:	429c      	cmp	r4, r3
 80088d0:	d900      	bls.n	80088d4 <_realloc_r+0x4c>
 80088d2:	001a      	movs	r2, r3
 80088d4:	0031      	movs	r1, r6
 80088d6:	0028      	movs	r0, r5
 80088d8:	f7ff fc82 	bl	80081e0 <memcpy>
 80088dc:	0031      	movs	r1, r6
 80088de:	0038      	movs	r0, r7
 80088e0:	f7ff fc88 	bl	80081f4 <_free_r>
 80088e4:	e7da      	b.n	800889c <_realloc_r+0x14>

080088e6 <_malloc_usable_size_r>:
 80088e6:	1f0b      	subs	r3, r1, #4
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	1f18      	subs	r0, r3, #4
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	da01      	bge.n	80088f4 <_malloc_usable_size_r+0xe>
 80088f0:	580b      	ldr	r3, [r1, r0]
 80088f2:	18c0      	adds	r0, r0, r3
 80088f4:	4770      	bx	lr
	...

080088f8 <_init>:
 80088f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088fa:	46c0      	nop			; (mov r8, r8)
 80088fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088fe:	bc08      	pop	{r3}
 8008900:	469e      	mov	lr, r3
 8008902:	4770      	bx	lr

08008904 <_fini>:
 8008904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008906:	46c0      	nop			; (mov r8, r8)
 8008908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800890a:	bc08      	pop	{r3}
 800890c:	469e      	mov	lr, r3
 800890e:	4770      	bx	lr
