[firtool] Running fir parser
[firtool] -- Done in 0.002 sec
[firtool] Running "firrtl.circuit(firrtl-lower-annotations{disable-annotation-classless=false disable-annotation-unknown=true},firrtl.module(firrtl-drop-names{preserve-values=named},cse),firrtl-inject-dut-hier,firrtl.module(firrtl-lower-chirrtl),firrtl-infer-widths,firrtl-mem-to-reg-of-vec{ignore-read-enable-mem=false repl-seq-mem=false},firrtl-infer-resets,firrtl-dft,firrtl-lower-types{flatten-mem=false preserve-aggregate=1d-vec preserve-public-types=true},firrtl.module(firrtl-expand-whens,firrtl-sfc-compat),firrtl-inliner,firrtl.module(firrtl-randomize-register-init),firrtl-check-comb-cycles{print-simple-cycle=true},firrtl.module(canonicalize{  max-iterations=10 region-simplify=false top-down=true},firrtl-infer-rw),firrtl-prefix-modules,firrtl-imconstprop,firrtl-add-seqmem-ports,firrtl-emit-metadata{repl-seq-mem=false repl-seq-mem-circuit= repl-seq-mem-file=},firrtl-extract-instances,firrtl-grand-central,firrtl-grand-central-taps,firrtl-grand-central-signal-mappings{file=},symbol-dce,firrtl-blackbox-reader{input-prefix=/nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress},firrtl.module(firrtl-drop-names{preserve-values=named},canonicalize{  max-iterations=10 region-simplify=false top-down=true}),firrtl-imdeadcodeelim,firrtl-emit-omir{file=},firrtl-resolve-traces{file=},firrtl-lower-xmr)"
[firtool]   Running "firrtl-lower-annotations{disable-annotation-classless=false disable-annotation-unknown=true}"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl.module(firrtl-drop-names{preserve-values=named},cse)"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-inject-dut-hier"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl.module(firrtl-lower-chirrtl)"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-infer-widths"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-mem-to-reg-of-vec{ignore-read-enable-mem=false repl-seq-mem=false}"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-infer-resets"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-dft"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-lower-types{flatten-mem=false preserve-aggregate=1d-vec preserve-public-types=true}"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl.module(firrtl-expand-whens,firrtl-sfc-compat)"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-inliner"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl.module(firrtl-randomize-register-init)"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-check-comb-cycles{print-simple-cycle=true}"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl.module(canonicalize{  max-iterations=10 region-simplify=false top-down=true},firrtl-infer-rw)"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-prefix-modules"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-imconstprop"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-add-seqmem-ports"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-emit-metadata{repl-seq-mem=false repl-seq-mem-circuit= repl-seq-mem-file=}"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-extract-instances"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-grand-central"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-grand-central-taps"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-grand-central-signal-mappings{file=}"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "symbol-dce"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-blackbox-reader{input-prefix=/nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress}"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl.module(firrtl-drop-names{preserve-values=named},canonicalize{  max-iterations=10 region-simplify=false top-down=true})"
[firtool]   -- Done in 0.001 sec
[firtool]   Running "firrtl-imdeadcodeelim"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-emit-omir{file=}"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-resolve-traces{file=}"
[firtool]   -- Done in 0.000 sec
[firtool]   Running "firrtl-lower-xmr"
[firtool]   -- Done in 0.000 sec
[firtool] -- Done in 0.011 sec
[firtool] Running "lower-firrtl-to-hw{emit-chisel-asserts-as-sva=false strip-mux-pragmas=false warn-on-unprocessed-annotations=false}"
[firtool] -- Done in 0.001 sec
[firtool] Running "hw.module(cse,canonicalize{  max-iterations=10 region-simplify=false top-down=true},cse,lower-seq-firrtl-to-sv)"
[firtool] -- Done in 0.001 sec
[firtool] Running "hw-memory-sim{ignore-read-enable-mem=false repl-seq-mem=false strip-mux-pragmas=false}"
[firtool] -- Done in 0.000 sec
[firtool] Running "hw.module(cse,canonicalize{  max-iterations=10 region-simplify=false top-down=true},cse,hw-cleanup)"
[firtool] -- Done in 0.001 sec
[firtool] Running "hw.module(hw-legalize-modules,prettify-verilog)"
[firtool] -- Done in 0.000 sec
[firtool] Running "strip-debuginfo-with-pred{drop-suffix=}"
[firtool] -- Done in 0.000 sec
[firtool] Running "export-verilog"
[firtool]   Running "hw.module(prepare-for-emission)"
[firtool]   -- Done in 0.001 sec
[firtool] -- Done in 0.002 sec
===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0209 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.0019 (  8.2%)    0.0019 (  9.0%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.0014 (  6.1%)    0.0014 (  6.8%)    Parse modules
    0.0004 (  1.8%)    0.0004 (  2.0%)    Verify circuit
    0.0112 ( 48.4%)    0.0112 ( 53.5%)  'firrtl.circuit' Pipeline
    0.0004 (  1.7%)    0.0004 (  1.9%)    LowerFIRRTLAnnotations
    0.0010 (  4.4%)    0.0010 (  4.9%)    'firrtl.module' Pipeline
    0.0005 (  2.0%)    0.0005 (  2.2%)      DropName
    0.0006 (  2.4%)    0.0006 (  2.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0004 (  1.7%)    0.0004 (  1.9%)    'firrtl.module' Pipeline
    0.0004 (  1.7%)    0.0004 (  1.9%)      LowerCHIRRTLPass
    0.0007 (  3.2%)    0.0007 (  3.5%)    InferWidths
    0.0004 (  1.5%)    0.0004 (  1.7%)    MemToRegOfVec
    0.0007 (  3.0%)    0.0007 (  3.3%)    InferResets
    0.0000 (  0.1%)    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0001 (  0.2%)    0.0001 (  0.2%)    WireDFT
    0.0008 (  3.6%)    0.0008 (  4.0%)    LowerFIRRTLTypes
    0.0008 (  3.3%)    0.0008 (  3.7%)    'firrtl.module' Pipeline
    0.0004 (  1.9%)    0.0004 (  2.1%)      ExpandWhens
    0.0003 (  1.4%)    0.0003 (  1.5%)      SFCCompat
    0.0004 (  1.7%)    0.0004 (  1.9%)    Inliner
    0.0003 (  1.4%)    0.0003 (  1.6%)    'firrtl.module' Pipeline
    0.0003 (  1.4%)    0.0003 (  1.6%)      RandomizeRegisterInit
    0.0003 (  1.3%)    0.0003 (  1.4%)    CheckCombCycles
    0.0000 (  0.2%)    0.0000 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0014 (  6.1%)    0.0014 (  6.7%)    'firrtl.module' Pipeline
    0.0011 (  4.9%)    0.0011 (  5.4%)      Canonicalizer
    0.0003 (  1.2%)    0.0003 (  1.3%)      InferReadWrite
    0.0001 (  0.6%)    0.0001 (  0.7%)    PrefixModules
    0.0000 (  0.1%)    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0005 (  2.1%)    0.0005 (  2.4%)    IMConstProp
    0.0000 (  0.1%)    0.0000 (  0.1%)    AddSeqMemPorts
    0.0000 (  0.1%)    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.8%)    0.0002 (  0.9%)    CreateSiFiveMetadata
    0.0000 (  0.1%)    0.0000 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0000 (  0.1%)    0.0000 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0004 (  1.5%)    0.0004 (  1.7%)    SymbolDCE
    0.0000 (  0.2%)    0.0000 (  0.2%)    BlackBoxReader
    0.0000 (  0.1%)    0.0000 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0008 (  3.7%)    0.0008 (  4.1%)    'firrtl.module' Pipeline
    0.0002 (  1.0%)    0.0002 (  1.2%)      DropName
    0.0006 (  2.6%)    0.0006 (  2.9%)      Canonicalizer
    0.0003 (  1.3%)    0.0003 (  1.4%)    IMDeadCodeElim
    0.0000 (  0.1%)    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0002 (  1.0%)    0.0002 (  1.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0002 (  1.0%)    0.0002 (  1.1%)    LowerXMR
    0.0000 (  0.1%)    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0014 (  6.0%)    0.0014 (  6.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0000 (  0.1%)    0.0000 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0012 (  5.2%)    0.0012 (  5.7%)  'hw.module' Pipeline
    0.0003 (  1.2%)    0.0003 (  1.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0005 (  2.2%)    0.0005 (  2.4%)    Canonicalizer
    0.0002 (  0.7%)    0.0002 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0002 (  1.1%)    0.0002 (  1.2%)    LowerSeqFIRRTLToSV
    0.0004 (  1.8%)    0.0004 (  2.0%)  HWMemSimImpl
    0.0013 (  5.8%)    0.0009 (  4.5%)  'hw.module' Pipeline
    0.0004 (  1.9%)    0.0003 (  1.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0005 (  2.2%)    0.0004 (  1.8%)    Canonicalizer
    0.0002 (  0.8%)    0.0001 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0002 (  0.8%)    0.0001 (  0.7%)    HWCleanup
    0.0003 (  1.2%)    0.0002 (  1.1%)  'hw.module' Pipeline
    0.0000 (  0.1%)    0.0000 (  0.0%)    HWLegalizeModules
    0.0003 (  1.1%)    0.0002 (  1.1%)    PrettifyVerilog
    0.0004 (  1.7%)    0.0004 (  1.9%)  StripDebugInfoWithPred
    0.0017 (  7.6%)    0.0017 (  8.4%)  ExportVerilog
    0.0013 (  5.5%)    0.0007 (  3.2%)  'builtin.module' Pipeline
    0.0006 (  2.6%)    0.0005 (  2.2%)    'hw.module' Pipeline
    0.0006 (  2.6%)    0.0004 (  2.1%)      PrepareForEmission
    0.0000 (  0.2%)    0.0000 (  0.2%)  Rest
    0.0231 (100.0%)    0.0209 (100.0%)  Total
	Command being timed: "firtool /nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress/ICache.fir -o /nix/store/rfz8xg71wnncp5iydcs4inl9q65hwrrm-test-outputs/ICache/ICache.sv -mlir-timing -verbose-pass-executions"
	User time (seconds): 0.02
	System time (seconds): 0.01
	Percent of CPU this job got: 103%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.03
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 72480
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 4241
	Voluntary context switches: 197
	Involuntary context switches: 41
	Swaps: 0
	File system inputs: 0
	File system outputs: 56
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
