#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6124efdf9420 .scope module, "register_file_tb" "register_file_tb" 2 4;
 .timescale -9 -12;
v0x6124efe1f720_0 .var "clk", 0 0;
v0x6124efe45650_0 .var "flags_in", 15 0;
v0x6124efe456f0_0 .net "flags_out", 15 0, L_0x6124efe20a80;  1 drivers
v0x6124efe45790_0 .var "flags_wr", 0 0;
v0x6124efe45860_0 .var "pc_in", 15 0;
v0x6124efe45900_0 .net "pc_out", 15 0, L_0x6124efe1e470;  1 drivers
v0x6124efe459d0_0 .var "pc_wr", 0 0;
v0x6124efe45aa0_0 .var "rd_addr", 3 0;
v0x6124efe45b70_0 .var "rd_data", 15 0;
v0x6124efe45c40_0 .var "rs_addr", 3 0;
v0x6124efe45d10_0 .net "rs_data", 15 0, L_0x6124efe1d0b0;  1 drivers
v0x6124efe45de0_0 .var "rst", 0 0;
v0x6124efe45eb0_0 .var "rt_addr", 3 0;
v0x6124efe45f80_0 .net "rt_data", 15 0, L_0x6124efe1db30;  1 drivers
v0x6124efe46050_0 .var "sp_in", 15 0;
v0x6124efe46120_0 .net "sp_out", 15 0, L_0x6124efe1f5c0;  1 drivers
v0x6124efe461f0_0 .var "sp_wr", 0 0;
v0x6124efe462c0_0 .var "wr_en", 0 0;
S_0x6124efdf95b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 137, 2 137 0, S_0x6124efdf9420;
 .timescale -9 -12;
v0x6124efe1dc90_0 .var/i "i", 31 0;
E_0x6124efdf11f0 .event posedge, v0x6124efe441d0_0;
S_0x6124efe43120 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 146, 2 146 0, S_0x6124efdf9420;
 .timescale -9 -12;
v0x6124efe1e5d0_0 .var/i "i", 31 0;
S_0x6124efe43360 .scope module, "uut" "register_file" 2 33, 3 5 0, S_0x6124efdf9420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "rs_addr";
    .port_info 3 /INPUT 4 "rt_addr";
    .port_info 4 /OUTPUT 16 "rs_data";
    .port_info 5 /OUTPUT 16 "rt_data";
    .port_info 6 /INPUT 1 "wr_en";
    .port_info 7 /INPUT 4 "rd_addr";
    .port_info 8 /INPUT 16 "rd_data";
    .port_info 9 /OUTPUT 16 "pc_out";
    .port_info 10 /OUTPUT 16 "sp_out";
    .port_info 11 /OUTPUT 16 "flags_out";
    .port_info 12 /INPUT 1 "pc_wr";
    .port_info 13 /INPUT 1 "sp_wr";
    .port_info 14 /INPUT 1 "flags_wr";
    .port_info 15 /INPUT 16 "pc_in";
    .port_info 16 /INPUT 16 "sp_in";
    .port_info 17 /INPUT 16 "flags_in";
P_0x6124efe43540 .param/l "FLAGS" 0 3 46, C4<1010>;
P_0x6124efe43580 .param/l "PC" 0 3 45, C4<1001>;
P_0x6124efe435c0 .param/l "R0" 0 3 36, C4<0000>;
P_0x6124efe43600 .param/l "R1" 0 3 37, C4<0001>;
P_0x6124efe43640 .param/l "R2" 0 3 38, C4<0010>;
P_0x6124efe43680 .param/l "R3" 0 3 39, C4<0011>;
P_0x6124efe436c0 .param/l "R4" 0 3 40, C4<0100>;
P_0x6124efe43700 .param/l "R5" 0 3 41, C4<0101>;
P_0x6124efe43740 .param/l "R6" 0 3 42, C4<0110>;
P_0x6124efe43780 .param/l "R7" 0 3 43, C4<0111>;
P_0x6124efe437c0 .param/l "SP" 0 3 44, C4<1000>;
L_0x6124efe1d0b0 .functor BUFZ 16, L_0x6124efe46390, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6124efe1db30 .functor BUFZ 16, L_0x6124efe46670, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6124efe44950_9 .array/port v0x6124efe44950, 9;
L_0x6124efe1e470 .functor BUFZ 16, v0x6124efe44950_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6124efe44950_8 .array/port v0x6124efe44950, 8;
L_0x6124efe1f5c0 .functor BUFZ 16, v0x6124efe44950_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6124efe44950_10 .array/port v0x6124efe44950, 10;
L_0x6124efe20a80 .functor BUFZ 16, v0x6124efe44950_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6124efe210b0_0 .net *"_ivl_0", 15 0, L_0x6124efe46390;  1 drivers
v0x6124efe21ec0_0 .net *"_ivl_10", 4 0, L_0x6124efe46710;  1 drivers
L_0x7ac672db7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6124efe22e50_0 .net *"_ivl_13", 0 0, L_0x7ac672db7060;  1 drivers
v0x6124efdb7d20_0 .net *"_ivl_2", 4 0, L_0x6124efe46490;  1 drivers
L_0x7ac672db7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6124efe43fc0_0 .net *"_ivl_5", 0 0, L_0x7ac672db7018;  1 drivers
v0x6124efe440f0_0 .net *"_ivl_8", 15 0, L_0x6124efe46670;  1 drivers
v0x6124efe441d0_0 .net "clk", 0 0, v0x6124efe1f720_0;  1 drivers
v0x6124efe44290_0 .net "flags_in", 15 0, v0x6124efe45650_0;  1 drivers
v0x6124efe44370_0 .net "flags_out", 15 0, L_0x6124efe20a80;  alias, 1 drivers
v0x6124efe44450_0 .net "flags_wr", 0 0, v0x6124efe45790_0;  1 drivers
v0x6124efe44510_0 .net "pc_in", 15 0, v0x6124efe45860_0;  1 drivers
v0x6124efe445f0_0 .net "pc_out", 15 0, L_0x6124efe1e470;  alias, 1 drivers
v0x6124efe446d0_0 .net "pc_wr", 0 0, v0x6124efe459d0_0;  1 drivers
v0x6124efe44790_0 .net "rd_addr", 3 0, v0x6124efe45aa0_0;  1 drivers
v0x6124efe44870_0 .net "rd_data", 15 0, v0x6124efe45b70_0;  1 drivers
v0x6124efe44950 .array "registers", 10 0, 15 0;
v0x6124efe44bd0_0 .net "rs_addr", 3 0, v0x6124efe45c40_0;  1 drivers
v0x6124efe44cb0_0 .net "rs_data", 15 0, L_0x6124efe1d0b0;  alias, 1 drivers
v0x6124efe44d90_0 .net "rst", 0 0, v0x6124efe45de0_0;  1 drivers
v0x6124efe44e50_0 .net "rt_addr", 3 0, v0x6124efe45eb0_0;  1 drivers
v0x6124efe44f30_0 .net "rt_data", 15 0, L_0x6124efe1db30;  alias, 1 drivers
v0x6124efe45010_0 .net "sp_in", 15 0, v0x6124efe46050_0;  1 drivers
v0x6124efe450f0_0 .net "sp_out", 15 0, L_0x6124efe1f5c0;  alias, 1 drivers
v0x6124efe451d0_0 .net "sp_wr", 0 0, v0x6124efe461f0_0;  1 drivers
v0x6124efe45290_0 .net "wr_en", 0 0, v0x6124efe462c0_0;  1 drivers
E_0x6124efdf1b60 .event posedge, v0x6124efe44d90_0, v0x6124efe441d0_0;
L_0x6124efe46390 .array/port v0x6124efe44950, L_0x6124efe46490;
L_0x6124efe46490 .concat [ 4 1 0 0], v0x6124efe45c40_0, L_0x7ac672db7018;
L_0x6124efe46670 .array/port v0x6124efe44950, L_0x6124efe46710;
L_0x6124efe46710 .concat [ 4 1 0 0], v0x6124efe45eb0_0, L_0x7ac672db7060;
    .scope S_0x6124efe43360;
T_0 ;
    %wait E_0x6124efdf1b60;
    %load/vec4 v0x6124efe44d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6124efe45290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x6124efe44790_0;
    %cmpi/u 7, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6124efe44870_0;
    %load/vec4 v0x6124efe44790_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
T_0.2 ;
    %load/vec4 v0x6124efe446d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0x6124efe44510_0;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
T_0.5 ;
    %load/vec4 v0x6124efe451d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x6124efe45010_0;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
T_0.7 ;
    %load/vec4 v0x6124efe44450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x6124efe44290_0;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6124efe44950, 0, 4;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x6124efdf9420;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe1f720_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x6124efe1f720_0;
    %inv;
    %store/vec4 v0x6124efe1f720_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x6124efdf9420;
T_2 ;
    %vpi_call 2 62 "$display", "=== Solix-16 Register File Testbench ===\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6124efe45de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe462c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6124efe45aa0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6124efe45b70_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6124efe45c40_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6124efe45eb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe459d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe461f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe45790_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6124efe45860_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6124efe46050_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6124efe45650_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe45de0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "Test 1: Reset verification" {0 0 0};
    %vpi_call 2 84 "$display", "  All registers should be 0" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6124efe45c40_0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v0x6124efe45d10_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 86 "$display", "  r0 = 0x%04h \342\234\223", v0x6124efe45d10_0 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 87 "$display", "  r0 = 0x%04h \342\234\227 (expected 0x0000)", v0x6124efe45d10_0 {0 0 0};
T_2.1 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6124efe45c40_0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v0x6124efe45d10_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 90 "$display", "  r7 = 0x%04h \342\234\223", v0x6124efe45d10_0 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 91 "$display", "  r7 = 0x%04h \342\234\227 (expected 0x0000)", v0x6124efe45d10_0 {0 0 0};
T_2.3 ;
    %load/vec4 v0x6124efe45900_0;
    %cmpi/e 0, 0, 16;
    %flag_get/vec4 4;
    %jmp/0 T_2.7, 4;
    %load/vec4 v0x6124efe46120_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x6124efe456f0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %vpi_call 2 94 "$display", "  PC, SP, FLAGS = 0 \342\234\223\012" {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 96 "$display", "  Special registers not zero \342\234\227\012" {0 0 0};
T_2.5 ;
    %vpi_call 2 99 "$display", "Test 2: Writing to general-purpose registers" {0 0 0};
    %wait E_0x6124efdf11f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6124efe462c0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6124efe45aa0_0, 0, 4;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x6124efe45b70_0, 0, 16;
    %wait E_0x6124efdf11f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe462c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6124efe45c40_0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v0x6124efe45d10_0;
    %cmpi/e 4660, 0, 16;
    %jmp/0xz  T_2.8, 4;
    %vpi_call 2 109 "$display", "  r1 = 0x%04h \342\234\223", v0x6124efe45d10_0 {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 2 110 "$display", "  r1 = 0x%04h \342\234\227 (expected 0x1234)", v0x6124efe45d10_0 {0 0 0};
T_2.9 ;
    %wait E_0x6124efdf11f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6124efe462c0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6124efe45aa0_0, 0, 4;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v0x6124efe45b70_0, 0, 16;
    %wait E_0x6124efdf11f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe462c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6124efe45c40_0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v0x6124efe45d10_0;
    %cmpi/e 43981, 0, 16;
    %jmp/0xz  T_2.10, 4;
    %vpi_call 2 121 "$display", "  r3 = 0x%04h \342\234\223\012", v0x6124efe45d10_0 {0 0 0};
    %jmp T_2.11;
T_2.10 ;
    %vpi_call 2 122 "$display", "  r3 = 0x%04h \342\234\227 (expected 0xABCD)\012", v0x6124efe45d10_0 {0 0 0};
T_2.11 ;
    %vpi_call 2 125 "$display", "Test 3: Simultaneous dual read" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6124efe45c40_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6124efe45eb0_0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v0x6124efe45d10_0;
    %cmpi/e 4660, 0, 16;
    %flag_get/vec4 4;
    %jmp/0 T_2.14, 4;
    %load/vec4 v0x6124efe45f80_0;
    %pushi/vec4 43981, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %vpi_call 2 130 "$display", "  rs=0x%04h, rt=0x%04h \342\234\223\012", v0x6124efe45d10_0, v0x6124efe45f80_0 {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %vpi_call 2 132 "$display", "  rs=0x%04h, rt=0x%04h \342\234\227\012", v0x6124efe45d10_0, v0x6124efe45f80_0 {0 0 0};
T_2.13 ;
    %vpi_call 2 135 "$display", "Test 4: Writing to all general-purpose registers" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6124efe462c0_0, 0, 1;
    %fork t_1, S_0x6124efdf95b0;
    %jmp t_0;
    .scope S_0x6124efdf95b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6124efe1dc90_0, 0, 32;
T_2.15 ;
    %load/vec4 v0x6124efe1dc90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.16, 5;
    %wait E_0x6124efdf11f0;
    %load/vec4 v0x6124efe1dc90_0;
    %pad/s 4;
    %store/vec4 v0x6124efe45aa0_0, 0, 4;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x6124efe1dc90_0;
    %add;
    %pad/u 16;
    %store/vec4 v0x6124efe45b70_0, 0, 16;
    %load/vec4 v0x6124efe1dc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6124efe1dc90_0, 0, 32;
    %jmp T_2.15;
T_2.16 ;
    %end;
    .scope S_0x6124efdf9420;
t_0 %join;
    %wait E_0x6124efdf11f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe462c0_0, 0, 1;
    %fork t_3, S_0x6124efe43120;
    %jmp t_2;
    .scope S_0x6124efe43120;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6124efe1e5d0_0, 0, 32;
T_2.17 ;
    %load/vec4 v0x6124efe1e5d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.18, 5;
    %load/vec4 v0x6124efe1e5d0_0;
    %pad/s 4;
    %store/vec4 v0x6124efe45c40_0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v0x6124efe45d10_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x6124efe1e5d0_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_2.19, 4;
    %vpi_call 2 150 "$display", "  r%0d = 0x%04h \342\234\223", v0x6124efe1e5d0_0, v0x6124efe45d10_0 {0 0 0};
    %jmp T_2.20;
T_2.19 ;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x6124efe1e5d0_0;
    %add;
    %vpi_call 2 152 "$display", "  r%0d = 0x%04h \342\234\227 (expected 0x%04h)", v0x6124efe1e5d0_0, v0x6124efe45d10_0, S<0,vec4,u32> {1 0 0};
T_2.20 ;
    %load/vec4 v0x6124efe1e5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6124efe1e5d0_0, 0, 32;
    %jmp T_2.17;
T_2.18 ;
    %end;
    .scope S_0x6124efdf9420;
t_2 %join;
    %vpi_call 2 154 "$display", "\000" {0 0 0};
    %vpi_call 2 157 "$display", "Test 5: Program Counter (PC) operations" {0 0 0};
    %wait E_0x6124efdf11f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6124efe459d0_0, 0, 1;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0x6124efe45860_0, 0, 16;
    %wait E_0x6124efdf11f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe459d0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x6124efe45900_0;
    %cmpi/e 256, 0, 16;
    %jmp/0xz  T_2.21, 4;
    %vpi_call 2 164 "$display", "  PC = 0x%04h \342\234\223", v0x6124efe45900_0 {0 0 0};
    %jmp T_2.22;
T_2.21 ;
    %vpi_call 2 165 "$display", "  PC = 0x%04h \342\234\227 (expected 0x0100)", v0x6124efe45900_0 {0 0 0};
T_2.22 ;
    %wait E_0x6124efdf11f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6124efe459d0_0, 0, 1;
    %load/vec4 v0x6124efe45900_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6124efe45860_0, 0, 16;
    %wait E_0x6124efdf11f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe459d0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x6124efe45900_0;
    %cmpi/e 257, 0, 16;
    %jmp/0xz  T_2.23, 4;
    %vpi_call 2 174 "$display", "  PC++ = 0x%04h \342\234\223\012", v0x6124efe45900_0 {0 0 0};
    %jmp T_2.24;
T_2.23 ;
    %vpi_call 2 175 "$display", "  PC++ = 0x%04h \342\234\227 (expected 0x0101)\012", v0x6124efe45900_0 {0 0 0};
T_2.24 ;
    %vpi_call 2 178 "$display", "Test 6: Stack Pointer (SP) operations" {0 0 0};
    %wait E_0x6124efdf11f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6124efe461f0_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x6124efe46050_0, 0, 16;
    %wait E_0x6124efdf11f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe461f0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x6124efe46120_0;
    %cmpi/e 65535, 0, 16;
    %jmp/0xz  T_2.25, 4;
    %vpi_call 2 185 "$display", "  SP = 0x%04h \342\234\223", v0x6124efe46120_0 {0 0 0};
    %jmp T_2.26;
T_2.25 ;
    %vpi_call 2 186 "$display", "  SP = 0x%04h \342\234\227 (expected 0xFFFF)", v0x6124efe46120_0 {0 0 0};
T_2.26 ;
    %wait E_0x6124efdf11f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6124efe461f0_0, 0, 1;
    %load/vec4 v0x6124efe46120_0;
    %subi 1, 0, 16;
    %store/vec4 v0x6124efe46050_0, 0, 16;
    %wait E_0x6124efdf11f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe461f0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x6124efe46120_0;
    %cmpi/e 65534, 0, 16;
    %jmp/0xz  T_2.27, 4;
    %vpi_call 2 195 "$display", "  SP-- = 0x%04h \342\234\223\012", v0x6124efe46120_0 {0 0 0};
    %jmp T_2.28;
T_2.27 ;
    %vpi_call 2 196 "$display", "  SP-- = 0x%04h \342\234\227 (expected 0xFFFE)\012", v0x6124efe46120_0 {0 0 0};
T_2.28 ;
    %vpi_call 2 199 "$display", "Test 7: Flags register operations" {0 0 0};
    %wait E_0x6124efdf11f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6124efe45790_0, 0, 1;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x6124efe45650_0, 0, 16;
    %wait E_0x6124efdf11f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe45790_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x6124efe456f0_0;
    %cmpi/e 15, 0, 16;
    %jmp/0xz  T_2.29, 4;
    %vpi_call 2 206 "$display", "  FLAGS = 0x%04h \342\234\223\012", v0x6124efe456f0_0 {0 0 0};
    %jmp T_2.30;
T_2.29 ;
    %vpi_call 2 207 "$display", "  FLAGS = 0x%04h \342\234\227 (expected 0x000F)\012", v0x6124efe456f0_0 {0 0 0};
T_2.30 ;
    %vpi_call 2 210 "$display", "Test 8: Simultaneous write and read" {0 0 0};
    %wait E_0x6124efdf11f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6124efe462c0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6124efe45aa0_0, 0, 4;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x6124efe45b70_0, 0, 16;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6124efe45c40_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6124efe45eb0_0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v0x6124efe45f80_0;
    %cmpi/ne 21845, 0, 16;
    %jmp/0xz  T_2.31, 4;
    %vpi_call 2 219 "$display", "  Read before write: rt=0x%04h \342\234\223", v0x6124efe45f80_0 {0 0 0};
    %jmp T_2.32;
T_2.31 ;
    %vpi_call 2 221 "$display", "  Read before write: rt=0x%04h (unexpected)", v0x6124efe45f80_0 {0 0 0};
T_2.32 ;
    %wait E_0x6124efdf11f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe462c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6124efe45eb0_0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v0x6124efe45f80_0;
    %cmpi/e 21845, 0, 16;
    %jmp/0xz  T_2.33, 4;
    %vpi_call 2 229 "$display", "  Read after write: rt=0x%04h \342\234\223\012", v0x6124efe45f80_0 {0 0 0};
    %jmp T_2.34;
T_2.33 ;
    %vpi_call 2 231 "$display", "  Read after write: rt=0x%04h \342\234\227\012", v0x6124efe45f80_0 {0 0 0};
T_2.34 ;
    %vpi_call 2 234 "$display", "Test 9: Reset during operation" {0 0 0};
    %wait E_0x6124efdf11f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6124efe45de0_0, 0, 1;
    %wait E_0x6124efdf11f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6124efe45de0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6124efe45c40_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6124efe45eb0_0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v0x6124efe45d10_0;
    %cmpi/e 0, 0, 16;
    %flag_get/vec4 4;
    %jmp/0 T_2.39, 4;
    %load/vec4 v0x6124efe45f80_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.39;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.38, 10;
    %load/vec4 v0x6124efe45900_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.38;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.37, 9;
    %load/vec4 v0x6124efe46120_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.35, 8;
    %vpi_call 2 245 "$display", "  All registers cleared \342\234\223\012" {0 0 0};
    %jmp T_2.36;
T_2.35 ;
    %vpi_call 2 247 "$display", "  Reset failed \342\234\227\012" {0 0 0};
T_2.36 ;
    %vpi_call 2 249 "$display", "===========================================" {0 0 0};
    %vpi_call 2 250 "$display", "All tests completed!" {0 0 0};
    %vpi_call 2 251 "$display", "===========================================\012" {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 254 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x6124efdf9420;
T_3 ;
    %vpi_call 2 259 "$dumpfile", "register_file.vcd" {0 0 0};
    %vpi_call 2 260 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6124efdf9420 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "register_file.v";
