Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 28 21:53:04 2020
| Host         : DESKTOP-QGQQMFB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |    32 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           14 |
| Yes          | No                    | No                     |               9 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             703 |          335 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                     Enable Signal                    |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | matrixwriter/M_state_q0                              |                                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | matrixwriter/M_sclk_q_i_2_n_0                        | reset_cond/M_stage_q_reg[3]_1                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                      | reset_button_IBUF                                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | matrixwriter/M_current_address_q[3]_i_1_n_0          | reset_cond/Q[0]                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | matrixwriter/M_rgb_data_q[5]_i_1_n_0                 | reset_cond/Q[0]                                       |                6 |              6 |         1.00 |
|  clk_IBUF_BUFG | matrixwriter/M_state_d19_out                         | matrixwriter/M_led_bit_counter_q[6]_i_1_n_0           |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | reset_cond/M_stage_q_reg[3]_0                        |                                                       |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG |                                                      |                                                       |                8 |             14 |         1.75 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_12              | reset_cond/Q[0]                                       |               10 |             15 |         1.50 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_21              | reset_cond/Q[0]                                       |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_10              | reset_cond/Q[0]                                       |                9 |             15 |         1.67 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_19              | reset_cond/Q[0]                                       |                8 |             15 |         1.88 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_22              | reset_cond/Q[0]                                       |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_23              | reset_cond/Q[0]                                       |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_24              | reset_cond/Q[0]                                       |                8 |             15 |         1.88 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_13              | reset_cond/Q[0]                                       |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_14              | reset_cond/Q[0]                                       |                8 |             15 |         1.88 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_15              | reset_cond/Q[0]                                       |               10 |             15 |         1.50 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_1               | reset_cond/Q[0]                                       |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_16              | reset_cond/Q[0]                                       |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_9               | reset_cond/Q[0]                                       |                8 |             15 |         1.88 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_8               | reset_cond/Q[0]                                       |               11 |             15 |         1.36 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_27              | reset_cond/Q[0]                                       |                9 |             15 |         1.67 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_2               | reset_cond/Q[0]                                       |               12 |             15 |         1.25 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_6               | reset_cond/Q[0]                                       |               10 |             15 |         1.50 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_4               | reset_cond/Q[0]                                       |                8 |             15 |         1.88 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_5               | reset_cond/Q[0]                                       |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_28              | reset_cond/Q[0]                                       |                8 |             15 |         1.88 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_3               | reset_cond/Q[0]                                       |                8 |             15 |         1.88 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_25              | reset_cond/Q[0]                                       |                8 |             15 |         1.88 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_7               | reset_cond/Q[0]                                       |                8 |             15 |         1.88 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_17              | reset_cond/Q[0]                                       |               10 |             15 |         1.50 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_18              | reset_cond/Q[0]                                       |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_20              | reset_cond/Q[0]                                       |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_11              | reset_cond/Q[0]                                       |                9 |             15 |         1.67 |
|  clk_IBUF_BUFG | beta/regfile_system/M_last_q_reg                     | reset_cond/Q[0]                                       |               10 |             15 |         1.50 |
|  clk_IBUF_BUFG | beta/regfile_system/M_last_q_reg_0                   | reset_cond/Q[0]                                       |                9 |             15 |         1.67 |
|  clk_IBUF_BUFG | beta/control_system/M_stage_q_reg[3]_26              | reset_cond/Q[0]                                       |                9 |             15 |         1.67 |
|  clk_IBUF_BUFG | beta/regfile_system/M_registers_q[254]_i_1_n_0       | reset_cond/Q[0]                                       |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | beta/regfile_system/M_pc_q[15]_i_6_0                 | reset_cond/Q[0]                                       |               15 |             20 |         1.33 |
|  clk_IBUF_BUFG | buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0    | buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0_n_0 | buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__1_n_0 | buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[3].buttoncond/sel                   | buttoncond_gen_0[3].buttoncond/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | reset_cond/M_stage_q_reg[3]_0                        | reset_cond/Q[0]                                       |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG |                                                      | reset_cond/Q[0]                                       |               12 |             37 |         3.08 |
|  clk_IBUF_BUFG | beta/random_number_generator/E[0]                    | reset_cond/Q[0]                                       |               20 |             96 |         4.80 |
+----------------+------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


