
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.861140                       # Number of seconds simulated
sim_ticks                                861139893750                       # Number of ticks simulated
final_tick                               919730184750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  98535                       # Simulator instruction rate (inst/s)
host_op_rate                                   153608                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35367779                       # Simulator tick rate (ticks/s)
host_mem_usage                               17093460                       # Number of bytes of host memory used
host_seconds                                 24348.15                       # Real time elapsed on the host
sim_insts                                  2399155642                       # Number of instructions simulated
sim_ops                                    3740060200                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus_10.inst         9088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_10.data    341422720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.inst         9344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.data    341481920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.inst        10432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.data    341563136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.inst         9536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.data    341815808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        1366321984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_10.inst         9088                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_11.inst         9344                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_12.inst        10432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_13.inst         9536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        38400                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    720720384                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      720720384                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.inst          142                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.data      5334730                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.inst          146                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.data      5335655                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.inst          163                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.data      5336924                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.inst          149                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.data      5340872                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           21348781                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks     11261256                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total          11261256                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus_10.inst        10553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_10.data    396477648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.inst        10851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.data    396546394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.inst        12114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.data    396640707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.inst        11074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.data    396934122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           1586643464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_10.inst        10553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_11.inst        10851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_12.inst        12114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_13.inst        11074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           44592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     836937633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           836937633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     836937633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.inst        10553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.data    396477648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.inst        10851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.data    396546394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.inst        12114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.data    396640707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.inst        11074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.data    396934122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2423581097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples  11261256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.inst::samples       142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.data::samples   5334730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.inst::samples       146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.data::samples   5335655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.inst::samples       163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.data::samples   5336924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.inst::samples       149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.data::samples   5340872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.332766366640                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       680045                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       680045                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           46765523                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          10599685                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   21348781                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                  11261256                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 21348781                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                11261256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM            1366321984                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              720716480                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             1366321984                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           720720384                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           667721                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           667520                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           667531                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           667348                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           667385                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           667129                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           667037                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           666883                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           666682                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           666640                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          666597                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          666578                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          666569                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          666574                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          666589                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          666593                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16          666675                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17          666687                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18          666780                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19          666822                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20          666870                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21          667108                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22          667152                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23          667293                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24          667352                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25          667551                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26          667650                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27          667960                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28          667891                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29          667923                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30          667879                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31          667812                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           352160                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           351995                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           352017                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           351813                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           351770                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           351606                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           351467                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           351454                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           351277                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           351184                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          351224                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          351204                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          351390                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          351427                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          351540                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          351616                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16          351823                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17          351961                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18          352064                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19          352196                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20          352238                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21          352279                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22          352286                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23          352292                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24          352348                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25          352393                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26          352388                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27          352425                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28          352363                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29          352382                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30          352321                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31          352292                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                 861139832500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             21348781                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            11261256                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                6951214                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                6756963                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                4337720                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                2118019                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                 802423                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                 267868                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                  79997                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                  22098                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                   6320                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                   3632                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                  1845                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                   655                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    25                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                115829                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                135146                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                373079                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                590899                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                676553                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                698424                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                705266                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                707832                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                712270                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                715176                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                718888                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                721634                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                728724                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                730036                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                735665                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                728454                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                713709                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                717049                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                 18791                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                  8154                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                  3996                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                  1902                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                   972                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                   617                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                   416                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                   311                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                   259                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                   210                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                   186                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                   135                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                   100                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                    88                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                    62                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                    45                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                    54                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                    52                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                    40                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                    30                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                    18                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     15897955                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   131.276984                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   103.647218                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   123.568807                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127      8543577     53.74%     53.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      5361107     33.72%     87.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      1187033      7.47%     94.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       438560      2.76%     97.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       113953      0.72%     98.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       125012      0.79%     99.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        36691      0.23%     99.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         7104      0.04%     99.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        84918      0.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     15897955                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       680045                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     31.393159                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.353521                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  7843.954415                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-131071       680044    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6.42253e+06-6.5536e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       680045                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       680045                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.559485                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.518851                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.217474                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          542622     79.79%     79.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17           10420      1.53%     81.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           53104      7.81%     89.13% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           44616      6.56%     95.69% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           20400      3.00%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21            6299      0.93%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22            1681      0.25%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23             553      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24             241      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25              79      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26              23      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       680045                       # Writes before turning the bus around for reads
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.inst         9088                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.data    341422720                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.inst         9344                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.data    341481920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.inst        10432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.data    341563136                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.inst         9536                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.data    341815808                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    720716480                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus_10.inst 10553.453702422899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_10.data 396477648.379764199257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.inst 10850.734088406643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.data 396546394.469022929668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.inst 12114.175728837554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.data 396640706.671476304531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.inst 11073.694377894451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.data 396934122.412442207336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 836933099.059551000595                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.inst          142                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.data      5334730                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.inst          146                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.data      5335655                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.inst          163                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.data      5336924                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.inst          149                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.data      5340872                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks     11261256                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.inst      7910159                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.data 283554630430                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.inst      9068299                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.data 282092868164                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.inst      7308512                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.data 282750879740                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.inst      7214321                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.data 280385748690                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 49341957294663                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.inst     55705.35                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.data     53152.57                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.inst     62111.64                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.data     52869.40                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.inst     44837.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.data     52980.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.inst     48418.26                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.data     52498.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   4381567.85                       # Per-master write average memory access latency
system.mem_ctrls0.totQLat                747526399655                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat           1128815628315                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat               80271416560                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    35014.95                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               52874.95                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                     1586.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      836.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  1586.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   836.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       14.24                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    9.32                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   4.92                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      2.46                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     57.59                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                 9349424                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                7362578                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                43.79                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               65.38                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     26407.20                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   51.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy            20709561605.040791                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy           28408056622.078747                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy           19035487296                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        47624827854.935005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy        223260663833.762665                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy        3574213719.547713                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy   150464205519.359802                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy   1364372625.596332                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy    21847871536.320011                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          516292317059.536316                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           599.545232                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime        472575398788                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE    567937780                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF  26244660000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF  75056197210                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN   5684798782                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT 361751882122                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN 391834420106                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy            20715421779.360851                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy           28424106302.399044                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy           19072396584                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        47618694343.655037                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        224090130185.039398                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy        3586225620.092228                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy   149654137643.519196                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy   1500312191.996321                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy    21873080790.959991                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          516536078482.202881                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           599.828300                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime        471138149131                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE    585964869                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF  26241280000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF  75161443480                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN   6251390153                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT 363174448310                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN 389725369188                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus_10.inst        10304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_10.data    341424832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.inst        10048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.data    341486144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.inst         9344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.data    341562816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.inst        10560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.data    341812352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        1366326400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_10.inst        10304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_11.inst        10048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_12.inst         9344                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_13.inst        10560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        40256                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    720723264                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      720723264                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.inst          161                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.data      5334763                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.inst          157                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.data      5335721                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.inst          146                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.data      5336919                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.inst          165                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.data      5340818                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           21348850                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks     11261301                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          11261301                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus_10.inst        11966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_10.data    396480101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.inst        11668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.data    396551300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.inst        10851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.data    396640335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.inst        12263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.data    396930109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1586648592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_10.inst        11966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_11.inst        11668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_12.inst        10851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_13.inst        12263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           46747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     836940977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           836940977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     836940977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.inst        11966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.data    396480101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.inst        11668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.data    396551300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.inst        10851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.data    396640335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.inst        12263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.data    396930109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2423589569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples  11261301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.inst::samples       161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.data::samples   5334763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.inst::samples       157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.data::samples   5335721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.inst::samples       146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.data::samples   5336919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.inst::samples       165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.data::samples   5340818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.332760701640                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       680002                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       680002                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           46773873                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          10602071                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   21348850                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                  11261301                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 21348850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                11261301                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM            1366326400                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              720719936                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             1366326400                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           720723264                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           667721                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           667524                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           667528                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           667369                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           667371                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           667154                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           667047                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           666865                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           666687                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           666619                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          666578                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          666583                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          666592                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          666538                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          666604                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          666605                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16          666670                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17          666703                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18          666796                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19          666830                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20          666874                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21          667117                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22          667137                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23          667311                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24          667341                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25          667579                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26          667625                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27          667976                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28          667891                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29          667922                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30          667878                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31          667815                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           352183                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           352016                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           351979                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           351849                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           351754                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           351611                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           351498                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           351432                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           351284                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           351168                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          351191                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          351220                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          351381                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          351440                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          351579                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          351597                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16          351805                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17          351961                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18          352058                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19          352197                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20          352235                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21          352317                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22          352294                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23          352288                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24          352360                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25          352370                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26          352363                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27          352448                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28          352362                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29          352368                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30          352348                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31          352293                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                 861139857250                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             21348850                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            11261301                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                6987966                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                6764191                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                4320216                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                2102054                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                 795340                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                 265491                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                  79075                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                  22139                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                   6351                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                   3577                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                  1788                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                   644                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                116274                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                135295                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                373337                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                590585                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                676894                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                698273                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                705172                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                708043                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                711946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                715042                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                718851                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                721079                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                728951                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                729577                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                735956                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                728652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                714478                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                717978                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                 17484                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                  7624                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                  3879                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                  1931                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                  1078                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                   643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                   416                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                   294                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                   229                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                   176                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                   137                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                   121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                    92                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                    94                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                    63                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                    52                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                    50                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                    43                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                    37                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                    27                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                    27                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                    17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                    26                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                    18                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                    18                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                   10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                   13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                   17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                   15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                   10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     15887930                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   131.360285                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   103.695705                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   123.639832                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127      8533488     53.71%     53.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      5356783     33.72%     87.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      1189141      7.48%     94.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       441379      2.78%     97.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       113403      0.71%     98.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       124465      0.78%     99.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        37341      0.24%     99.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         7242      0.05%     99.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        84688      0.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     15887930                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       680002                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     31.395265                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.354988                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  7872.010896                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-131071       680001    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6.42253e+06-6.5536e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       680002                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       680002                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.560612                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.519979                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.217541                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          541956     79.70%     79.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17           10704      1.57%     81.27% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           53484      7.87%     89.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           44773      6.58%     95.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           20239      2.98%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            6284      0.92%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22            1660      0.24%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23             530      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24             235      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25              95      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26              29      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       680002                       # Writes before turning the bus around for reads
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.inst        10304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.data    341424832                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.inst        10048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.data    341486144                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.inst         9344                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.data    341562816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.inst        10560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.data    341812352                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    720719936                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus_10.inst 11965.535535845682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_10.data 396480100.942948579788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.inst 11668.255149861938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.data 396551299.595391690731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.inst 10850.734088406643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.data 396640335.070993781090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.inst 12262.815921829426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.data 396930109.127231478691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 836937112.344761848450                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.inst          161                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.data      5334763                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.inst          157                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.data      5335721                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.inst          146                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.data      5336919                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.inst          165                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.data      5340818                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks     11261301                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.inst      9238330                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.data 281096224711                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.inst     10140971                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.data 279766266586                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.inst      6252543                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.data 280326893252                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.inst      8595638                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.data 278109037858                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 48072854193151                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.inst     57380.93                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.data     52691.42                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.inst     64592.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.data     52432.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.inst     42825.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.data     52525.98                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.inst     52094.78                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.data     52072.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   4268854.39                       # Per-master write average memory access latency
system.mem_ctrls1.totQLat                738042188889                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat           1119332649889                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat               80271676000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    34570.58                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               52430.58                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                     1586.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      836.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  1586.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   836.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       14.24                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    9.32                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   4.92                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      2.45                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     56.13                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                 9348570                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                7373580                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                43.79                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               65.48                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     26407.11                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   51.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy            20688536373.121044                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy           28408080580.798382                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy           19035615888                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        47634735834.694954                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy        223081043099.041229                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy        3563307385.339721                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy   150537798044.162567                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy   1437110351.996219                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy    21799969155.119984                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          516189021032.566711                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           599.425279                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime        472908610719                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE    563700535                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF  26250120000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF  74894403530                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN   5987903758                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT 361417434536                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN 392026333641                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy            20710325069.281307                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy           28424266027.198841                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy           19072450728                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        47613976258.055061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        223914887545.440521                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy        3607074471.165594                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy   149715988500.481079                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy   1501786487.996009                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    21896261405.279980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          516459389477.831421                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           599.739245                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime        471383206685                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE    621582733                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF  26238680000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF  75239174060                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN   6257488376                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT 362896367892                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN 389886602939                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                  257                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::OFF  861139896000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          133064153                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15354078                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.666372                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     4.176104                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data   507.823896                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.008156                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.991844                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1157578022                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1157578022                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data     57136103                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57136103                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data     43519838                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      43519838                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data    100655941                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       100655941                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data    100655941                       # number of overall hits
system.cpu0.dcache.overall_hits::total      100655941                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data     32049533                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32049533                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data     10072583                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10072583                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data     42122116                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42122116                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data     42122116                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42122116                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data 3665944315750                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3665944315750                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data 641602577500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 641602577500                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data 4307546893250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4307546893250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data 4307546893250                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4307546893250                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data     89185636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     89185636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data     53592421                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     53592421                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data    142778057                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    142778057                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data    142778057                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    142778057                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.359358                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.359358                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.187948                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.187948                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.295018                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.295018                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.295018                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.295018                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data 114383.704616                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 114383.704616                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 63697.919143                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63697.919143                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 102263.307315                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102263.307315                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 102263.307315                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102263.307315                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    146201232                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1809                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           550216                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   265.716068                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   452.250000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     10295851                       # number of writebacks
system.cpu0.dcache.writebacks::total         10295851                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data     26768544                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     26768544                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data     26768546                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     26768546                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data     26768546                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     26768546                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data      5280989                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5280989                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data     10072581                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10072581                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data     15353570                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15353570                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data     15353570                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15353570                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data 613211352250                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 613211352250                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data 631529804500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 631529804500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data 1244741156750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1244741156750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data 1244741156750                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1244741156750                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.059213                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.059213                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.187948                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.187948                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.107535                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.107535                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.107535                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.107535                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data 116116.763782                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 116116.763782                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 62697.912730                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62697.912730                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 81071.773975                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81071.773975                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 81071.773975                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81071.773975                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15353566                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          509.600748                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          220857967                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              809                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         273001.195303                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   255.068637                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst   254.532111                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.498181                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.497133                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.995314                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        381793241                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       381793241                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst     47723663                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       47723663                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst     47723663                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        47723663                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst     47723663                       # number of overall hits
system.cpu0.icache.overall_hits::total       47723663                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst          450                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          450                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst          450                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           450                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst          450                       # number of overall misses
system.cpu0.icache.overall_misses::total          450                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst     46577247                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46577247                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst     46577247                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46577247                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst     46577247                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46577247                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst     47724113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     47724113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst     47724113                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     47724113                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst     47724113                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     47724113                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.000009                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.000009                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst 103504.993333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 103504.993333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst 103504.993333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 103504.993333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst 103504.993333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 103504.993333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2827                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   134.619048                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          296                       # number of writebacks
system.cpu0.icache.writebacks::total              296                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst          113                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst          113                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst          113                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst          337                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst          337                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst          337                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst     36344497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36344497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst     36344497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36344497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst     36344497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36344497                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst 107847.172107                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 107847.172107                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 107847.172107                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 107847.172107                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 107847.172107                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 107847.172107                       # average overall mshr miss latency
system.cpu0.icache.replacements                   296                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          30725726                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        10674622                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.878390                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.542397                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data    38.805959                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst     0.304492                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data  4056.347153                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000132                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.009474                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.000074                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.990319                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1018                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2964                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       133501586                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      133501586                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::.writebacks     10295851                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total     10295851                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::.writebacks          296                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          296                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus_10.data            2                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data      4676790                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total      4676790                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus_10.inst           33                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           33                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data         7142                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total         7142                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.inst           33                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data      4683932                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        4683965                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.inst           33                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data      4683932                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       4683965                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus_10.data            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data      5395788                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      5395788                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst          303                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          303                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data      5273847                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      5273847                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst          303                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data     10669635                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     10669938                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst          303                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data     10669635                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     10669938                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data 603714098500                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 603714098500                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst     35810000                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     35810000                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data 606406211500                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 606406211500                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst     35810000                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data 1210120310000                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1210156120000                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst     35810000                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data 1210120310000                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1210156120000                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks     10295851                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total     10295851                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.writebacks          296                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          296                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus_10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data     10072578                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total     10072578                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          336                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data      5280989                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      5280989                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst          336                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data     15353567                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     15353903                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst          336                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data     15353567                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     15353903                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus_10.data     0.333333                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.333333                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.535691                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.535691                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst     0.901786                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.901786                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.998648                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.998648                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst     0.901786                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.694929                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.694933                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst     0.901786                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.694929                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.694933                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 111886.178349                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 111886.178349                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 118184.818482                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 118184.818482                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 114983.656428                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 114983.656428                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 118184.818482                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 113417.217178                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 113417.352566                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 118184.818482                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 113417.217178                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 113417.352566                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      5619775                       # number of writebacks
system.cpu0.l2cache.writebacks::total         5619775                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::.writebacks          291                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total          291                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus_10.data            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data      5395788                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      5395788                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst          303                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          303                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data      5273847                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      5273847                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst          303                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data     10669635                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     10669938                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst          303                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data     10669635                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     10669938                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_10.data        34750                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        34750                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data 587526737500                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 587526737500                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst     34901000                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     34901000                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data 590584670500                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 590584670500                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst     34901000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data 1178111408000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1178146309000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst     34901000                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data 1178111408000                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1178146309000                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_10.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.535691                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.535691                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst     0.901786                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.901786                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.998648                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998648                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.901786                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.694929                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.694933                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.901786                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.694929                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.694933                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_10.data        34750                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        34750                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 108886.178905                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 108886.178905                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 115184.818482                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 115184.818482                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 111983.656428                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 111983.656428                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 115184.818482                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 110417.217459                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 110417.352847                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 115184.818482                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 110417.217459                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 110417.352847                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             10670526                       # number of replacements
system.cpu0.tol2bus.snoop_filter.tot_requests     30707769                       # Total number of requests made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_requests     15353864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.snoop_filter.tot_snoops         1428                       # Total number of snoops made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_snoops         1428                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu0.tol2bus.trans_dist::ReadResp      5281326                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackDirty     15915626                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackClean          296                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::CleanEvict     10109075                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeReq            3                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeResp            3                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExReq     10072578                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExResp     10072577                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadCleanReq          337                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadSharedReq      5280989                       # Transaction distribution
system.cpu0.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side          969                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     46060705                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count::total         46061674                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        40448                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side   1641562688                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size::total        1641603136                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.snoops                   10671136                       # Total snoops (count)
system.cpu0.tol2bus.snoopTraffic            359665664                       # Total snoop traffic (bytes)
system.cpu0.tol2bus.snoop_fanout::samples     26025042                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::mean       0.000055                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::stdev      0.007420                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::0          26023609     99.99%     99.99% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::1              1433      0.01%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::total      26025042                       # Request fanout histogram
system.cpu0.tol2bus.reqLayer0.occupancy   12825015750                       # Layer occupancy (ticks)
system.cpu0.tol2bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer0.occupancy       252750                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer1.occupancy  11515175250                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer1.utilization          1.3                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                  257                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::OFF  861139896000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          133088794                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15357303                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.666157                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     4.497606                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data   507.502394                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.008784                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.991216                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1157723455                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1157723455                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data     57153337                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       57153337                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     43524014                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      43524014                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data    100677351                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       100677351                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data    100677351                       # number of overall hits
system.cpu1.dcache.overall_hits::total      100677351                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data     32043078                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     32043078                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data     10075404                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     10075404                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data     42118482                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      42118482                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data     42118482                       # number of overall misses
system.cpu1.dcache.overall_misses::total     42118482                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data 3650864189250                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3650864189250                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data 641556640749                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 641556640749                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data 4292420829999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 4292420829999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data 4292420829999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 4292420829999                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data     89196415                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     89196415                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     53599418                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     53599418                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data    142795833                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    142795833                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data    142795833                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    142795833                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.359242                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.359242                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.187976                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.187976                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.294956                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.294956                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.294956                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.294956                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 113936.126525                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113936.126525                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data 63675.525145                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63675.525145                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 101912.999381                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101912.999381                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 101912.999381                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101912.999381                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    144384600                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1575                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           550485                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   262.286166                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   262.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     10298673                       # number of writebacks
system.cpu1.dcache.writebacks::total         10298673                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data     26761684                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     26761684                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus_11.data            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data     26761686                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     26761686                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data     26761686                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     26761686                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data      5281394                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5281394                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data     10075402                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     10075402                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data     15356796                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15356796                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data     15356796                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15356796                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data 610525035000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 610525035000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data 631481116749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 631481116749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data 1242006151749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1242006151749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data 1242006151749                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1242006151749                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.059211                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.059211                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.187976                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.187976                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.107544                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.107544                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.107544                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.107544                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 115599.221531                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 115599.221531                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data 62675.525676                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62675.525676                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 80876.645867                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80876.645867                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 80876.645867                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80876.645867                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15356791                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          509.571608                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          220864385                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              806                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         274025.291563                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   261.135486                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst   248.436123                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.510030                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.485227                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.995257                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        381844494                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       381844494                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst     47730084                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47730084                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst     47730084                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47730084                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst     47730084                       # number of overall hits
system.cpu1.icache.overall_hits::total       47730084                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst          436                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          436                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst          436                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           436                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst          436                       # number of overall misses
system.cpu1.icache.overall_misses::total          436                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst     47873748                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     47873748                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst     47873748                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     47873748                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst     47873748                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     47873748                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst     47730520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     47730520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst     47730520                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     47730520                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst     47730520                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     47730520                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 109802.174312                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 109802.174312                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 109802.174312                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 109802.174312                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 109802.174312                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 109802.174312                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3347                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   167.350000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          291                       # number of writebacks
system.cpu1.icache.writebacks::total              291                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst          102                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst          102                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst          102                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst          334                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          334                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst          334                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          334                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst          334                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          334                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst     38057998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     38057998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst     38057998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     38057998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst     38057998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     38057998                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 113946.101796                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 113946.101796                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 113946.101796                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 113946.101796                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 113946.101796                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 113946.101796                       # average overall mshr miss latency
system.cpu1.icache.replacements                   291                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          30732131                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        10676475                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.878490                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.524856                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data    39.276450                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst     0.286993                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data  4055.911701                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000128                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.009589                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.000070                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.990213                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          999                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2986                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       133529135                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      133529135                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::.writebacks     10298673                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total     10298673                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          291                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus_11.data            1                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data      4678099                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total      4678099                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::.switch_cpus_11.inst           28                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           28                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data         7180                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         7180                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.inst           28                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data      4685279                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        4685307                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.inst           28                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data      4685279                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       4685307                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus_11.data            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data      5397299                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      5397299                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst          303                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          303                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data      5274214                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      5274214                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst          303                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data     10671513                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     10671816                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst          303                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data     10671513                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     10671816                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data 603659006750                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 603659006750                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst     37542750                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     37542750                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data 603719534750                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 603719534750                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst     37542750                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data 1207378541500                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1207416084250                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst     37542750                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data 1207378541500                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1207416084250                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks     10298673                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total     10298673                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus_11.data            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data     10075398                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total     10075398                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst          331                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          331                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data      5281394                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      5281394                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst          331                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data     15356792                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     15357123                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst          331                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data     15356792                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     15357123                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus_11.data     0.750000                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.750000                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.535691                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.535691                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst     0.915408                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.915408                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.998641                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.998641                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst     0.915408                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.694905                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.694910                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst     0.915408                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.694905                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.694910                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data 111844.647990                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 111844.647990                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 123903.465347                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 123903.465347                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 114466.256915                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 114466.256915                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 123903.465347                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 113140.333662                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 113140.639255                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 123903.465347                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 113140.333662                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 113140.639255                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      5621285                       # number of writebacks
system.cpu1.l2cache.writebacks::total         5621285                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::.writebacks          286                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total          286                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus_11.data            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data      5397299                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      5397299                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst          303                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          303                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data      5274214                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      5274214                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst          303                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data     10671513                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     10671816                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst          303                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data     10671513                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     10671816                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_11.data       103250                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total       103250                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data 587467112750                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 587467112750                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst     36633750                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     36633750                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data 587896892750                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 587896892750                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst     36633750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data 1175364005500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1175400639250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst     36633750                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data 1175364005500                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1175400639250                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_11.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.535691                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.535691                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst     0.915408                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.915408                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.998641                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998641                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.915408                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.694905                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.694910                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.915408                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.694905                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.694910                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_11.data 34416.666667                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 34416.666667                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 108844.648546                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 108844.648546                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 120903.465347                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 120903.465347                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 111466.256915                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 111466.256915                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 120903.465347                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 110140.333943                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 110140.639536                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 120903.465347                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 110140.333943                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 110140.639536                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             10672379                       # number of replacements
system.cpu1.tol2bus.snoop_filter.tot_requests     30714212                       # Total number of requests made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_requests     15357083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.snoop_filter.tot_snoops         1411                       # Total number of snoops made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_snoops         1411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu1.tol2bus.trans_dist::ReadResp      5281728                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackDirty     15919958                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackClean          291                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::CleanEvict     10109829                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeReq            4                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeResp            4                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExReq     10075398                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExResp     10075397                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadCleanReq          334                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadSharedReq      5281394                       # Transaction distribution
system.cpu1.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side          956                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     46070382                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count::total         46071338                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        39808                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side   1641949696                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size::total        1641989504                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.snoops                   10672999                       # Total snoops (count)
system.cpu1.tol2bus.snoopTraffic            359762432                       # Total snoop traffic (bytes)
system.cpu1.tol2bus.snoop_fanout::samples     26030126                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::mean       0.000055                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::stdev      0.007430                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::0          26028689     99.99%     99.99% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::1              1437      0.01%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::total      26030126                       # Request fanout histogram
system.cpu1.tol2bus.reqLayer0.occupancy   12828035000                       # Layer occupancy (ticks)
system.cpu1.tol2bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer0.occupancy       250749                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer1.occupancy  11517594250                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer1.utilization          1.3                       # Layer utilization (%)
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                  257                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::OFF  861139896000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          133097094                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15361342                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.664418                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     4.510072                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus_12.data   507.489928                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.008809                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus_12.data     0.991191                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1157949910                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1157949910                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::.switch_cpus_12.data     57152546                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57152546                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus_12.data     43529073                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      43529073                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::.switch_cpus_12.data    100681619                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       100681619                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus_12.data    100681619                       # number of overall hits
system.cpu2.dcache.overall_hits::total      100681619                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus_12.data     32063195                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     32063195                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus_12.data     10078821                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     10078821                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::.switch_cpus_12.data     42142016                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      42142016                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.switch_cpus_12.data     42142016                       # number of overall misses
system.cpu2.dcache.overall_misses::total     42142016                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus_12.data 3666118208750                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 3666118208750                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus_12.data 641552527000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 641552527000                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::.switch_cpus_12.data 4307670735750                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 4307670735750                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus_12.data 4307670735750                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 4307670735750                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::.switch_cpus_12.data     89215741                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     89215741                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus_12.data     53607894                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     53607894                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::.switch_cpus_12.data    142823635                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    142823635                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus_12.data    142823635                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    142823635                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus_12.data     0.359389                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.359389                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus_12.data     0.188010                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.188010                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus_12.data     0.295063                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.295063                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus_12.data     0.295063                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.295063                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus_12.data 114340.389620                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114340.389620                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus_12.data 63653.529217                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 63653.529217                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus_12.data 102217.955965                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102217.955965                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus_12.data 102217.955965                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102217.955965                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    145858296                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1622                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           553243                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   263.642371                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   231.714286                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     10302089                       # number of writebacks
system.cpu2.dcache.writebacks::total         10302089                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus_12.data     26781181                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     26781181                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus_12.data            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::.switch_cpus_12.data     26781183                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     26781183                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus_12.data     26781183                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     26781183                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus_12.data      5282014                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      5282014                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus_12.data     10078819                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total     10078819                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::.switch_cpus_12.data     15360833                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15360833                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus_12.data     15360833                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15360833                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus_12.data 612709589000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 612709589000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus_12.data 631473458250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 631473458250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus_12.data 1244183047250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1244183047250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus_12.data 1244183047250                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1244183047250                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus_12.data     0.059205                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.059205                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus_12.data     0.188010                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.188010                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus_12.data     0.107551                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.107551                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus_12.data     0.107551                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.107551                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.data 115999.236087                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 115999.236087                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_12.data 62653.517069                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 62653.517069                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 80997.107855                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 80997.107855                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 80997.107855                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 80997.107855                       # average overall mshr miss latency
system.cpu2.dcache.replacements              15360830                       # number of replacements
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          509.830795                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          220871337                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              814                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         271340.708845                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   251.624255                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus_12.inst   258.206540                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.491454                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus_12.inst     0.504310                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.995763                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        381900174                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       381900174                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::.switch_cpus_12.inst     47737028                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       47737028                       # number of ReadReq hits
system.cpu2.icache.demand_hits::.switch_cpus_12.inst     47737028                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        47737028                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.switch_cpus_12.inst     47737028                       # number of overall hits
system.cpu2.icache.overall_hits::total       47737028                       # number of overall hits
system.cpu2.icache.ReadReq_misses::.switch_cpus_12.inst          451                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          451                       # number of ReadReq misses
system.cpu2.icache.demand_misses::.switch_cpus_12.inst          451                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           451                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.switch_cpus_12.inst          451                       # number of overall misses
system.cpu2.icache.overall_misses::total          451                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus_12.inst     41412997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     41412997                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::.switch_cpus_12.inst     41412997                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     41412997                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus_12.inst     41412997                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     41412997                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::.switch_cpus_12.inst     47737479                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     47737479                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::.switch_cpus_12.inst     47737479                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     47737479                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus_12.inst     47737479                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     47737479                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus_12.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus_12.inst     0.000009                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus_12.inst     0.000009                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus_12.inst 91824.827051                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 91824.827051                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus_12.inst 91824.827051                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 91824.827051                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus_12.inst 91824.827051                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 91824.827051                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2888                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   115.520000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu2.icache.writebacks::total              301                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus_12.inst          109                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::.switch_cpus_12.inst          109                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus_12.inst          109                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus_12.inst          342                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::.switch_cpus_12.inst          342                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus_12.inst          342                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus_12.inst     32718247                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32718247                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus_12.inst     32718247                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32718247                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus_12.inst     32718247                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32718247                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus_12.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.inst 95667.388889                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 95667.388889                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 95667.388889                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 95667.388889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 95667.388889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 95667.388889                       # average overall mshr miss latency
system.cpu2.icache.replacements                   301                       # number of replacements
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          30740379                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        10678983                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.878587                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.530728                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data    39.356440                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.inst     0.307670                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.data  4055.805162                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000130                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.009609                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.inst     0.000075                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.data     0.990187                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1007                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2980                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       133563951                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      133563951                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::.writebacks     10302089                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total     10302089                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::.writebacks          301                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          301                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus_12.data            1                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus_12.data      4679687                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total      4679687                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::.switch_cpus_12.inst           32                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           32                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus_12.data         7153                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         7153                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.inst           32                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.data      4686840                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        4686872                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.inst           32                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.data      4686840                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       4686872                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus_12.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus_12.data      5399130                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      5399130                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::.switch_cpus_12.inst          309                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          309                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus_12.data      5274861                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      5274861                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.inst          309                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.data     10673991                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     10674300                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.inst          309                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.data     10673991                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     10674300                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus_12.data 603640211500                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 603640211500                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::.switch_cpus_12.inst     32181500                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     32181500                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus_12.data 605903158750                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 605903158750                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.inst     32181500                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.data 1209543370250                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1209575551750                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.inst     32181500                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.data 1209543370250                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1209575551750                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks     10302089                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total     10302089                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::.writebacks          301                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          301                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus_12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus_12.data     10078817                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total     10078817                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::.switch_cpus_12.inst          341                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          341                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus_12.data      5282014                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      5282014                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.inst          341                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.data     15360831                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     15361172                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.inst          341                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.data     15360831                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     15361172                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus_12.data     0.500000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus_12.data     0.535691                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.535691                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::.switch_cpus_12.inst     0.906158                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.906158                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.998646                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.998646                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.inst     0.906158                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.data     0.694884                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.694888                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.inst     0.906158                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.data     0.694884                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.694888                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_12.data 111803.237096                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 111803.237096                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_12.inst 104147.249191                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 104147.249191                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 114866.184863                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 114866.184863                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.inst 104147.249191                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.data 113316.881216                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 113316.615773                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.inst 104147.249191                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.data 113316.881216                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 113316.615773                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      5623115                       # number of writebacks
system.cpu2.l2cache.writebacks::total         5623115                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::.writebacks          293                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total          293                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus_12.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus_12.data      5399130                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      5399130                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_12.inst          309                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          309                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_12.data      5274861                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      5274861                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.inst          309                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.data     10673991                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     10674300                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.inst          309                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.data     10673991                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     10674300                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_12.data        33750                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        33750                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_12.data 587442824500                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 587442824500                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_12.inst     31254500                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     31254500                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data 590078575750                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 590078575750                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.inst     31254500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.data 1177521400250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1177552654750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.inst     31254500                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.data 1177521400250                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1177552654750                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_12.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.535691                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.535691                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_12.inst     0.906158                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.906158                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.998646                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998646                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.906158                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.data     0.694884                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.694888                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.906158                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.data     0.694884                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.694888                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_12.data        33750                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        33750                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 108803.237651                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 108803.237651                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_12.inst 101147.249191                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 101147.249191                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 111866.184863                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 111866.184863                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 101147.249191                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 110316.881497                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 110316.616054                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 101147.249191                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 110316.881497                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 110316.616054                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             10674887                       # number of replacements
system.cpu2.tol2bus.snoop_filter.tot_requests     30722306                       # Total number of requests made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_requests     15361132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_requests           41                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.snoop_filter.tot_snoops         1474                       # Total number of snoops made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_snoops         1474                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu2.tol2bus.trans_dist::ReadResp      5282356                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackDirty     15925204                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackClean          301                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::CleanEvict     10111139                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExReq     10078817                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExResp     10078816                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadCleanReq          342                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadSharedReq      5282014                       # Transaction distribution
system.cpu2.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side          984                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side     46082495                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count::total         46083479                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        41088                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side   1642426816                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size::total        1642467904                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.snoops                   10675514                       # Total snoops (count)
system.cpu2.tol2bus.snoopTraffic            359879424                       # Total snoop traffic (bytes)
system.cpu2.tol2bus.snoop_fanout::samples     26036688                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::mean       0.000058                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::stdev      0.007628                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::0          26035173     99.99%     99.99% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::1              1515      0.01%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::total      26036688                       # Request fanout histogram
system.cpu2.tol2bus.reqLayer0.occupancy   12831771500                       # Layer occupancy (ticks)
system.cpu2.tol2bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer0.occupancy       256500                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer1.occupancy  11520623000                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer1.utilization          1.3                       # Layer utilization (%)
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                  257                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::OFF  861139896000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          133141985                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         15374189                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.660098                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     4.203657                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus_13.data   507.796343                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.008210                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus_13.data     0.991790                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1158293309                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1158293309                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::.switch_cpus_13.data     57171973                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       57171973                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus_13.data     43541683                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      43541683                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::.switch_cpus_13.data    100713656                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       100713656                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus_13.data    100713656                       # number of overall hits
system.cpu3.dcache.overall_hits::total      100713656                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::.switch_cpus_13.data     32061811                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     32061811                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus_13.data     10089487                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     10089487                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::.switch_cpus_13.data     42151298                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      42151298                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.switch_cpus_13.data     42151298                       # number of overall misses
system.cpu3.dcache.overall_misses::total     42151298                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus_13.data 3638708012750                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 3638708012750                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus_13.data 641509231499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 641509231499                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::.switch_cpus_13.data 4280217244249                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 4280217244249                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus_13.data 4280217244249                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 4280217244249                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::.switch_cpus_13.data     89233784                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     89233784                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus_13.data     53631170                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     53631170                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::.switch_cpus_13.data    142864954                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    142864954                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus_13.data    142864954                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    142864954                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus_13.data     0.359301                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.359301                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus_13.data     0.188127                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.188127                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus_13.data     0.295043                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.295043                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus_13.data     0.295043                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.295043                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus_13.data 113490.408036                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 113490.408036                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus_13.data 63581.947377                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 63581.947377                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus_13.data 101544.138552                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101544.138552                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus_13.data 101544.138552                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101544.138552                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    142338246                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          492                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           550456                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   258.582423                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          164                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     10312758                       # number of writebacks
system.cpu3.dcache.writebacks::total         10312758                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus_13.data     26777613                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     26777613                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus_13.data            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::.switch_cpus_13.data     26777616                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     26777616                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus_13.data     26777616                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     26777616                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus_13.data      5284198                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5284198                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus_13.data     10089484                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total     10089484                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::.switch_cpus_13.data     15373682                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     15373682                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus_13.data     15373682                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     15373682                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus_13.data 608209158250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 608209158250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus_13.data 631419593999                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 631419593999                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus_13.data 1239628752249                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1239628752249                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus_13.data 1239628752249                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1239628752249                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus_13.data     0.059217                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.059217                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus_13.data     0.188127                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.188127                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus_13.data     0.107610                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.107610                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus_13.data     0.107610                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.107610                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.data 115099.615542                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115099.615542                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_13.data 62581.951069                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 62581.951069                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 80633.172473                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80633.172473                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 80633.172473                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80633.172473                       # average overall mshr miss latency
system.cpu3.dcache.replacements              15373677                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          509.582544                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          220888221                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              818                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         270034.500000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   253.978572                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus_13.inst   255.603973                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.496052                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus_13.inst     0.499227                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.995278                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        382035202                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       382035202                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::.switch_cpus_13.inst     47753908                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       47753908                       # number of ReadReq hits
system.cpu3.icache.demand_hits::.switch_cpus_13.inst     47753908                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        47753908                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.switch_cpus_13.inst     47753908                       # number of overall hits
system.cpu3.icache.overall_hits::total       47753908                       # number of overall hits
system.cpu3.icache.ReadReq_misses::.switch_cpus_13.inst          449                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu3.icache.demand_misses::.switch_cpus_13.inst          449                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.switch_cpus_13.inst          449                       # number of overall misses
system.cpu3.icache.overall_misses::total          449                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus_13.inst     44132749                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     44132749                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::.switch_cpus_13.inst     44132749                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     44132749                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus_13.inst     44132749                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     44132749                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::.switch_cpus_13.inst     47754357                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     47754357                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::.switch_cpus_13.inst     47754357                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     47754357                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus_13.inst     47754357                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     47754357                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus_13.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus_13.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus_13.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus_13.inst 98291.200445                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 98291.200445                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus_13.inst 98291.200445                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 98291.200445                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus_13.inst 98291.200445                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 98291.200445                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3293                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   143.173913                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu3.icache.writebacks::total              304                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus_13.inst          103                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::.switch_cpus_13.inst          103                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus_13.inst          103                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus_13.inst          346                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::.switch_cpus_13.inst          346                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus_13.inst          346                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus_13.inst     35099249                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35099249                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus_13.inst     35099249                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35099249                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus_13.inst     35099249                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35099249                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus_13.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.inst 101442.916185                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 101442.916185                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 101442.916185                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 101442.916185                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 101442.916185                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 101442.916185                       # average overall mshr miss latency
system.cpu3.icache.replacements                   304                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          30765984                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        10686842                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.878866                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     0.545358                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data    38.878051                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.inst     0.310429                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.data  4056.266162                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000133                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.009492                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.inst     0.000076                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.data     0.990299                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          998                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2978                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       133674670                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      133674670                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::.writebacks     10312758                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total     10312758                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::.writebacks          304                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          304                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus_13.data            2                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus_13.data      4684640                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total      4684640                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::.switch_cpus_13.inst           30                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           30                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus_13.data         7183                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         7183                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.inst           30                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.data      4691823                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        4691853                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.inst           30                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.data      4691823                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       4691853                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus_13.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus_13.data      5404839                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      5404839                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::.switch_cpus_13.inst          314                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          314                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus_13.data      5277015                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      5277015                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.inst          314                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.data     10681854                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     10682168                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.inst          314                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.data     10681854                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     10682168                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus_13.data 603558773750                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 603558773750                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::.switch_cpus_13.inst     34563500                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     34563500                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus_13.data 601400177500                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 601400177500                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.inst     34563500                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.data 1204958951250                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1204993514750                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.inst     34563500                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.data 1204958951250                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1204993514750                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks     10312758                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total     10312758                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::.writebacks          304                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          304                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus_13.data            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus_13.data     10089479                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total     10089479                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::.switch_cpus_13.inst          344                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          344                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus_13.data      5284198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      5284198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.inst          344                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.data     15373677                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     15374021                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.inst          344                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.data     15373677                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     15374021                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus_13.data     0.500000                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus_13.data     0.535691                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.535691                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::.switch_cpus_13.inst     0.912791                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.912791                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.998641                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.998641                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.inst     0.912791                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.data     0.694815                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.694819                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.inst     0.912791                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.data     0.694815                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.694819                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_13.data 111670.074493                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 111670.074493                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_13.inst 110074.840764                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 110074.840764                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 113965.978399                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 113965.978399                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.inst 110074.840764                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.data 112804.289522                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 112804.209291                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.inst 110074.840764                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.data 112804.289522                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 112804.209291                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      5628828                       # number of writebacks
system.cpu3.l2cache.writebacks::total         5628828                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::.writebacks          295                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total          295                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus_13.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus_13.data      5404839                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      5404839                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_13.inst          314                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          314                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_13.data      5277015                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      5277015                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.inst          314                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.data     10681854                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     10682168                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.inst          314                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.data     10681854                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     10682168                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_13.data        69000                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        69000                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_13.data 587344256750                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 587344256750                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_13.inst     33621500                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     33621500                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data 585569132500                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 585569132500                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.inst     33621500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.data 1172913389250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1172947010750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.inst     33621500                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.data 1172913389250                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1172947010750                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_13.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.535691                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.535691                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_13.inst     0.912791                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.912791                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.998641                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998641                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.912791                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.data     0.694815                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.694819                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.912791                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.data     0.694815                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.694819                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_13.data        34500                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        34500                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 108670.074493                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 108670.074493                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_13.inst 107074.840764                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 107074.840764                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 110965.978399                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 110965.978399                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 107074.840764                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 109804.289522                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 109804.209291                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 107074.840764                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 109804.289522                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 109804.209291                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             10682746                       # number of replacements
system.cpu3.tol2bus.snoop_filter.tot_requests     30748008                       # Total number of requests made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_requests     15373983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.snoop_filter.tot_snoops         1446                       # Total number of snoops made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_snoops         1446                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.cpu3.tol2bus.trans_dist::ReadResp      5284544                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackDirty     15941586                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::CleanEvict     10115451                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeReq            4                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeResp            4                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExReq     10089479                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExResp     10089479                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadCleanReq          346                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadSharedReq      5284198                       # Transaction distribution
system.cpu3.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side          994                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side     46121039                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count::total         46122033                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        41472                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side   1643931840                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size::total        1643973312                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.snoops                   10683362                       # Total snoops (count)
system.cpu3.tol2bus.snoopTraffic            360245120                       # Total snoop traffic (bytes)
system.cpu3.tol2bus.snoop_fanout::samples     26057387                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::mean       0.000057                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::stdev      0.007523                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::0          26055912     99.99%     99.99% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::1              1475      0.01%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::total      26057387                       # Request fanout histogram
system.cpu3.tol2bus.reqLayer0.occupancy   12843533000                       # Layer occupancy (ticks)
system.cpu3.tol2bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer0.occupancy       259500                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer1.occupancy  11530258750                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer1.utilization          1.3                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                       131072                       # Cycle average of tags in use
system.l3.tags.total_refs                    85639793                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  42828784                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.999585                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks       0.244070                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.data      401.311371                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.data      395.855421                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.data      392.079278                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.data      390.435559                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.inst     1.122765                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.data 32294.059280                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.inst     1.245283                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.data 32376.800304                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.inst     1.107476                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.data 32370.941353                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.inst     1.174214                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.data 32445.623627                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.data       0.003062                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.data       0.003020                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.data       0.002991                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.data       0.002979                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.inst     0.000009                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.data     0.246384                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.inst     0.000010                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.data     0.247015                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.inst     0.000008                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.data     0.246971                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.inst     0.000009                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.data     0.247540                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         4021                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        40486                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        86111                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                1409037936                       # Number of tag accesses
system.l3.tags.data_accesses               1409037936                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::.writebacks     22493003                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total         22493003                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::.switch_cpus_10.data           12                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_11.data           13                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_12.data           13                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_13.data           12                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    50                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.data          129                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.data          124                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.data          135                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.data          152                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               540                       # number of ReadSharedReq hits
system.l3.demand_hits::.switch_cpus_10.data          141                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.data          137                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.data          148                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.data          164                       # number of demand (read+write) hits
system.l3.demand_hits::total                      590                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_10.data          141                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.data          137                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.data          148                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.data          164                       # number of overall hits
system.l3.overall_hits::total                     590                       # number of overall hits
system.l3.UpgradeReq_misses::.switch_cpus_10.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_11.data            3                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_12.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_13.data            2                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::.switch_cpus_10.data      5395776                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_11.data      5397286                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_12.data      5399117                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_13.data      5404827                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total            21597006                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.inst          303                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.data      5273718                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.inst          303                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.data      5274090                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.inst          309                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.data      5274726                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.inst          314                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.data      5276863                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total        21100626                       # number of ReadSharedReq misses
system.l3.demand_misses::.switch_cpus_10.inst          303                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_10.data     10669494                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.inst          303                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.data     10671376                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.inst          309                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.data     10673843                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.inst          314                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.data     10681690                       # number of demand (read+write) misses
system.l3.demand_misses::total               42697632                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_10.inst          303                       # number of overall misses
system.l3.overall_misses::.switch_cpus_10.data     10669494                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.inst          303                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.data     10671376                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.inst          309                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.data     10673843                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.inst          314                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.data     10681690                       # number of overall misses
system.l3.overall_misses::total              42697632                       # number of overall misses
system.l3.ReadExReq_miss_latency::.switch_cpus_10.data 568487071000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_11.data 568426875000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_12.data 568395518250                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_13.data 568271931750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  2273581396000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.inst     33837000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.data 572078718500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.inst     35569750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.data 569389602500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.inst     30169500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.data 571569773000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.inst     32519250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.data 567052670000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 2280222859500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.inst     33837000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.data 1140565789500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.inst     35569750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.data 1137816477500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.inst     30169500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.data 1139965291250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.inst     32519250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.data 1135324601750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     4553804255500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.inst     33837000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.data 1140565789500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.inst     35569750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.data 1137816477500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.inst     30169500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.data 1139965291250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.inst     32519250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.data 1135324601750                       # number of overall miss cycles
system.l3.overall_miss_latency::total    4553804255500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::.writebacks     22493003                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total     22493003                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_10.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_12.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_10.data      5395788                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_11.data      5397299                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_12.data      5399130                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_13.data      5404839                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total          21597056                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.inst          303                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.data      5273847                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.inst          303                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.data      5274214                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.inst          309                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.data      5274861                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.inst          314                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.data      5277015                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total      21101166                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::.switch_cpus_10.inst          303                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_10.data     10669635                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.inst          303                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.data     10671513                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.inst          309                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.data     10673991                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.inst          314                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.data     10681854                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             42698222                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.inst          303                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.data     10669635                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.inst          303                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.data     10671513                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.inst          309                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.data     10673991                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.inst          314                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.data     10681854                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            42698222                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_11.data            1                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_12.data            1                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_13.data            1                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_10.data     0.999998                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_11.data     0.999998                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_12.data     0.999998                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_13.data     0.999998                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.999976                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.999976                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.999974                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.999971                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.999974                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_10.data     0.999987                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.data     0.999987                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.data     0.999986                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.data     0.999985                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.999986                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_10.data     0.999987                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.data     0.999987                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.data     0.999986                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.data     0.999985                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.999986                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_10.data 105357.796728                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_11.data 105317.167739                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_12.data 105275.643823                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_13.data 105141.558046                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 105272.989969                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 111673.267327                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 108477.305480                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 117391.914191                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 107959.781213                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.inst 97635.922330                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 108360.087898                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.inst 103564.490446                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 107460.184204                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 108064.228023                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.inst 111673.267327                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.data 106899.707662                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.inst 117391.914191                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.data 106623.220614                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.inst 97635.922330                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.data 106799.893089                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.inst 103564.490446                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.data 106286.982842                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 106652.384270                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.inst 111673.267327                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.data 106899.707662                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.inst 117391.914191                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.data 106623.220614                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.inst 97635.922330                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.data 106799.893089                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.inst 103564.490446                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.data 106286.982842                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 106652.384270                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks            22522557                       # number of writebacks
system.l3.writebacks::total                  22522557                       # number of writebacks
system.l3.CleanEvict_mshr_misses::.writebacks         2742                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2742                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_10.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_11.data            3                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_12.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_13.data            2                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_10.data      5395776                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_11.data      5397286                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_12.data      5399117                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_13.data      5404827                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total       21597006                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.inst          303                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.data      5273718                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.inst          303                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.data      5274090                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.inst          309                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.data      5274726                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.inst          314                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.data      5276863                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total     21100626                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.inst          303                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.data     10669494                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.inst          303                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.data     10671376                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.inst          309                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.data     10673843                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.inst          314                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.data     10681690                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          42697632                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.inst          303                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.data     10669494                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.inst          303                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.data     10671376                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.inst          309                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.data     10673843                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.inst          314                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.data     10681690                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         42697632                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_10.data        19750                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_11.data        58250                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_12.data        18750                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_13.data        39000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       135750                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_10.data 511831433500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_11.data 511755382500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_12.data 511704800250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_13.data 511521248250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 2046812864500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst     30655500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data 516704679500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     32388250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data 514011657500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.inst     26925000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data 516185150000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.inst     29222250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data 511645608500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 2058666286500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.inst     30655500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.data 1028536113000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.inst     32388250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.data 1025767040000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.inst     26925000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.data 1027889950250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.inst     29222250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.data 1023166856750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 4105479151000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.inst     30655500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.data 1028536113000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.inst     32388250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.data 1025767040000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.inst     26925000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.data 1027889950250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.inst     29222250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.data 1023166856750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 4105479151000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.999976                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.999976                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.999974                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.999971                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999974                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.data     0.999987                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.data     0.999987                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.data     0.999986                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.data     0.999985                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999986                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.data     0.999987                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.data     0.999987                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.data     0.999986                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.data     0.999985                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999986                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_10.data        19750                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_11.data 19416.666667                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_12.data        18750                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_13.data        19500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19392.857143                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 94857.798674                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 94817.169685                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 94775.645768                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 94641.558046                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 94772.991428                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 101173.267327                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 97977.305480                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 106891.914191                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 97459.781213                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.inst 87135.922330                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 97860.087898                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.inst 93064.490446                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 96960.184204                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 97564.228023                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 101173.267327                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.data 96399.708646                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 106891.914191                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.data 96123.221598                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 87135.922330                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.data 96299.894073                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 93064.490446                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.data 95786.982842                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 96152.385008                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 101173.267327                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.data 96399.708646                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 106891.914191                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.data 96123.221598                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 87135.922330                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.data 96299.894073                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 93064.490446                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.data 95786.982842                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 96152.385008                       # average overall mshr miss latency
system.l3.replacements                       42697712                       # number of replacements
system.membus.snoop_filter.tot_requests      85395626                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     42698004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21100626                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     22522557                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20175431                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq          21597005                       # Transaction distribution
system.membus.trans_dist::ReadExResp         21597004                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21100626                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port     64046509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port     64046747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total    128093256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              128093256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port   2087042304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port   2087049664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   4174091968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4174091968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          42697638                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                42697638    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            42697638                       # Request fanout histogram
system.membus.reqLayer8.occupancy        102952586798                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              12.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy        102955554846                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization              12.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy       225797167294                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.2                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.pwrStateResidencyTicks::OFF 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.pwrStateResidencyTicks::OFF 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.branchPred.lookups     58825853                       # Number of BP lookups
system.switch_cpus_10.branchPred.condPredicted     58825853                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.condIncorrect        82587                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.BTBLookups     40799018                       # Number of BTB lookups
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.usedRAS      2002099                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPred.RASInCorrect          286                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.indirectLookups     40799018                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectHits     19930275                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectMisses     20868743                       # Number of indirect misses.
system.switch_cpus_10.branchPredindirectMispredicted         2054                       # Number of mispredicted indirect branches.
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses        125592275                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses         53663359                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses             113738                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses              84350                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses         47724302                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses                227                       # TLB misses on write requests
system.switch_cpus_10.pwrStateResidencyTicks::OFF 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles            3444559575                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.fetch.icacheStallCycles    143233199                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.Insts           503007844                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.Branches         58825853                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.predictedBranches     21932374                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.Cycles         3301192925                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.SquashCycles       169480                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.MiscStallCycles          229                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.PendingTrapStallCycles          952                       # Number of stall cycles due to pending traps
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles          329                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.CacheLines       47724114                       # Number of cache lines fetched
system.switch_cpus_10.fetch.IcacheSquashes         4799                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.rateDist::samples   3444512374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     0.226125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     1.225499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0    3313269400     96.19%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1       9949097      0.29%     96.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2       8154736      0.24%     96.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3       6319766      0.18%     96.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4       8384256      0.24%     97.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5      14413530      0.42%     97.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6      19762631      0.57%     98.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7       4579913      0.13%     98.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8      59679045      1.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total   3444512374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.branchRate       0.017078                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.rate             0.146030                       # Number of inst fetches per cycle
system.switch_cpus_10.decode.IdleCycles      40180844                       # Number of cycles decode is idle
system.switch_cpus_10.decode.BlockedCycles   3268714440                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.RunCycles       91101511                       # Number of cycles decode is running
system.switch_cpus_10.decode.UnblockCycles     44430826                       # Number of cycles decode is unblocking
system.switch_cpus_10.decode.SquashCycles        84740                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.DecodedInsts    776780190                       # Number of instructions handled by decode
system.switch_cpus_10.rename.SquashCycles        84740                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.IdleCycles      59632685                       # Number of cycles rename is idle
system.switch_cpus_10.rename.BlockCycles   1801086857                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.serializeStallCycles        31265                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.RunCycles      112809160                       # Number of cycles rename is running
system.switch_cpus_10.rename.UnblockCycles   1470867654                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.RenamedInsts    776481564                       # Number of instructions processed by rename
system.switch_cpus_10.rename.ROBFullEvents       509512                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.IQFullEvents     35146277                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.LQFullEvents     29517101                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.SQFullEvents   1398378069                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.RenamedOperands    796476825                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RenameLookups   2056993601                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.int_rename_lookups    683256115                       # Number of integer rename lookups
system.switch_cpus_10.rename.fp_rename_lookups    773616532                       # Number of floating rename lookups
system.switch_cpus_10.rename.CommittedMaps    793419090                       # Number of HB maps that are committed
system.switch_cpus_10.rename.UndoneMaps       3057732                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.serializingInsts          268                       # count of serializing insts renamed
system.switch_cpus_10.rename.tempSerializingInsts          271                       # count of temporary serializing insts renamed
system.switch_cpus_10.rename.skidInsts      222797027                       # count of insts added to the skid buffer
system.switch_cpus_10.memDep0.insertedLoads    125231805                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores     53716595                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.conflictingLoads     18826864                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores      4935551                       # Number of conflicting stores.
system.switch_cpus_10.iq.iqInstsAdded       776099261                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqNonSpecInstsAdded          553                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_10.iq.iqInstsIssued      775760615                       # Number of instructions issued
system.switch_cpus_10.iq.iqSquashedInstsIssued          707                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedInstsExamined      2485088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedOperandsExamined      3013197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.iqSquashedNonSpecRemoved          296                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_10.iq.issued_per_cycle::samples   3444512374                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     0.225216                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     0.903895                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0   3169253798     92.01%     92.01% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1     83455099      2.42%     94.43% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2     57290106      1.66%     96.09% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3     42905802      1.25%     97.34% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4     41409863      1.20%     98.54% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5     24712668      0.72%     99.26% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6     19957681      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7      4159836      0.12%     99.96% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8      1367521      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total   3444512374                       # Number of insts issued each cycle
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu      6719194     44.38%     44.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     44.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     44.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%     44.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     44.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     44.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     44.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     44.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     44.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     44.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     44.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%     44.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     44.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu        72128      0.48%     44.86% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%     44.86% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt            0      0.00%     44.86% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc            0      0.00%     44.86% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     44.86% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     44.86% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%     44.86% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     44.86% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     44.86% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd      1053042      6.96%     51.82% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     51.82% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     51.82% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%     51.82% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%     51.82% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     51.82% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult      3975359     26.26%     78.08% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead          181      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite           81      0.00%     78.08% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead      3312119     21.88%     99.96% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite         6791      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.FU_type_0::No_OpClass        21129      0.00%      0.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu    388084561     50.03%     50.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult           74      0.00%     50.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv           60      0.00%     50.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd           11      0.00%     50.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu      2521140      0.32%     50.35% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt           61      0.00%     50.35% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc          119      0.00%     50.35% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd    143512990     18.50%     68.85% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.85% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp      4974924      0.64%     69.50% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt            2      0.00%     69.50% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv      3085034      0.40%     69.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult     54296337      7.00%     76.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            2      0.00%     76.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead     40491089      5.22%     82.11% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite     18271198      2.36%     84.47% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead     85106821     10.97%     95.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite     35395063      4.56%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total    775760615                       # Type of FU issued
system.switch_cpus_10.iq.rate                0.225213                       # Inst issue rate
system.switch_cpus_10.iq.fu_busy_cnt         15138895                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.019515                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.int_inst_queue_reads   4231270566                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_writes    391181854                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses    389680754                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_reads    779902640                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_writes    387405507                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses    385393006                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.int_alu_accesses    396717357                       # Number of integer alu accesses
system.switch_cpus_10.iq.fp_alu_accesses    394161024                       # Number of floating point alu accesses
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iew.lsq.thread0.forwLoads     35959372                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.squashedLoads       392323                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses          158                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation         2470                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.squashedStores       124144                       # Number of stores squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked       603875                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewSquashCycles        84740                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewBlockCycles    827334429                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewUnblockCycles    913325328                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.iewDispatchedInsts    776099814                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewDispSquashedInsts         5388                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispLoadInsts    125231805                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispStoreInsts     53716595                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts          364                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewIQFullEvents      4059523                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewLSQFullEvents    906944873                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.memOrderViolationEvents         2470                       # Number of memory order violations
system.switch_cpus_10.iew.predictedTakenIncorrect        26277                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.predictedNotTakenIncorrect        57328                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.branchMispredicts        83605                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.iewExecutedInsts    775654873                       # Number of executed instructions
system.switch_cpus_10.iew.iewExecLoadInsts    125592249                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts       105742                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_refs         179255606                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_branches      58567022                       # Number of branches executed
system.switch_cpus_10.iew.exec_stores        53663357                       # Number of stores executed
system.switch_cpus_10.iew.exec_rate          0.225183                       # Inst execution rate
system.switch_cpus_10.iew.wb_sent           775076521                       # cumulative count of insts sent to commit
system.switch_cpus_10.iew.wb_count          775073760                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_producers      572832116                       # num instructions producing a value
system.switch_cpus_10.iew.wb_consumers      976248555                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_rate            0.225014                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_fanout          0.586769                       # average fanout of values written-back
system.switch_cpus_10.commit.commitSquashedInsts      2494483                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.commitNonSpecStalls          257                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_10.commit.branchMispredicts        82700                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.committed_per_cycle::samples   3444168112                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     0.224616                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     1.068593                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0   3206311634     93.09%     93.09% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1     96921093      2.81%     95.91% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2     23866350      0.69%     96.60% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3     40291904      1.17%     97.77% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4     10957670      0.32%     98.09% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5     13242469      0.38%     98.47% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6      9454492      0.27%     98.75% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7      3664756      0.11%     98.85% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8     39457744      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total   3444168112                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committedInsts    499644188                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps    773614726                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.refs           178431933                       # Number of memory references committed
system.switch_cpus_10.commit.loads          124839482                       # Number of loads committed
system.switch_cpus_10.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_10.commit.branches        58444628                       # Number of branches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.commit.fp_insts       384897697                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.int_insts      506115811                       # Number of committed integer instructions.
system.switch_cpus_10.commit.function_calls      2000964                       # Number of function calls committed.
system.switch_cpus_10.commit.op_class_0::No_OpClass        20167      0.00%      0.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu    386997927     50.02%     50.03% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult           63      0.00%     50.03% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv           42      0.00%     50.03% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd            9      0.00%     50.03% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu      2521128      0.33%     50.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt           58      0.00%     50.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc          107      0.00%     50.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd    143302069     18.52%     68.88% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     68.88% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp      4974922      0.64%     69.52% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt            2      0.00%     69.52% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv      3078244      0.40%     69.92% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult     54288053      7.02%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            2      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead     40249823      5.20%     82.14% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite     18227756      2.36%     84.49% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead     84589659     10.93%     95.43% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite     35364695      4.57%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total    773614726                       # Class of committed instruction
system.switch_cpus_10.commit.bw_lim_events     39457744                       # number cycles where commit BW limit reached
system.switch_cpus_10.rob.rob_reads        4180819577                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes       1552562814                       # The number of ROB writes
system.switch_cpus_10.timesIdled                  168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_10.idleCycles                47201                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.committedInsts        499644188                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps          773614726                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    6.894025                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              6.894025                       # CPI: Total CPI of All Threads
system.switch_cpus_10.ipc                    0.145053                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.145053                       # IPC: Total IPC of All Threads
system.switch_cpus_10.int_regfile_reads     683204350                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes    310289511                       # number of integer regfile writes
system.switch_cpus_10.fp_regfile_reads      771740694                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes     350000292                       # number of floating regfile writes
system.switch_cpus_10.cc_regfile_reads      295358285                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes     134690211                       # number of cc regfile writes
system.switch_cpus_10.misc_regfile_reads    304267104                       # number of misc regfile reads
system.switch_cpus_11.branchPred.lookups     58827607                       # Number of BP lookups
system.switch_cpus_11.branchPred.condPredicted     58827607                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.condIncorrect        82938                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.BTBLookups     46385984                       # Number of BTB lookups
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.usedRAS      2002129                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPred.RASInCorrect          384                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.indirectLookups     46385984                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectHits     19932263                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectMisses     26453721                       # Number of indirect misses.
system.switch_cpus_11.branchPredindirectMispredicted         1929                       # Number of mispredicted indirect branches.
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses        125607896                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses         53670709                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses             113738                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses              84362                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses         47730886                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                403                       # TLB misses on write requests
system.switch_cpus_11.pwrStateResidencyTicks::OFF 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles            3444559575                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.fetch.icacheStallCycles    143254389                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.Insts           503074898                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.Branches         58827607                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.predictedBranches     21934392                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.Cycles         3301166698                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.SquashCycles       170328                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.MiscStallCycles          469                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles         2031                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          281                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.CacheLines       47730522                       # Number of cache lines fetched
system.switch_cpus_11.fetch.IcacheSquashes         4781                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.rateDist::samples   3444509032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     0.226149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     1.225465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0    3313215880     96.19%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1       9955386      0.29%     96.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2       8168202      0.24%     96.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3       6346523      0.18%     96.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4       8376921      0.24%     97.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5      14456583      0.42%     97.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6      19749997      0.57%     98.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7       4567669      0.13%     98.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8      59671871      1.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total   3444509032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.branchRate       0.017078                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.rate             0.146049                       # Number of inst fetches per cycle
system.switch_cpus_11.decode.IdleCycles      40326072                       # Number of cycles decode is idle
system.switch_cpus_11.decode.BlockedCycles   3268523086                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.RunCycles       91275020                       # Number of cycles decode is running
system.switch_cpus_11.decode.UnblockCycles     44299677                       # Number of cycles decode is unblocking
system.switch_cpus_11.decode.SquashCycles        85164                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.DecodedInsts    776862385                       # Number of instructions handled by decode
system.switch_cpus_11.rename.SquashCycles        85164                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.IdleCycles      59714678                       # Number of cycles rename is idle
system.switch_cpus_11.rename.BlockCycles   1805480581                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.serializeStallCycles        32358                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.RunCycles      112902893                       # Number of cycles rename is running
system.switch_cpus_11.rename.UnblockCycles   1466293345                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.RenamedInsts    776564374                       # Number of instructions processed by rename
system.switch_cpus_11.rename.ROBFullEvents       531023                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.IQFullEvents     34739619                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.LQFullEvents     29495372                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.SQFullEvents   1394200545                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.RenamedOperands    796549253                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RenameLookups   2057230578                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.int_rename_lookups    683306639                       # Number of integer rename lookups
system.switch_cpus_11.rename.fp_rename_lookups    773770571                       # Number of floating rename lookups
system.switch_cpus_11.rename.CommittedMaps    793498034                       # Number of HB maps that are committed
system.switch_cpus_11.rename.UndoneMaps       3051219                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.serializingInsts          266                       # count of serializing insts renamed
system.switch_cpus_11.rename.tempSerializingInsts          269                       # count of temporary serializing insts renamed
system.switch_cpus_11.rename.skidInsts      222349597                       # count of insts added to the skid buffer
system.switch_cpus_11.memDep0.insertedLoads    125246779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     53722856                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.conflictingLoads     18867855                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores      4853283                       # Number of conflicting stores.
system.switch_cpus_11.iq.iqInstsAdded       776180639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqNonSpecInstsAdded          754                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqInstsIssued      775844940                       # Number of instructions issued
system.switch_cpus_11.iq.iqSquashedInstsIssued          643                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedInstsExamined      2482342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedOperandsExamined      3006608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved          497                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.issued_per_cycle::samples   3444509032                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     0.225241                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     0.903209                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0   3168795999     92.00%     92.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1     83792841      2.43%     94.43% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2     57441125      1.67%     96.10% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3     42920240      1.25%     97.34% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4     41486342      1.20%     98.55% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5     24747298      0.72%     99.26% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6     19866569      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7      4141087      0.12%     99.96% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8      1317531      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total   3444509032                       # Number of insts issued each cycle
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu      6716849     45.40%     45.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     45.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu        71157      0.48%     45.88% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     45.88% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt            0      0.00%     45.88% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            0      0.00%     45.88% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     45.88% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     45.88% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     45.88% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     45.88% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     45.88% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd       977893      6.61%     52.49% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     52.49% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     52.49% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     52.49% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     52.49% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     52.49% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult      3709188     25.07%     77.57% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead          164      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite          162      0.00%     77.57% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead      3311921     22.39%     99.96% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite         6401      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.FU_type_0::No_OpClass        21382      0.00%      0.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu    388105185     50.02%     50.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult           71      0.00%     50.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv           69      0.00%     50.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd           11      0.00%     50.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu      2521932      0.33%     50.35% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt           58      0.00%     50.35% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc          115      0.00%     50.35% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd    143537266     18.50%     68.85% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.85% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp      4974927      0.64%     69.49% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt            2      0.00%     69.49% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv      3085429      0.40%     69.89% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.89% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult     54311637      7.00%     76.89% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            2      0.00%     76.89% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead     40492256      5.22%     82.11% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     18270974      2.35%     84.47% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead     85121273     10.97%     95.44% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite     35402351      4.56%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total    775844940                       # Type of FU issued
system.switch_cpus_11.iq.rate                0.225238                       # Inst issue rate
system.switch_cpus_11.iq.fu_busy_cnt         14793735                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.019068                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.int_inst_queue_reads   4231281004                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_writes    391189312                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses    389688810                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_reads    779712286                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_writes    387476898                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses    385469275                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.int_alu_accesses    396722891                       # Number of integer alu accesses
system.switch_cpus_11.iq.fp_alu_accesses    393894402                       # Number of floating point alu accesses
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iew.lsq.thread0.forwLoads     35963485                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.squashedLoads       393567                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses          141                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation         2483                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.squashedStores       123408                       # Number of stores squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked       604494                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewSquashCycles        85164                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewBlockCycles    823273009                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewUnblockCycles    921866976                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.iewDispatchedInsts    776181393                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewDispSquashedInsts         4865                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispLoadInsts    125246779                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispStoreInsts     53722856                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts          430                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewIQFullEvents      4048800                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewLSQFullEvents    915485114                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.memOrderViolationEvents         2483                       # Number of memory order violations
system.switch_cpus_11.iew.predictedTakenIncorrect        26646                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.predictedNotTakenIncorrect        57130                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.branchMispredicts        83776                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.iewExecutedInsts    775740094                       # Number of executed instructions
system.switch_cpus_11.iew.iewExecLoadInsts    125607870                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts       104846                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_refs         179278578                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_branches      58567804                       # Number of branches executed
system.switch_cpus_11.iew.exec_stores        53670708                       # Number of stores executed
system.switch_cpus_11.iew.exec_rate          0.225207                       # Inst execution rate
system.switch_cpus_11.iew.wb_sent           775160835                       # cumulative count of insts sent to commit
system.switch_cpus_11.iew.wb_count          775158085                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_producers      572586463                       # num instructions producing a value
system.switch_cpus_11.iew.wb_consumers      975463780                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_rate            0.225038                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_fanout          0.586989                       # average fanout of values written-back
system.switch_cpus_11.commit.commitSquashedInsts      2491712                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.commitNonSpecStalls          257                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.branchMispredicts        83112                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.committed_per_cycle::samples   3444164817                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     0.224641                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     1.067795                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0   3205991679     93.08%     93.08% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1     97013397      2.82%     95.90% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2     23972140      0.70%     96.60% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3     40385004      1.17%     97.77% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4     11036551      0.32%     98.09% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5     13363560      0.39%     98.48% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6      9479770      0.28%     98.75% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      3637990      0.11%     98.86% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8     39284726      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total   3444164817                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committedInsts    499713628                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps    773699051                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.refs           178452660                       # Number of memory references committed
system.switch_cpus_11.commit.loads          124853212                       # Number of loads committed
system.switch_cpus_11.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_11.commit.branches        58445428                       # Number of branches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.commit.fp_insts       384975222                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.int_insts      506143136                       # Number of committed integer instructions.
system.switch_cpus_11.commit.function_calls      2000964                       # Number of function calls committed.
system.switch_cpus_11.commit.op_class_0::No_OpClass        20167      0.00%      0.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu    387018383     50.02%     50.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult           63      0.00%     50.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv           42      0.00%     50.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd            9      0.00%     50.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu      2521920      0.33%     50.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt           58      0.00%     50.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc          107      0.00%     50.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd    143328394     18.53%     68.88% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     68.88% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp      4974922      0.64%     69.52% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt            2      0.00%     69.52% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv      3078838      0.40%     69.92% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult     54303484      7.02%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            2      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead     40250025      5.20%     82.14% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     18227756      2.36%     84.49% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead     84603187     10.93%     95.43% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite     35371692      4.57%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total    773699051                       # Class of committed instruction
system.switch_cpus_11.commit.bw_lim_events     39284726                       # number cycles where commit BW limit reached
system.switch_cpus_11.rob.rob_reads        4181070854                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes       1552725856                       # The number of ROB writes
system.switch_cpus_11.timesIdled                  162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.idleCycles                50543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.committedInsts        499713628                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps          773699051                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    6.893067                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              6.893067                       # CPI: Total CPI of All Threads
system.switch_cpus_11.ipc                    0.145073                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.145073                       # IPC: Total IPC of All Threads
system.switch_cpus_11.int_regfile_reads     683255107                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes    310296669                       # number of integer regfile writes
system.switch_cpus_11.fp_regfile_reads      771897108                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes     350069118                       # number of floating regfile writes
system.switch_cpus_11.cc_regfile_reads      295361661                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes     134692434                       # number of cc regfile writes
system.switch_cpus_11.misc_regfile_reads    304294139                       # number of misc regfile reads
system.switch_cpus_12.branchPred.lookups     58826729                       # Number of BP lookups
system.switch_cpus_12.branchPred.condPredicted     58826729                       # Number of conditional branches predicted
system.switch_cpus_12.branchPred.condIncorrect        82920                       # Number of conditional branches incorrect
system.switch_cpus_12.branchPred.BTBLookups     45035761                       # Number of BTB lookups
system.switch_cpus_12.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_12.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_12.branchPred.usedRAS      2002070                       # Number of times the RAS was used to get a target.
system.switch_cpus_12.branchPred.RASInCorrect          355                       # Number of incorrect RAS predictions.
system.switch_cpus_12.branchPred.indirectLookups     45035761                       # Number of indirect predictor lookups.
system.switch_cpus_12.branchPred.indirectHits     19932261                       # Number of indirect target hits.
system.switch_cpus_12.branchPred.indirectMisses     25103500                       # Number of indirect misses.
system.switch_cpus_12.branchPredindirectMispredicted         2052                       # Number of mispredicted indirect branches.
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses        125635099                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses         53679007                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses             113714                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses              84389                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses         47737868                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses                425                       # TLB misses on write requests
system.switch_cpus_12.pwrStateResidencyTicks::OFF 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles            3444559575                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.fetch.icacheStallCycles    143275071                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_12.fetch.Insts           503162720                       # Number of instructions fetch has processed
system.switch_cpus_12.fetch.Branches         58826729                       # Number of branches that fetch encountered
system.switch_cpus_12.fetch.predictedBranches     21934331                       # Number of branches that fetch has predicted taken
system.switch_cpus_12.fetch.Cycles         3301153669                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_12.fetch.SquashCycles       170346                       # Number of cycles fetch has spent squashing
system.switch_cpus_12.fetch.MiscStallCycles          761                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_12.fetch.PendingTrapStallCycles         2263                       # Number of stall cycles due to pending traps
system.switch_cpus_12.fetch.IcacheWaitRetryStallCycles          333                       # Number of stall cycles due to full MSHR
system.switch_cpus_12.fetch.CacheLines       47737482                       # Number of cache lines fetched
system.switch_cpus_12.fetch.IcacheSquashes         4560                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_12.fetch.rateDist::samples   3444517270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::mean     0.226178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::stdev     1.225643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::0    3313240810     96.19%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::1       9961760      0.29%     96.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::2       8154863      0.24%     96.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::3       6309552      0.18%     96.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::4       8391953      0.24%     97.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::5      14409773      0.42%     97.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::6      19773918      0.57%     98.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::7       4583570      0.13%     98.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::8      59691071      1.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::total   3444517270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.branchRate       0.017078                       # Number of branch fetches per cycle
system.switch_cpus_12.fetch.rate             0.146075                       # Number of inst fetches per cycle
system.switch_cpus_12.decode.IdleCycles      40155134                       # Number of cycles decode is idle
system.switch_cpus_12.decode.BlockedCycles   3268720497                       # Number of cycles decode is blocked
system.switch_cpus_12.decode.RunCycles       91124127                       # Number of cycles decode is running
system.switch_cpus_12.decode.UnblockCycles     44432326                       # Number of cycles decode is unblocking
system.switch_cpus_12.decode.SquashCycles        85173                       # Number of cycles decode is squashing
system.switch_cpus_12.decode.DecodedInsts    776967931                       # Number of instructions handled by decode
system.switch_cpus_12.rename.SquashCycles        85173                       # Number of cycles rename is squashing
system.switch_cpus_12.rename.IdleCycles      59636976                       # Number of cycles rename is idle
system.switch_cpus_12.rename.BlockCycles   1805073404                       # Number of cycles rename is blocking
system.switch_cpus_12.rename.serializeStallCycles        30224                       # count of cycles rename stalled for serializing inst
system.switch_cpus_12.rename.RunCycles      112802940                       # Number of cycles rename is running
system.switch_cpus_12.rename.UnblockCycles   1466888540                       # Number of cycles rename is unblocking
system.switch_cpus_12.rename.RenamedInsts    776670821                       # Number of instructions processed by rename
system.switch_cpus_12.rename.ROBFullEvents       518738                       # Number of times rename has blocked due to ROB full
system.switch_cpus_12.rename.IQFullEvents     35439229                       # Number of times rename has blocked due to IQ full
system.switch_cpus_12.rename.LQFullEvents     29611975                       # Number of times rename has blocked due to LQ full
system.switch_cpus_12.rename.SQFullEvents   1394205318                       # Number of times rename has blocked due to SQ full
system.switch_cpus_12.rename.RenamedOperands    796649885                       # Number of destination operands rename has renamed
system.switch_cpus_12.rename.RenameLookups   2057529779                       # Number of register rename lookups that rename has made
system.switch_cpus_12.rename.int_rename_lookups    683363514                       # Number of integer rename lookups
system.switch_cpus_12.rename.fp_rename_lookups    773980864                       # Number of floating rename lookups
system.switch_cpus_12.rename.CommittedMaps    793593730                       # Number of HB maps that are committed
system.switch_cpus_12.rename.UndoneMaps       3056155                       # Number of HB maps that are undone due to squashing
system.switch_cpus_12.rename.serializingInsts          266                       # count of serializing insts renamed
system.switch_cpus_12.rename.tempSerializingInsts          269                       # count of temporary serializing insts renamed
system.switch_cpus_12.rename.skidInsts      223040218                       # count of insts added to the skid buffer
system.switch_cpus_12.memDep0.insertedLoads    125263468                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.insertedStores     53731453                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.conflictingLoads     18813479                       # Number of conflicting loads.
system.switch_cpus_12.memDep0.conflictingStores      4884156                       # Number of conflicting stores.
system.switch_cpus_12.iq.iqInstsAdded       776286489                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_12.iq.iqNonSpecInstsAdded          717                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_12.iq.iqInstsIssued      775957822                       # Number of instructions issued
system.switch_cpus_12.iq.iqSquashedInstsIssued          554                       # Number of squashed instructions issued
system.switch_cpus_12.iq.iqSquashedInstsExamined      2485935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_12.iq.iqSquashedOperandsExamined      3016321                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_12.iq.iqSquashedNonSpecRemoved          460                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_12.iq.issued_per_cycle::samples   3444517270                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::mean     0.225273                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::stdev     0.903942                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::0   3169170251     92.01%     92.01% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::1     83474496      2.42%     94.43% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::2     57292797      1.66%     96.09% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::3     42960758      1.25%     97.34% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::4     41459755      1.20%     98.54% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::5     24672175      0.72%     99.26% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::6     19973279      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::7      4134183      0.12%     99.96% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::8      1379576      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::total   3444517270                       # Number of insts issued each cycle
system.switch_cpus_12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntAlu      6717982     44.18%     44.18% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntMult            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntDiv            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatAdd            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCmp            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCvt            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMult            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMultAcc            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatDiv            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMisc            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatSqrt            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAdd            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAddAcc            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAlu        75268      0.50%     44.68% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCmp            0      0.00%     44.68% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCvt            0      0.00%     44.68% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMisc            0      0.00%     44.68% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMult            0      0.00%     44.68% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMultAcc            0      0.00%     44.68% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShift            0      0.00%     44.68% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShiftAcc            0      0.00%     44.68% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSqrt            0      0.00%     44.68% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAdd      1069712      7.04%     51.71% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAlu            0      0.00%     51.71% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCmp            0      0.00%     51.71% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCvt            0      0.00%     51.71% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatDiv            0      0.00%     51.71% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMisc            0      0.00%     51.71% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMult      4019380     26.44%     78.15% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatSqrt            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAes            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAesMix            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash2            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash2            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma2            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma3            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemRead          141      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemWrite          135      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemRead      3315195     21.80%     99.96% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemWrite         6704      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.FU_type_0::No_OpClass        21438      0.00%      0.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntAlu    388129609     50.02%     50.02% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntMult           69      0.00%     50.02% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntDiv           63      0.00%     50.02% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatAdd           11      0.00%     50.02% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCmp            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCvt            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMult            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMultAcc            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatDiv            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMisc            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatSqrt            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAdd            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAddAcc            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAlu      2522900      0.33%     50.35% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCmp            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCvt           58      0.00%     50.35% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMisc          119      0.00%     50.35% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMult            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMultAcc            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShift            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSqrt            0      0.00%     50.35% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAdd    143569816     18.50%     68.85% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.85% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCmp      4974928      0.64%     69.49% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCvt            2      0.00%     69.49% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatDiv      3086104      0.40%     69.89% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.89% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMult     54330334      7.00%     76.89% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatSqrt            2      0.00%     76.89% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAes            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAesMix            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemRead     40492829      5.22%     82.11% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemWrite     18270984      2.35%     84.46% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemRead     85147868     10.97%     95.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemWrite     35410688      4.56%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::total    775957822                       # Type of FU issued
system.switch_cpus_12.iq.rate                0.225271                       # Inst issue rate
system.switch_cpus_12.iq.fu_busy_cnt         15204517                       # FU busy when requested
system.switch_cpus_12.iq.fu_busy_rate        0.019595                       # FU busy rate (busy events/executed inst)
system.switch_cpus_12.iq.int_inst_queue_reads   4231306731                       # Number of integer instruction queue reads
system.switch_cpus_12.iq.int_inst_queue_writes    391194705                       # Number of integer instruction queue writes
system.switch_cpus_12.iq.int_inst_queue_wakeup_accesses    389697112                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_12.iq.fp_inst_queue_reads    780331254                       # Number of floating instruction queue reads
system.switch_cpus_12.iq.fp_inst_queue_writes    387580920                       # Number of floating instruction queue writes
system.switch_cpus_12.iq.fp_inst_queue_wakeup_accesses    385563757                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_12.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_12.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_12.iq.int_alu_accesses    396732160                       # Number of integer alu accesses
system.switch_cpus_12.iq.fp_alu_accesses    394408741                       # Number of floating point alu accesses
system.switch_cpus_12.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.iew.lsq.thread0.forwLoads     35960910                       # Number of loads that had data forwarded from stores
system.switch_cpus_12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.squashedLoads       393616                       # Number of loads squashed
system.switch_cpus_12.iew.lsq.thread0.ignoredResponses          161                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_12.iew.lsq.thread0.memOrderViolation         2494                       # Number of memory ordering violations
system.switch_cpus_12.iew.lsq.thread0.squashedStores       123529                       # Number of stores squashed
system.switch_cpus_12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_12.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_12.iew.lsq.thread0.cacheBlocked       617782                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_12.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_12.iew.iewSquashCycles        85173                       # Number of cycles IEW is squashing
system.switch_cpus_12.iew.iewBlockCycles    827830410                       # Number of cycles IEW is blocking
system.switch_cpus_12.iew.iewUnblockCycles    916934609                       # Number of cycles IEW is unblocking
system.switch_cpus_12.iew.iewDispatchedInsts    776287206                       # Number of instructions dispatched to IQ
system.switch_cpus_12.iew.iewDispSquashedInsts         4881                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_12.iew.iewDispLoadInsts    125263468                       # Number of dispatched load instructions
system.switch_cpus_12.iew.iewDispStoreInsts     53731453                       # Number of dispatched store instructions
system.switch_cpus_12.iew.iewDispNonSpecInsts          418                       # Number of dispatched non-speculative instructions
system.switch_cpus_12.iew.iewIQFullEvents      4059450                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_12.iew.iewLSQFullEvents    910553979                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_12.iew.memOrderViolationEvents         2494                       # Number of memory order violations
system.switch_cpus_12.iew.predictedTakenIncorrect        26679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_12.iew.predictedNotTakenIncorrect        57123                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_12.iew.branchMispredicts        83802                       # Number of branch mispredicts detected at execute
system.switch_cpus_12.iew.iewExecutedInsts    775853308                       # Number of executed instructions
system.switch_cpus_12.iew.iewExecLoadInsts    125635069                       # Number of load instructions executed
system.switch_cpus_12.iew.iewExecSquashedInsts       104514                       # Number of squashed instructions skipped in execute
system.switch_cpus_12.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_12.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_12.iew.exec_refs         179314075                       # number of memory reference insts executed
system.switch_cpus_12.iew.exec_branches      58568747                       # Number of branches executed
system.switch_cpus_12.iew.exec_stores        53679006                       # Number of stores executed
system.switch_cpus_12.iew.exec_rate          0.225240                       # Inst execution rate
system.switch_cpus_12.iew.wb_sent           775263575                       # cumulative count of insts sent to commit
system.switch_cpus_12.iew.wb_count          775260869                       # cumulative count of insts written-back
system.switch_cpus_12.iew.wb_producers      572988727                       # num instructions producing a value
system.switch_cpus_12.iew.wb_consumers      976579790                       # num instructions consuming a value
system.switch_cpus_12.iew.wb_rate            0.225068                       # insts written-back per cycle
system.switch_cpus_12.iew.wb_fanout          0.586730                       # average fanout of values written-back
system.switch_cpus_12.commit.commitSquashedInsts      2495617                       # The number of squashed insts skipped by commit
system.switch_cpus_12.commit.commitNonSpecStalls          257                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_12.commit.branchMispredicts        83113                       # The number of times a branch was mispredicted
system.switch_cpus_12.commit.committed_per_cycle::samples   3444172718                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::mean     0.224670                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::stdev     1.068691                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::0   3206205456     93.09%     93.09% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::1     97013110      2.82%     95.91% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::2     23893013      0.69%     96.60% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::3     40269645      1.17%     97.77% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::4     10958179      0.32%     98.09% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::5     13241632      0.38%     98.47% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::6      9451810      0.27%     98.75% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::7      3677520      0.11%     98.85% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::8     39462353      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::total   3444172718                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committedInsts    499797812                       # Number of instructions committed
system.switch_cpus_12.commit.committedOps    773801271                       # Number of ops (including micro ops) committed
system.switch_cpus_12.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_12.commit.refs           178477776                       # Number of memory references committed
system.switch_cpus_12.commit.loads          124869852                       # Number of loads committed
system.switch_cpus_12.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_12.commit.branches        58446396                       # Number of branches committed
system.switch_cpus_12.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_12.commit.fp_insts       385069214                       # Number of committed floating point instructions.
system.switch_cpus_12.commit.int_insts      506176236                       # Number of committed integer instructions.
system.switch_cpus_12.commit.function_calls      2000964                       # Number of function calls committed.
system.switch_cpus_12.commit.op_class_0::No_OpClass        20167      0.00%      0.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntAlu    387043167     50.02%     50.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntMult           63      0.00%     50.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntDiv           42      0.00%     50.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatAdd            9      0.00%     50.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCmp            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCvt            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMult            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMultAcc            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatDiv            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMisc            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatSqrt            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAdd            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAddAcc            0      0.00%     50.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAlu      2522880      0.33%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCmp            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCvt           58      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMisc          107      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMult            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMultAcc            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShift            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShiftAcc            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSqrt            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAdd    143360314     18.53%     68.87% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAlu            0      0.00%     68.87% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCmp      4974922      0.64%     69.52% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCvt            2      0.00%     69.52% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatDiv      3079558      0.40%     69.91% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMisc            0      0.00%     69.91% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMult     54322204      7.02%     76.93% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatSqrt            2      0.00%     76.93% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAes            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAesMix            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma3            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemRead     40250269      5.20%     82.14% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemWrite     18227756      2.36%     84.49% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemRead     84619583     10.94%     95.43% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemWrite     35380168      4.57%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::total    773801271                       # Class of committed instruction
system.switch_cpus_12.commit.bw_lim_events     39462353                       # number cycles where commit BW limit reached
system.switch_cpus_12.rob.rob_reads        4181007253                       # The number of ROB reads
system.switch_cpus_12.rob.rob_writes       1552938434                       # The number of ROB writes
system.switch_cpus_12.timesIdled                  162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_12.idleCycles                42305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_12.committedInsts        499797812                       # Number of Instructions Simulated
system.switch_cpus_12.committedOps          773801271                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_12.cpi                    6.891906                       # CPI: Cycles Per Instruction
system.switch_cpus_12.cpi_total              6.891906                       # CPI: Total CPI of All Threads
system.switch_cpus_12.ipc                    0.145098                       # IPC: Instructions Per Cycle
system.switch_cpus_12.ipc_total              0.145098                       # IPC: Total IPC of All Threads
system.switch_cpus_12.int_regfile_reads     683331266                       # number of integer regfile reads
system.switch_cpus_12.int_regfile_writes    310304003                       # number of integer regfile writes
system.switch_cpus_12.fp_regfile_reads      772096590                       # number of floating regfile reads
system.switch_cpus_12.fp_regfile_writes     350155255                       # number of floating regfile writes
system.switch_cpus_12.cc_regfile_reads      295365124                       # number of cc regfile reads
system.switch_cpus_12.cc_regfile_writes     134695891                       # number of cc regfile writes
system.switch_cpus_12.misc_regfile_reads    304333453                       # number of misc regfile reads
system.switch_cpus_13.branchPred.lookups     58832163                       # Number of BP lookups
system.switch_cpus_13.branchPred.condPredicted     58832163                       # Number of conditional branches predicted
system.switch_cpus_13.branchPred.condIncorrect        83350                       # Number of conditional branches incorrect
system.switch_cpus_13.branchPred.BTBLookups     42193198                       # Number of BTB lookups
system.switch_cpus_13.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_13.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_13.branchPred.usedRAS      2002282                       # Number of times the RAS was used to get a target.
system.switch_cpus_13.branchPred.RASInCorrect          343                       # Number of incorrect RAS predictions.
system.switch_cpus_13.branchPred.indirectLookups     42193198                       # Number of indirect predictor lookups.
system.switch_cpus_13.branchPred.indirectHits     19933990                       # Number of indirect target hits.
system.switch_cpus_13.branchPred.indirectMisses     22259208                       # Number of indirect misses.
system.switch_cpus_13.branchPredindirectMispredicted         2303                       # Number of mispredicted indirect branches.
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses        125668656                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses         53702962                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses             113798                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses              84483                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses         47754620                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                300                       # TLB misses on write requests
system.switch_cpus_13.pwrStateResidencyTicks::OFF 919730184750                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles            3444559575                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.fetch.icacheStallCycles    143324792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_13.fetch.Insts           503357825                       # Number of instructions fetch has processed
system.switch_cpus_13.fetch.Branches         58832163                       # Number of branches that fetch encountered
system.switch_cpus_13.fetch.predictedBranches     21936272                       # Number of branches that fetch has predicted taken
system.switch_cpus_13.fetch.Cycles         3301102270                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_13.fetch.SquashCycles       171086                       # Number of cycles fetch has spent squashing
system.switch_cpus_13.fetch.MiscStallCycles          235                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_13.fetch.PendingTrapStallCycles         1719                       # Number of stall cycles due to pending traps
system.switch_cpus_13.fetch.IcacheWaitRetryStallCycles          266                       # Number of stall cycles due to full MSHR
system.switch_cpus_13.fetch.CacheLines       47754358                       # Number of cache lines fetched
system.switch_cpus_13.fetch.IcacheSquashes         4810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_13.fetch.rateDist::samples   3444514825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::mean     0.226250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::stdev     1.225725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::0    3313138436     96.19%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::1       9989573      0.29%     96.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::2       8171798      0.24%     96.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::3       6350674      0.18%     96.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::4       8382942      0.24%     97.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::5      14465276      0.42%     97.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::6      19741347      0.57%     98.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::7       4566531      0.13%     98.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::8      59708248      1.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::total   3444514825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.branchRate       0.017080                       # Number of branch fetches per cycle
system.switch_cpus_13.fetch.rate             0.146131                       # Number of inst fetches per cycle
system.switch_cpus_13.decode.IdleCycles      40383660                       # Number of cycles decode is idle
system.switch_cpus_13.decode.BlockedCycles   3268404924                       # Number of cycles decode is blocked
system.switch_cpus_13.decode.RunCycles       91373067                       # Number of cycles decode is running
system.switch_cpus_13.decode.UnblockCycles     44267618                       # Number of cycles decode is unblocking
system.switch_cpus_13.decode.SquashCycles        85543                       # Number of cycles decode is squashing
system.switch_cpus_13.decode.DecodedInsts    777212770                       # Number of instructions handled by decode
system.switch_cpus_13.rename.SquashCycles        85543                       # Number of cycles rename is squashing
system.switch_cpus_13.rename.IdleCycles      59774254                       # Number of cycles rename is idle
system.switch_cpus_13.rename.BlockCycles   1804639729                       # Number of cycles rename is blocking
system.switch_cpus_13.rename.serializeStallCycles        31087                       # count of cycles rename stalled for serializing inst
system.switch_cpus_13.rename.RunCycles      112956958                       # Number of cycles rename is running
system.switch_cpus_13.rename.UnblockCycles   1467027241                       # Number of cycles rename is unblocking
system.switch_cpus_13.rename.RenamedInsts    776915346                       # Number of instructions processed by rename
system.switch_cpus_13.rename.ROBFullEvents       524984                       # Number of times rename has blocked due to ROB full
system.switch_cpus_13.rename.IQFullEvents     34918167                       # Number of times rename has blocked due to IQ full
system.switch_cpus_13.rename.LQFullEvents     29488640                       # Number of times rename has blocked due to LQ full
system.switch_cpus_13.rename.SQFullEvents   1394999300                       # Number of times rename has blocked due to SQ full
system.switch_cpus_13.rename.RenamedOperands    796880962                       # Number of destination operands rename has renamed
system.switch_cpus_13.rename.RenameLookups   2058210248                       # Number of register rename lookups that rename has made
system.switch_cpus_13.rename.int_rename_lookups    683521244                       # Number of integer rename lookups
system.switch_cpus_13.rename.fp_rename_lookups    774408999                       # Number of floating rename lookups
system.switch_cpus_13.rename.CommittedMaps    793821889                       # Number of HB maps that are committed
system.switch_cpus_13.rename.UndoneMaps       3059033                       # Number of HB maps that are undone due to squashing
system.switch_cpus_13.rename.serializingInsts          272                       # count of serializing insts renamed
system.switch_cpus_13.rename.tempSerializingInsts          278                       # count of temporary serializing insts renamed
system.switch_cpus_13.rename.skidInsts      222469806                       # count of insts added to the skid buffer
system.switch_cpus_13.memDep0.insertedLoads    125305548                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.insertedStores     53756232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.conflictingLoads     18816299                       # Number of conflicting loads.
system.switch_cpus_13.memDep0.conflictingStores      4837563                       # Number of conflicting stores.
system.switch_cpus_13.iq.iqInstsAdded       776528012                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_13.iq.iqNonSpecInstsAdded          644                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_13.iq.iqInstsIssued      776195967                       # Number of instructions issued
system.switch_cpus_13.iq.iqSquashedInstsIssued          821                       # Number of squashed instructions issued
system.switch_cpus_13.iq.iqSquashedInstsExamined      2482007                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_13.iq.iqSquashedOperandsExamined      3006717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_13.iq.iqSquashedNonSpecRemoved          387                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_13.iq.issued_per_cycle::samples   3444514825                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::mean     0.225343                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::stdev     0.903042                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::0   3168541815     91.99%     91.99% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::1     83860813      2.43%     94.42% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::2     57530206      1.67%     96.09% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::3     43004586      1.25%     97.34% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::4     41600843      1.21%     98.55% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::5     24729872      0.72%     99.27% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::6     19834961      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::7      4095346      0.12%     99.96% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::8      1316383      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::total   3444514825                       # Number of insts issued each cycle
system.switch_cpus_13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntAlu      6717900     45.54%     45.54% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntMult            0      0.00%     45.54% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntDiv            0      0.00%     45.54% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatAdd            0      0.00%     45.54% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCmp            0      0.00%     45.54% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCvt            0      0.00%     45.54% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMult            0      0.00%     45.54% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMultAcc            0      0.00%     45.54% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatDiv            0      0.00%     45.54% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMisc            0      0.00%     45.54% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatSqrt            0      0.00%     45.54% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAdd            0      0.00%     45.54% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAddAcc            0      0.00%     45.54% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAlu        72933      0.49%     46.03% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCmp            0      0.00%     46.03% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCvt            0      0.00%     46.03% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMisc            0      0.00%     46.03% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMult            0      0.00%     46.03% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMultAcc            0      0.00%     46.03% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShift            0      0.00%     46.03% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShiftAcc            0      0.00%     46.03% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSqrt            0      0.00%     46.03% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAdd       971523      6.59%     52.62% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAlu            0      0.00%     52.62% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCmp            0      0.00%     52.62% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCvt            0      0.00%     52.62% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatDiv            0      0.00%     52.62% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMisc            0      0.00%     52.62% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMult      3671983     24.89%     77.51% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatSqrt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAes            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAesMix            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash2            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash2            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma2            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma3            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemRead          174      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemWrite          111      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemRead      3311331     22.45%     99.96% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemWrite         6343      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.FU_type_0::No_OpClass        21327      0.00%      0.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntAlu    388193085     50.01%     50.01% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntMult           72      0.00%     50.02% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntDiv           62      0.00%     50.02% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatAdd           10      0.00%     50.02% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCmp            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCvt            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMult            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMultAcc            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatDiv            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMisc            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatSqrt            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAdd            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAddAcc            0      0.00%     50.02% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAlu      2525104      0.33%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCmp            0      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCvt           58      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMisc          114      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMult            0      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMultAcc            0      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShift            0      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSqrt            0      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAdd    143640088     18.51%     68.85% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.85% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCmp      4974924      0.64%     69.49% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCvt            4      0.00%     69.49% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatDiv      3087867      0.40%     69.88% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.88% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMult     54372865      7.01%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatSqrt            4      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAes            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAesMix            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemRead     40493822      5.22%     82.11% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemWrite     18271362      2.35%     84.46% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemRead     85180638     10.97%     95.43% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemWrite     35434561      4.57%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::total    776195967                       # Type of FU issued
system.switch_cpus_13.iq.rate                0.225340                       # Inst issue rate
system.switch_cpus_13.iq.fu_busy_cnt         14752298                       # FU busy when requested
system.switch_cpus_13.iq.fu_busy_rate        0.019006                       # FU busy rate (busy events/executed inst)
system.switch_cpus_13.iq.int_inst_queue_reads   4231358221                       # Number of integer instruction queue reads
system.switch_cpus_13.iq.int_inst_queue_writes    391231278                       # Number of integer instruction queue writes
system.switch_cpus_13.iq.int_inst_queue_wakeup_accesses    389721250                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_13.iq.fp_inst_queue_reads    780301655                       # Number of floating instruction queue reads
system.switch_cpus_13.iq.fp_inst_queue_writes    387781870                       # Number of floating instruction queue writes
system.switch_cpus_13.iq.fp_inst_queue_wakeup_accesses    385783004                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_13.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_13.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_13.iq.int_alu_accesses    396759072                       # Number of integer alu accesses
system.switch_cpus_13.iq.fp_alu_accesses    394167866                       # Number of floating point alu accesses
system.switch_cpus_13.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.iew.lsq.thread0.forwLoads     35984527                       # Number of loads that had data forwarded from stores
system.switch_cpus_13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.squashedLoads       393514                       # Number of loads squashed
system.switch_cpus_13.iew.lsq.thread0.ignoredResponses          172                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_13.iew.lsq.thread0.memOrderViolation         2496                       # Number of memory ordering violations
system.switch_cpus_13.iew.lsq.thread0.squashedStores       125033                       # Number of stores squashed
system.switch_cpus_13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_13.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_13.iew.lsq.thread0.cacheBlocked       607598                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_13.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_13.iew.iewSquashCycles        85543                       # Number of cycles IEW is squashing
system.switch_cpus_13.iew.iewBlockCycles    821452000                       # Number of cycles IEW is blocking
system.switch_cpus_13.iew.iewUnblockCycles    923035639                       # Number of cycles IEW is unblocking
system.switch_cpus_13.iew.iewDispatchedInsts    776528656                       # Number of instructions dispatched to IQ
system.switch_cpus_13.iew.iewDispSquashedInsts         5117                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_13.iew.iewDispLoadInsts    125305548                       # Number of dispatched load instructions
system.switch_cpus_13.iew.iewDispStoreInsts     53756232                       # Number of dispatched store instructions
system.switch_cpus_13.iew.iewDispNonSpecInsts          397                       # Number of dispatched non-speculative instructions
system.switch_cpus_13.iew.iewIQFullEvents      4046864                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_13.iew.iewLSQFullEvents    916641213                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_13.iew.memOrderViolationEvents         2496                       # Number of memory order violations
system.switch_cpus_13.iew.predictedTakenIncorrect        27054                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_13.iew.predictedNotTakenIncorrect        57299                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_13.iew.branchMispredicts        84353                       # Number of branch mispredicts detected at execute
system.switch_cpus_13.iew.iewExecutedInsts    776088686                       # Number of executed instructions
system.switch_cpus_13.iew.iewExecLoadInsts    125668629                       # Number of load instructions executed
system.switch_cpus_13.iew.iewExecSquashedInsts       107279                       # Number of squashed instructions skipped in execute
system.switch_cpus_13.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_13.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_13.iew.exec_refs         179371589                       # number of memory reference insts executed
system.switch_cpus_13.iew.exec_branches      58571169                       # Number of branches executed
system.switch_cpus_13.iew.exec_stores        53702960                       # Number of stores executed
system.switch_cpus_13.iew.exec_rate          0.225309                       # Inst execution rate
system.switch_cpus_13.iew.wb_sent           775506946                       # cumulative count of insts sent to commit
system.switch_cpus_13.iew.wb_count          775504254                       # cumulative count of insts written-back
system.switch_cpus_13.iew.wb_producers      572782944                       # num instructions producing a value
system.switch_cpus_13.iew.wb_consumers      975671022                       # num instructions consuming a value
system.switch_cpus_13.iew.wb_rate            0.225139                       # insts written-back per cycle
system.switch_cpus_13.iew.wb_fanout          0.587066                       # average fanout of values written-back
system.switch_cpus_13.commit.commitSquashedInsts      2491177                       # The number of squashed insts skipped by commit
system.switch_cpus_13.commit.commitNonSpecStalls          257                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_13.commit.branchMispredicts        83485                       # The number of times a branch was mispredicted
system.switch_cpus_13.commit.committed_per_cycle::samples   3444170646                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::mean     0.224741                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::stdev     1.067711                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::0   3205723096     93.08%     93.08% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::1     97170634      2.82%     95.90% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::2     24063631      0.70%     96.60% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::3     40375394      1.17%     97.77% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::4     11057003      0.32%     98.09% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::5     13410365      0.39%     98.48% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::6      9485340      0.28%     98.75% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::7      3650803      0.11%     98.86% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::8     39234380      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::total   3444170646                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committedInsts    500000006                       # Number of instructions committed
system.switch_cpus_13.commit.committedOps    774046616                       # Number of ops (including micro ops) committed
system.switch_cpus_13.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_13.commit.refs           178543224                       # Number of memory references committed
system.switch_cpus_13.commit.loads          124912026                       # Number of loads committed
system.switch_cpus_13.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_13.commit.branches        58449020                       # Number of branches committed
system.switch_cpus_13.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_13.commit.fp_insts       385292258                       # Number of committed floating point instructions.
system.switch_cpus_13.commit.int_insts      506263223                       # Number of committed integer instructions.
system.switch_cpus_13.commit.function_calls      2000964                       # Number of function calls committed.
system.switch_cpus_13.commit.op_class_0::No_OpClass        20167      0.00%      0.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntAlu    387103204     50.01%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntMult           63      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntDiv           42      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatAdd            9      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCmp            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCvt            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMult            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMultAcc            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatDiv            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMisc            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatSqrt            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAdd            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAddAcc            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAlu      2525080      0.33%     50.34% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCvt           58      0.00%     50.34% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMisc          107      0.00%     50.34% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMult            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMultAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShift            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShiftAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSqrt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAdd    143433451     18.53%     68.87% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAlu            0      0.00%     68.87% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCmp      4974922      0.64%     69.51% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCvt            2      0.00%     69.51% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatDiv      3081208      0.40%     69.91% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMisc            0      0.00%     69.91% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMult     54365077      7.02%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatSqrt            2      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAes            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAesMix            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma3            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemRead     40251031      5.20%     82.13% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemWrite     18227756      2.35%     84.49% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemRead     84660995     10.94%     95.43% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemWrite     35403442      4.57%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::total    774046616                       # Class of committed instruction
system.switch_cpus_13.commit.bw_lim_events     39234380                       # number cycles where commit BW limit reached
system.switch_cpus_13.rob.rob_reads        4181474059                       # The number of ROB reads
system.switch_cpus_13.rob.rob_writes       1553419921                       # The number of ROB writes
system.switch_cpus_13.timesIdled                  160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_13.idleCycles                44750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_13.committedInsts        500000006                       # Number of Instructions Simulated
system.switch_cpus_13.committedOps          774046616                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_13.cpi                    6.889119                       # CPI: Cycles Per Instruction
system.switch_cpus_13.cpi_total              6.889119                       # CPI: Total CPI of All Threads
system.switch_cpus_13.ipc                    0.145156                       # IPC: Instructions Per Cycle
system.switch_cpus_13.ipc_total              0.145156                       # IPC: Total IPC of All Threads
system.switch_cpus_13.int_regfile_reads     683463457                       # number of integer regfile reads
system.switch_cpus_13.int_regfile_writes    310325522                       # number of integer regfile writes
system.switch_cpus_13.fp_regfile_reads      772544403                       # number of floating regfile reads
system.switch_cpus_13.fp_regfile_writes     350350735                       # number of floating regfile writes
system.switch_cpus_13.cc_regfile_reads      295376249                       # number of cc regfile reads
system.switch_cpus_13.cc_regfile_writes     134705185                       # number of cc regfile writes
system.switch_cpus_13.misc_regfile_reads    304401157                       # number of misc regfile reads
system.tol3bus.snoop_filter.tot_requests     85396264                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     42698074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           2466                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         2466                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 919730184750                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp          21101166                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty     45015560                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        40380187                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq         21597056                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp        21597053                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq     21101166                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side     32009775                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side     32015407                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side     32022848                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side     32046460                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total             128094490                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side   1042541568                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side   1042758400                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side   1043034496                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side   1043903744                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total             4172238208                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        42697712                       # Total snoops (count)
system.tol3bus.snoopTraffic                1441443648                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         85395941                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000029                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.005374                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               85393475    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   2466      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           85395941                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        32595567500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        8002453249                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy        8003862996                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy        8005724749                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             0.9                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy        8011626500                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
