.. 
   Input file: fe/ips/apb/apb_gpio/docs/APB_GPIO_reference.md

Register map
^^^^^^^^^^^^


Overview
""""""""

.. table:: 

    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |                    Name                    |Offset|Width|                            Description                             |
    +============================================+======+=====+====================================================================+
    |:ref:`PADDIR_00_31<gpio_PADDIR_00_31>`      |     0|   32|GPIO pad direction configuration register for GPIOs 0 to 31.        |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`GPIOEN_00_31<gpio_GPIOEN_00_31>`      |     4|   32|GPIO enable register for GPIOs 0 to 31.                             |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADIN_00_31<gpio_PADIN_00_31>`        |     8|   32|GPIO pad input value register for GPIOs 0 to 31.                    |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUT_00_31<gpio_PADOUT_00_31>`      |    12|   32|GPIO pad output value register for GPIOs 0 to 31.                   |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUTSET_00_31<gpio_PADOUTSET_00_31>`|    16|   32|GPIO pad output set register for GPIOs 0 to 31.                     |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUTCLR_00_31<gpio_PADOUTCLR_00_31>`|    20|   32|GPIO pad output clear register for GPIOs 0 to 31.                   |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTEN_00_31<gpio_INTEN_00_31>`        |    24|   32|GPIO pad interrupt enable configuration register for GPIOs 0 to 31. |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTTYPE_00_15<gpio_INTTYPE_00_15>`    |    28|   32|GPIO pad interrupt type for GPIOs 0 to 15.                          |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTTYPE_16_31<gpio_INTTYPE_16_31>`    |    32|   32|GPIO pad interrupt type for GPIOs 16 to 31.                         |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTSTATUS_00_31<gpio_INTSTATUS_00_31>`|    36|   32|GPIO pad interrupt status register for GPIOs 0 to 31.               |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADDIR_32_63<gpio_PADDIR_32_63>`      |    72|   32|GPIO pad direction configuration register for GPIOs 32 to 63.       |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`GPIOEN_32_63<gpio_GPIOEN_32_63>`      |    76|   32|GPIO enable register for GPIOs 32 to 63.                            |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADIN_32_63<gpio_PADIN_32_63>`        |    80|   32|GPIO pad input value register for GPIOs 32 to 63.                   |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUT_32_63<gpio_PADOUT_32_63>`      |    84|   32|GPIO pad output value register for GPIOs 32 to 63.                  |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUTSET_32_63<gpio_PADOUTSET_32_63>`|    88|   32|GPIO pad output set register for GPIOs 32 to 63.                    |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUTCLR_32_63<gpio_PADOUTCLR_32_63>`|    92|   32|GPIO pad output clear register for GPIOs 32 to 63.                  |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTEN_32_63<gpio_INTEN_32_63>`        |    96|   32|GPIO pad interrupt enable configuration register for GPIOs 32 to 63.|
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTTYPE_32_47<gpio_INTTYPE_32_47>`    |   100|   32|GPIO pad interrupt type for GPIOs 32 to 47.                         |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTTYPE_48_63<gpio_INTTYPE_48_63>`    |   104|   32|GPIO pad interrupt type for GPIOs 48 to 63.                         |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTSTATUS_32_63<gpio_INTSTATUS_32_63>`|   108|   32|GPIO pad interrupt status register for GPIOs 32 to 63.              |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADDIR_64_89<gpio_PADDIR_64_89>`      |   144|   32|GPIO pad direction configuration register for GPIO 64 to 89.        |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`GPIOEN_64_89<gpio_GPIOEN_64_89>`      |   148|   32|GPIO enable register for GPIO 64 to 89.                             |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADIN_64_89<gpio_PADIN_64_89>`        |   152|   32|GPIO pad input value register for GPIO 64 to 89.                    |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUT_64_89<gpio_PADOUT_64_89>`      |   156|   32|GPIO pad output value register for GPIO 64 to 89.                   |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUTSET_64_89<gpio_PADOUTSET_64_89>`|   160|   32|GPIO pad output set register for GPIO 64 to 89.                     |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`PADOUTCLR_64_89<gpio_PADOUTCLR_64_89>`|   164|   32|GPIO pad output clear register for GPIO 64 to 89.                   |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTEN_64_89<gpio_INTEN_64_89>`        |   168|   32|GPIO pad interrupt enable configuration register for GPIO 64 to 89. |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTTYPE_64_79<gpio_INTTYPE_64_79>`    |   172|   32|GPIO pad interrupt type for GPIO 64 to 79.                          |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTTYPE_80_89<gpio_INTTYPE_80_89>`    |   176|   32|GPIO pad interrupt type for GPIO 80 to 89.                          |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+
    |:ref:`INTSTATUS_64_89<gpio_INTSTATUS_64_89>`|   180|   32|GPIO pad interrupt status register for GPIO 64 to 89.               |
    +--------------------------------------------+------+-----+--------------------------------------------------------------------+

.. _gpio_PADDIR_00_31:

PADDIR_00_31
""""""""""""

GPIO pad direction configuration register for GPIOs 0 to 31.

.. table:: 

    +-----+---+------+------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                 Description                                  |
    +=====+===+======+==============================================================================+
    |31:0 |R/W|PADDIR|GPIO direction: bit i=0: GPIO i in input mode; bit i=1: GPIO i in output mode.|
    +-----+---+------+------------------------------------------------------------------------------+

.. _gpio_GPIOEN_00_31:

GPIOEN_00_31
""""""""""""

GPIO enable register for GPIOs 0 to 31.

.. table:: 

    +-----+---+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                                                                                                      Description                                                                                                                      |
    +=====+===+======+=======================================================================================================================================================================================================================================================+
    |31:0 |R/W|GPIOEN|GPIO clock enable: bit i=0: disable clock for GPIO i; bit i=1: enable clock for GPIO i. GPIOs are grouped by 4, the clock gating of one group is done only if all 4 GPIOs' clocks are disable. Clock must be enabled for a GPIO to be used as an input.|
    +-----+---+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_PADIN_00_31:

PADIN_00_31
"""""""""""

GPIO pad input value register for GPIOs 0 to 31.

.. table:: 

    +-----+---+-----+-----------------------------------------------------------+
    |Bit #|R/W|Name |                        Description                        |
    +=====+===+=====+===========================================================+
    |31:0 |R  |PADIN|GPIO input data: bit i corresponds to input data of GPIO i.|
    +-----+---+-----+-----------------------------------------------------------+

.. _gpio_PADOUT_00_31:

PADOUT_00_31
""""""""""""

GPIO pad output value register for GPIOs 0 to 31.

.. table:: 

    +-----+---+------+------------------------------------------------------------+
    |Bit #|R/W| Name |                        Description                         |
    +=====+===+======+============================================================+
    |31:0 |R/W|PADOUT|GPIO output data: bit i corresponds to input data of GPIO i.|
    +-----+---+------+------------------------------------------------------------+

.. _gpio_PADOUTSET_00_31:

PADOUTSET_00_31
"""""""""""""""

GPIO pad output set register for GPIOs 0 to 31.

.. table:: 

    +-----+---+---------+---------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                             Description                             |
    +=====+===+=========+=====================================================================+
    |31:0 |W  |PADOUTSET|GPIO output set bitfield: writing 1 to bit i sets GPIO i output to 1.|
    +-----+---+---------+---------------------------------------------------------------------+

.. _gpio_PADOUTCLR_00_31:

PADOUTCLR_00_31
"""""""""""""""

GPIO pad output clear register for GPIOs 0 to 31.

.. table:: 

    +-----+---+---------+---------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                             Description                             |
    +=====+===+=========+=====================================================================+
    |31:0 |W  |PADOUTCLR|GPIO output set bitfield: writing 1 to bit i sets GPIO i output to 0.|
    +-----+---+---------+---------------------------------------------------------------------+

.. _gpio_INTEN_00_31:

INTEN_00_31
"""""""""""

GPIO pad interrupt enable configuration register for GPIOs 0 to 31.

.. table:: 

    +-----+---+-----+---------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                            Description                                            |
    +=====+===+=====+===================================================================================================+
    |31:0 |R/W|INTEN|GPIO interrupt enable: bit i=0: disable interrupt for GPIO i; bit i=1: enable interrupt for GPIO i.|
    +-----+---+-----+---------------------------------------------------------------------------------------------------+

.. _gpio_INTTYPE_00_15:

INTTYPE_00_15
"""""""""""""

GPIO pad interrupt type for GPIOs 0 to 15.

.. table:: 

    +-----+---+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |                                                                                                       Description                                                                                                        |
    +=====+===+=======+==========================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|GPIO interrupt type (2 bits per GPIO): for GPIO i, type is defined by bits (2xi+1, 2xi). If b00: interrupt on falling edge; if b01: interrupt on rising edge; if b10: interrupt on rising and falling edge; b11: Reserved.|
    +-----+---+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTTYPE_16_31:

INTTYPE_16_31
"""""""""""""

GPIO pad interrupt type for GPIOs 16 to 31.

.. table:: 

    +-----+---+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |                                                                                                          Description                                                                                                          |
    +=====+===+=======+===============================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|GPIO interrupt type (2 bits per GPIO): for GPIO (16+i), type is defined by bits (2xi+1, 2xi). If b00: interrupt on falling edge; if b01: interrupt on rising edge; if b10: interrupt on rising and falling edge; b11: Reserved.|
    +-----+---+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTSTATUS_00_31:

INTSTATUS_00_31
"""""""""""""""

GPIO pad interrupt status register for GPIOs 0 to 31.

.. table:: 

    +-----+---+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                            Description                                                                            |
    +=====+===+=========+===================================================================================================================================================================+
    |31:0 |R  |INTSTATUS|GPIO interrupt status flag. When read, bit i=1 signals that an interrupt has been received on GPIO i. Reading INTSTATUS clears its value and clears interrupt line.|
    +-----+---+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_PADDIR_32_63:

PADDIR_32_63
""""""""""""

GPIO pad direction configuration register for GPIOs 32 to 63.

.. table:: 

    +-----+---+------+----------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                      Description                                       |
    +=====+===+======+========================================================================================+
    |31:0 |R/W|PADDIR|GPIO direction: bit i=0: GPIO (32+i) in input mode; bit i=1: GPIO (32+i) in output mode.|
    +-----+---+------+----------------------------------------------------------------------------------------+

.. _gpio_GPIOEN_32_63:

GPIOEN_32_63
""""""""""""

GPIO enable register for GPIOs 32 to 63.

.. table:: 

    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                                                                                                           Description                                                                                                                           |
    +=====+===+======+=================================================================================================================================================================================================================================================================+
    |31:0 |R/W|GPIOEN|GPIO clock enable: bit i=0: disable clock for GPIO (32+i); bit i=1: enable clock for GPIO (32+i). GPIOs are grouped by 4, the clock gating of one group is done only if all 4 GPIOs' clocks are disable. Clock must be enabled for a GPIO to be used as an input.|
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_PADIN_32_63:

PADIN_32_63
"""""""""""

GPIO pad input value register for GPIOs 32 to 63.

.. table:: 

    +-----+---+-----+----------------------------------------------------------------+
    |Bit #|R/W|Name |                          Description                           |
    +=====+===+=====+================================================================+
    |31:0 |R  |PADIN|GPIO input data: bit i corresponds to input data of GPIO (32+i).|
    +-----+---+-----+----------------------------------------------------------------+

.. _gpio_PADOUT_32_63:

PADOUT_32_63
""""""""""""

GPIO pad output value register for GPIOs 32 to 63.

.. table:: 

    +-----+---+------+-----------------------------------------------------------------+
    |Bit #|R/W| Name |                           Description                           |
    +=====+===+======+=================================================================+
    |31:0 |R/W|PADOUT|GPIO output data: bit i corresponds to input data of GPIO (32+i).|
    +-----+---+------+-----------------------------------------------------------------+

.. _gpio_PADOUTSET_32_63:

PADOUTSET_32_63
"""""""""""""""

GPIO pad output set register for GPIOs 32 to 63.

.. table:: 

    +-----+---+---------+--------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                               Description                                |
    +=====+===+=========+==========================================================================+
    |31:0 |W  |PADOUTSET|GPIO output set bitfield: writing 1 to bit i sets GPIO (32+i) output to 1.|
    +-----+---+---------+--------------------------------------------------------------------------+

.. _gpio_PADOUTCLR_32_63:

PADOUTCLR_32_63
"""""""""""""""

GPIO pad output clear register for GPIOs 32 to 63.

.. table:: 

    +-----+---+---------+--------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                               Description                                |
    +=====+===+=========+==========================================================================+
    |31:0 |W  |PADOUTCLR|GPIO output set bitfield: writing 1 to bit i sets GPIO (32+i) output to 0.|
    +-----+---+---------+--------------------------------------------------------------------------+

.. _gpio_INTEN_32_63:

INTEN_32_63
"""""""""""

GPIO pad interrupt enable configuration register for GPIOs 32 to 63.

.. table:: 

    +-----+---+-----+-------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                                 Description                                                 |
    +=====+===+=====+=============================================================================================================+
    |31:0 |R/W|INTEN|GPIO interrupt enable: bit i=0: disable interrupt for GPIO (32+i); bit i=1: enable interrupt for GPIO (32+i).|
    +-----+---+-----+-------------------------------------------------------------------------------------------------------------+

.. _gpio_INTTYPE_32_47:

INTTYPE_32_47
"""""""""""""

GPIO pad interrupt type for GPIOs 32 to 47.

.. table:: 

    +-----+---+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |                                                                                                          Description                                                                                                          |
    +=====+===+=======+===============================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|GPIO interrupt type (2 bits per GPIO): for GPIO (32+i), type is defined by bits (2xi+1, 2xi). If b00: interrupt on falling edge; if b01: interrupt on rising edge; if b10: interrupt on rising and falling edge; b11: Reserved.|
    +-----+---+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTTYPE_48_63:

INTTYPE_48_63
"""""""""""""

GPIO pad interrupt type for GPIOs 48 to 63.

.. table:: 

    +-----+---+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |                                                                                                          Description                                                                                                          |
    +=====+===+=======+===============================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|GPIO interrupt type (2 bits per GPIO): for GPIO (48+i), type is defined by bits (2xi+1, 2xi). If b00: interrupt on falling edge; if b01: interrupt on rising edge; if b10: interrupt on rising and falling edge; b11: Reserved.|
    +-----+---+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTSTATUS_32_63:

INTSTATUS_32_63
"""""""""""""""

GPIO pad interrupt status register for GPIOs 32 to 63.

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                              Description                                                                               |
    +=====+===+=========+========================================================================================================================================================================+
    |31:0 |R  |INTSTATUS|GPIO interrupt status flag. When read, bit i=1 signals that an interrupt has been received on GPIO (32+i). Reading INTSTATUS clears its value and clears interrupt line.|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_PADDIR_64_89:

PADDIR_64_89
""""""""""""

GPIO pad direction configuration register for GPIO 64 to 89.

.. table:: 

    +-----+---+------+----------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                      Description                                       |
    +=====+===+======+========================================================================================+
    |25:0 |R/W|PADDIR|GPIO direction: bit i=0: GPIO (64+i) in input mode; bit i=1: GPIO (64+i) in output mode.|
    +-----+---+------+----------------------------------------------------------------------------------------+

.. _gpio_GPIOEN_64_89:

GPIOEN_64_89
""""""""""""

GPIO enable register for GPIO 64 to 89.

.. table:: 

    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                                                                                                           Description                                                                                                                           |
    +=====+===+======+=================================================================================================================================================================================================================================================================+
    |25:0 |R/W|GPIOEN|GPIO clock enable: bit i=0: disable clock for GPIO (64+i); bit i=1: enable clock for GPIO (64+i). GPIOs are grouped by 4, the clock gating of one group is done only if all 4 GPIOs' clocks are disable. Clock must be enabled for a GPIO to be used as an input.|
    +-----+---+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_PADIN_64_89:

PADIN_64_89
"""""""""""

GPIO pad input value register for GPIO 64 to 89.

.. table:: 

    +-----+---+-----+----------------------------------------------------------------+
    |Bit #|R/W|Name |                          Description                           |
    +=====+===+=====+================================================================+
    |25:0 |R  |PADIN|GPIO input data: bit i corresponds to input data of GPIO (64+i).|
    +-----+---+-----+----------------------------------------------------------------+

.. _gpio_PADOUT_64_89:

PADOUT_64_89
""""""""""""

GPIO pad output value register for GPIO 64 to 89.

.. table:: 

    +-----+---+------+-----------------------------------------------------------------+
    |Bit #|R/W| Name |                           Description                           |
    +=====+===+======+=================================================================+
    |25:0 |R/W|PADOUT|GPIO output data: bit i corresponds to input data of GPIO (64+i).|
    +-----+---+------+-----------------------------------------------------------------+

.. _gpio_PADOUTSET_64_89:

PADOUTSET_64_89
"""""""""""""""

GPIO pad output set register for GPIO 64 to 89.

.. table:: 

    +-----+---+---------+--------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                               Description                                |
    +=====+===+=========+==========================================================================+
    |25:0 |W  |PADOUTSET|GPIO output set bitfield: writing 1 to bit i sets GPIO (64+i) output to 1.|
    +-----+---+---------+--------------------------------------------------------------------------+

.. _gpio_PADOUTCLR_64_89:

PADOUTCLR_64_89
"""""""""""""""

GPIO pad output clear register for GPIO 64 to 89.

.. table:: 

    +-----+---+---------+--------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                               Description                                |
    +=====+===+=========+==========================================================================+
    |25:0 |W  |PADOUTCLR|GPIO output set bitfield: writing 1 to bit i sets GPIO (64+i) output to 0.|
    +-----+---+---------+--------------------------------------------------------------------------+

.. _gpio_INTEN_64_89:

INTEN_64_89
"""""""""""

GPIO pad interrupt enable configuration register for GPIO 64 to 89.

.. table:: 

    +-----+---+-----+-------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name |                                                 Description                                                 |
    +=====+===+=====+=============================================================================================================+
    |25:0 |R/W|INTEN|GPIO interrupt enable: bit i=0: disable interrupt for GPIO (64+i); bit i=1: enable interrupt for GPIO (64+i).|
    +-----+---+-----+-------------------------------------------------------------------------------------------------------------+

.. _gpio_INTTYPE_64_79:

INTTYPE_64_79
"""""""""""""

GPIO pad interrupt type for GPIO 64 to 79.

.. table:: 

    +-----+---+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |                                                                                                          Description                                                                                                          |
    +=====+===+=======+===============================================================================================================================================================================================================================+
    |31:0 |R/W|INTTYPE|GPIO interrupt type (2 bits per GPIO): for GPIO (64+i), type is defined by bits (2xi+1, 2xi). If b00: interrupt on falling edge; if b01: interrupt on rising edge; if b10: interrupt on rising and falling edge; b11: Reserved.|
    +-----+---+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTTYPE_80_89:

INTTYPE_80_89
"""""""""""""

GPIO pad interrupt type for GPIO 80 to 89.

.. table:: 

    +-----+---+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |                                                                                                          Description                                                                                                          |
    +=====+===+=======+===============================================================================================================================================================================================================================+
    |19:0 |R/W|INTTYPE|GPIO interrupt type (2 bits per GPIO): for GPIO (80+i), type is defined by bits (2xi+1, 2xi). If b00: interrupt on falling edge; if b01: interrupt on rising edge; if b10: interrupt on rising and falling edge; b11: Reserved.|
    +-----+---+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _gpio_INTSTATUS_64_89:

INTSTATUS_64_89
"""""""""""""""

GPIO pad interrupt status register for GPIO 64 to 89.

.. table:: 

    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |                                                                              Description                                                                               |
    +=====+===+=========+========================================================================================================================================================================+
    |25:0 |R  |INTSTATUS|GPIO interrupt status flag. When read, bit i=1 signals that an interrupt has been received on GPIO (64+i). Reading INTSTATUS clears its value and clears interrupt line.|
    +-----+---+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
