
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116756                       # Number of seconds simulated
sim_ticks                                116755616565                       # Number of ticks simulated
final_tick                               1169424634630                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72811                       # Simulator instruction rate (inst/s)
host_op_rate                                    91860                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3873931                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899312                       # Number of bytes of host memory used
host_seconds                                 30138.79                       # Real time elapsed on the host
sim_insts                                  2194435417                       # Number of instructions simulated
sim_ops                                    2768552885                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1403136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       494080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1900544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1039104                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1039104                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10962                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3860                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14848                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8118                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8118                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12017717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4231745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                16277966                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14252                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14252                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28504                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8899820                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8899820                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8899820                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12017717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4231745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               25177787                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140162806                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23426485                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18982211                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2029998                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9406347                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8993919                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504592                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90105                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102174611                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128931847                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23426485                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11498511                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28170134                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6592686                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2818059                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11923899                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1639715                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137679585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.143455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.557361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109509451     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2648229      1.92%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2021117      1.47%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4961088      3.60%     86.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1117350      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601521      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1212448      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762035      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13846346     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137679585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167138                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.919872                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100984949                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4371905                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27737783                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110069                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4474877                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4044755                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41910                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155544250                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        79622                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4474877                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101838058                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1211280                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1735240                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26985631                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1434497                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153949105                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        15696                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        266055                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       600373                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       139239                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216270052                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717034367                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717034367                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45574542                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        38268                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21732                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4956985                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14855960                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7254045                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       124268                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1610109                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151216311                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38254                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140449644                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       187969                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27642558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59833514                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5186                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137679585                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.020120                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.566203                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78877649     57.29%     57.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24694341     17.94%     75.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11544802      8.39%     83.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8468401      6.15%     89.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7535509      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2990662      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960873      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458872      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148476      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137679585                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564165     68.61%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        115211     14.01%     82.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142921     17.38%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117878787     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111369      1.50%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13259048      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7183906      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140449644                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.002046                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             822297                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005855                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419589139                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178897561                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136917736                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141271941                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344714                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3621992                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1052                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          438                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228272                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4474877                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         766557                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        90833                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151254565                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14855960                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7254045                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21720                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79477                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          438                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1103942                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1158473                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2262415                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137919799                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12742090                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2529845                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19924237                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19588826                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7182147                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.983997                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137096899                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136917736                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82115676                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227510881                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.976848                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360931                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28446377                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033728                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133204708                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.921960                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82829461     62.18%     62.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23566932     17.69%     79.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10387646      7.80%     87.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5446114      4.09%     91.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4337725      3.26%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1560852      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322277      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989561      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2764140      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133204708                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2764140                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281696380                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306986737                       # The number of ROB writes
system.switch_cpus0.timesIdled                  66864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2483221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.401628                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.401628                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.713456                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.713456                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621903609                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190699580                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145508223                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140162806                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21909904                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18060406                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1949507                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8894321                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8395141                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2296919                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85967                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106665775                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120382371                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21909904                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10692060                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25142740                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5773277                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2773147                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12371252                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1613286                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138372908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.068202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.488363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113230168     81.83%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1296006      0.94%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1844619      1.33%     84.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2427767      1.75%     85.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2722997      1.97%     87.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2029245      1.47%     89.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1175764      0.85%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1721822      1.24%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11924520      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138372908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.156318                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.858875                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105486083                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4345929                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24692141                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        57744                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3791009                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3500899                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145252518                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3791009                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106213053                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1039204                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1992464                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24025731                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1311440                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144298984                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          409                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        264127                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       542550                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          205                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    201208578                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    674137835                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    674137835                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164412299                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36796279                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38065                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22014                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3942466                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13704196                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7129178                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       117940                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1555119                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140295193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38020                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131273547                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26275                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20217445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47748682                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5920                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138372908                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.948694                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.507243                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82847318     59.87%     59.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22350625     16.15%     76.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12373653      8.94%     84.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7995254      5.78%     90.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7352555      5.31%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2936642      2.12%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1765007      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       508450      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       243404      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138372908                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62985     22.65%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         93333     33.56%     56.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121768     43.79%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    110213402     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2006304      1.53%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16050      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11963840      9.11%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7073951      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131273547                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.936579                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             278086                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002118                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    401224363                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160550983                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128791154                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131551633                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       323339                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2854433                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       174800                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           92                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3791009                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         778721                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107170                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140333213                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1273870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13704196                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7129178                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21970                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81732                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1142363                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1106166                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2248529                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129517790                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11802231                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1755757                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18874613                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18142748                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7072382                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.924052                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128791361                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128791154                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75431223                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204941189                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.918868                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368063                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96288755                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118343036                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21998895                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32100                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1981448                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134581899                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.879338                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.685662                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86616750     64.36%     64.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23060392     17.13%     81.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9056706      6.73%     88.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4661039      3.46%     91.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4068526      3.02%     94.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1951491      1.45%     96.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1692547      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       796310      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2678138      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134581899                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96288755                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118343036                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17804141                       # Number of memory references committed
system.switch_cpus1.commit.loads             10849763                       # Number of loads committed
system.switch_cpus1.commit.membars              16050                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16973043                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106670347                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2414710                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2678138                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           272245692                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          284474910                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1789898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96288755                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118343036                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96288755                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.455651                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.455651                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.686978                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.686978                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       583598630                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178680178                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136079038                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32100                       # number of misc regfile writes
system.l2.replacements                          14848                       # number of replacements
system.l2.tagsinuse                      65535.980341                       # Cycle average of tags in use
system.l2.total_refs                          1656380                       # Total number of references to valid blocks.
system.l2.sampled_refs                          80384                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.605842                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         18456.095694                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.614367                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5468.769188                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.996685                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1958.845175                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             26.347345                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          22009.845385                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             41.395633                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          17549.070869                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.281618                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.083447                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.029890                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000402                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.335844                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000632                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.267778                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        62106                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        46604                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  108710                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52039                       # number of Writeback hits
system.l2.Writeback_hits::total                 52039                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        62106                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        46604                       # number of demand (read+write) hits
system.l2.demand_hits::total                   108710                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        62106                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        46604                       # number of overall hits
system.l2.overall_hits::total                  108710                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10962                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3856                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14844                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10962                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3860                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14848                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10962                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3860                       # number of overall misses
system.l2.overall_misses::total                 14848                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2404859                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2107375824                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2135204                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    766365974                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2878281861                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       678978                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        678978                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2404859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2107375824                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2135204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    767044952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2878960839                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2404859                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2107375824                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2135204                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    767044952                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2878960839                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73068                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50460                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              123554                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52039                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52039                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73068                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50464                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               123558                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73068                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50464                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              123558                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.150025                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.076417                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.120142                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.150025                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.076490                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.120170                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.150025                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.076490                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.120170                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 184989.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 192243.735085                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 164246.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 198746.362552                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 193902.038601                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 169744.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 169744.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 184989.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 192243.735085                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 164246.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 198716.308808                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 193895.530644                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 184989.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 192243.735085                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 164246.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 198716.308808                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 193895.530644                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8118                       # number of writebacks
system.l2.writebacks::total                      8118                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10962                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3856                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14844                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14848                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14848                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1647193                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1468626990                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1378618                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    541625318                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2013278119                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       445779                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       445779                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1647193                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1468626990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1378618                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    542071097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2013723898                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1647193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1468626990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1378618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    542071097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2013723898                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.150025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.076417                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.120142                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.150025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.076490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.120170                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.150025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.076490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.120170                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 126707.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 133974.365079                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 106047.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140462.997407                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 135629.083738                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 111444.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111444.750000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 126707.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 133974.365079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 106047.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140432.926684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 135622.568561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 126707.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 133974.365079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 106047.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140432.926684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 135622.568561                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996357                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011931500                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040184.475806                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996357                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11923883                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11923883                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11923883                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11923883                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11923883                       # number of overall hits
system.cpu0.icache.overall_hits::total       11923883                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3198129                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3198129                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3198129                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3198129                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3198129                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3198129                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11923899                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11923899                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11923899                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11923899                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11923899                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11923899                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 199883.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 199883.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 199883.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 199883.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 199883.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 199883.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2512759                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2512759                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2512759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2512759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2512759                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2512759                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 193289.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 193289.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 193289.153846                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 193289.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 193289.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 193289.153846                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73068                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179584781                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73324                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2449.195093                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.513083                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.486917                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900442                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099558                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9593597                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9593597                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21461                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21461                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16586302                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16586302                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16586302                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16586302                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       175198                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       175198                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       175198                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        175198                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       175198                       # number of overall misses
system.cpu0.dcache.overall_misses::total       175198                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17520297166                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17520297166                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17520297166                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17520297166                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17520297166                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17520297166                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9768795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9768795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16761500                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16761500                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16761500                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16761500                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017934                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017934                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010452                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010452                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010452                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010452                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 100002.837738                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 100002.837738                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 100002.837738                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100002.837738                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 100002.837738                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100002.837738                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25518                       # number of writebacks
system.cpu0.dcache.writebacks::total            25518                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102130                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102130                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102130                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102130                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102130                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102130                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73068                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73068                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73068                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73068                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73068                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73068                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6268441162                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6268441162                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6268441162                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6268441162                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6268441162                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6268441162                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004359                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004359                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004359                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004359                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85789.143839                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85789.143839                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 85789.143839                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85789.143839                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 85789.143839                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85789.143839                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996678                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010525508                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037349.814516                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996678                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12371232                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12371232                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12371232                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12371232                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12371232                       # number of overall hits
system.cpu1.icache.overall_hits::total       12371232                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3126440                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3126440                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3126440                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3126440                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3126440                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3126440                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12371252                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12371252                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12371252                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12371252                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12371252                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12371252                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       156322                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       156322                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       156322                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       156322                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       156322                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       156322                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2243548                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2243548                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2243548                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2243548                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2243548                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2243548                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172580.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172580.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172580.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172580.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172580.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172580.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50464                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171422775                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50720                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3379.786573                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.165763                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.834237                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910804                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089196                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8784759                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8784759                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6918437                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6918437                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16927                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16927                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16050                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16050                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15703196                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15703196                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15703196                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15703196                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       145872                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       145872                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2862                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2862                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       148734                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        148734                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       148734                       # number of overall misses
system.cpu1.dcache.overall_misses::total       148734                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13330583588                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13330583588                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    444133169                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    444133169                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13774716757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13774716757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13774716757                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13774716757                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8930631                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8930631                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6921299                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6921299                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16050                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16050                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15851930                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15851930                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15851930                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15851930                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016334                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016334                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000414                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000414                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009383                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009383                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009383                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009383                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 91385.485823                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91385.485823                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 155182.798393                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 155182.798393                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 92613.099607                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92613.099607                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 92613.099607                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92613.099607                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1266157                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 115105.181818                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26521                       # number of writebacks
system.cpu1.dcache.writebacks::total            26521                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95412                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95412                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2858                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2858                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        98270                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        98270                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        98270                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        98270                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50460                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50460                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50464                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50464                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50464                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50464                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3853334534                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3853334534                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       712178                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       712178                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3854046712                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3854046712                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3854046712                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3854046712                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005650                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005650                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003183                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003183                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003183                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76364.140587                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76364.140587                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 178044.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 178044.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 76372.200222                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76372.200222                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 76372.200222                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76372.200222                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
