INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/register_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller_tb
