Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Sep 04 03:12:14 2016
| Host         : ECE400-F6N3KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.408        0.000                      0                   21        0.264        0.000                      0                   21        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.408        0.000                      0                   21        0.264        0.000                      0                   21        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 1.829ns (51.263%)  route 1.739ns (48.737%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.708     5.311    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y77          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.829 r  U_DISPCTL/U_CLKENB/q_reg[2]/Q
                         net (fo=2, routed)           0.493     6.321    U_DISPCTL/U_CLKENB/q[2]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  U_DISPCTL/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.995    U_DISPCTL/U_CLKENB/q0_carry_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.329 r  U_DISPCTL/U_CLKENB/q0_carry__0/O[1]
                         net (fo=1, routed)           1.246     8.576    U_DISPCTL/U_CLKENB/q0_carry__0_n_6
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.303     8.879 r  U_DISPCTL/U_CLKENB/q[6]_i_1/O
                         net (fo=1, routed)           0.000     8.879    U_DISPCTL/U_CLKENB/q_0[6]
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.593    15.016    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[6]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)        0.031    15.286    U_DISPCTL/U_CLKENB/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.695ns (51.732%)  route 1.582ns (48.268%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.711     5.314    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  U_DISPCTL/U_CLKENB/q_reg[7]/Q
                         net (fo=2, routed)           0.857     6.689    U_DISPCTL/U_CLKENB/q[7]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.211 r  U_DISPCTL/U_CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    U_DISPCTL/U_CLKENB/q0_carry__0_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  U_DISPCTL/U_CLKENB/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    U_DISPCTL/U_CLKENB/q0_carry__1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.564 r  U_DISPCTL/U_CLKENB/q0_carry__2/O[2]
                         net (fo=1, routed)           0.725     8.288    U_DISPCTL/U_CLKENB/q0_carry__2_n_5
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.302     8.590 r  U_DISPCTL/U_CLKENB/q[15]_i_1/O
                         net (fo=1, routed)           0.000     8.590    U_DISPCTL/U_CLKENB/q_0[15]
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.593    15.016    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[15]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)        0.029    15.284    U_DISPCTL/U_CLKENB/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 1.811ns (57.201%)  route 1.355ns (42.799%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.708     5.311    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y77          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.829 r  U_DISPCTL/U_CLKENB/q_reg[2]/Q
                         net (fo=2, routed)           0.493     6.321    U_DISPCTL/U_CLKENB/q[2]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  U_DISPCTL/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.995    U_DISPCTL/U_CLKENB/q0_carry_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.308 r  U_DISPCTL/U_CLKENB/q0_carry__0/O[3]
                         net (fo=1, routed)           0.862     8.171    U_DISPCTL/U_CLKENB/q0_carry__0_n_4
    SLICE_X2Y78          LUT5 (Prop_lut5_I4_O)        0.306     8.477 r  U_DISPCTL/U_CLKENB/q[8]_i_1/O
                         net (fo=1, routed)           0.000     8.477    U_DISPCTL/U_CLKENB/q_0[8]
    SLICE_X2Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.593    15.016    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[8]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.079    15.334    U_DISPCTL/U_CLKENB/q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 1.677ns (54.013%)  route 1.428ns (45.987%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.711     5.314    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  U_DISPCTL/U_CLKENB/q_reg[7]/Q
                         net (fo=2, routed)           0.857     6.689    U_DISPCTL/U_CLKENB/q[7]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.211 r  U_DISPCTL/U_CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    U_DISPCTL/U_CLKENB/q0_carry__0_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.545 r  U_DISPCTL/U_CLKENB/q0_carry__1/O[1]
                         net (fo=1, routed)           0.571     8.115    U_DISPCTL/U_CLKENB/q0_carry__1_n_6
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.303     8.418 r  U_DISPCTL/U_CLKENB/q[10]_i_1/O
                         net (fo=1, routed)           0.000     8.418    U_DISPCTL/U_CLKENB/q_0[10]
    SLICE_X1Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[10]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)        0.032    15.288    U_DISPCTL/U_CLKENB/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 1.713ns (57.149%)  route 1.284ns (42.851%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.708     5.311    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y77          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.829 r  U_DISPCTL/U_CLKENB/q_reg[2]/Q
                         net (fo=2, routed)           0.493     6.321    U_DISPCTL/U_CLKENB/q[2]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  U_DISPCTL/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.995    U_DISPCTL/U_CLKENB/q0_carry_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.217 r  U_DISPCTL/U_CLKENB/q0_carry__0/O[0]
                         net (fo=1, routed)           0.792     8.009    U_DISPCTL/U_CLKENB/q0_carry__0_n_7
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.299     8.308 r  U_DISPCTL/U_CLKENB/q[5]_i_1/O
                         net (fo=1, routed)           0.000     8.308    U_DISPCTL/U_CLKENB/q_0[5]
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.593    15.016    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[5]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)        0.031    15.286    U_DISPCTL/U_CLKENB/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 1.783ns (58.267%)  route 1.277ns (41.733%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.711     5.314    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  U_DISPCTL/U_CLKENB/q_reg[7]/Q
                         net (fo=2, routed)           0.857     6.689    U_DISPCTL/U_CLKENB/q[7]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.211 r  U_DISPCTL/U_CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    U_DISPCTL/U_CLKENB/q0_carry__0_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  U_DISPCTL/U_CLKENB/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    U_DISPCTL/U_CLKENB/q0_carry__1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.659 r  U_DISPCTL/U_CLKENB/q0_carry__2/O[1]
                         net (fo=1, routed)           0.420     8.079    U_DISPCTL/U_CLKENB/q0_carry__2_n_6
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.295     8.374 r  U_DISPCTL/U_CLKENB/q[14]_i_1/O
                         net (fo=1, routed)           0.000     8.374    U_DISPCTL/U_CLKENB/q_0[14]
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[14]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.118    15.374    U_DISPCTL/U_CLKENB/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 1.581ns (53.411%)  route 1.379ns (46.589%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.711     5.314    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  U_DISPCTL/U_CLKENB/q_reg[7]/Q
                         net (fo=2, routed)           0.857     6.689    U_DISPCTL/U_CLKENB/q[7]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.211 r  U_DISPCTL/U_CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    U_DISPCTL/U_CLKENB/q0_carry__0_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.450 r  U_DISPCTL/U_CLKENB/q0_carry__1/O[2]
                         net (fo=1, routed)           0.522     7.972    U_DISPCTL/U_CLKENB/q0_carry__1_n_5
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.302     8.274 r  U_DISPCTL/U_CLKENB/q[11]_i_1/O
                         net (fo=1, routed)           0.000     8.274    U_DISPCTL/U_CLKENB/q_0[11]
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[11]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.081    15.337    U_DISPCTL/U_CLKENB/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.996ns (34.306%)  route 1.907ns (65.694%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.712     5.315    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  U_DISPCTL/U_CLKENB/q_reg[16]/Q
                         net (fo=2, routed)           0.842     6.675    U_DISPCTL/U_CLKENB/q[16]
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.150     6.825 r  U_DISPCTL/U_CLKENB/q[16]_i_3/O
                         net (fo=17, routed)          1.065     7.890    U_DISPCTL/U_CLKENB/q[16]_i_3_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I1_O)        0.328     8.218 r  U_DISPCTL/U_CLKENB/q[13]_i_1/O
                         net (fo=1, routed)           0.000     8.218    U_DISPCTL/U_CLKENB/q_0[13]
    SLICE_X1Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[13]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)        0.031    15.287    U_DISPCTL/U_CLKENB/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.996ns (34.330%)  route 1.905ns (65.670%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.712     5.315    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 f  U_DISPCTL/U_CLKENB/q_reg[16]/Q
                         net (fo=2, routed)           0.842     6.675    U_DISPCTL/U_CLKENB/q[16]
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.150     6.825 r  U_DISPCTL/U_CLKENB/q[16]_i_3/O
                         net (fo=17, routed)          1.063     7.888    U_DISPCTL/U_CLKENB/q[16]_i_3_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I1_O)        0.328     8.216 r  U_DISPCTL/U_CLKENB/q[12]_i_1/O
                         net (fo=1, routed)           0.000     8.216    U_DISPCTL/U_CLKENB/q_0[12]
    SLICE_X1Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[12]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)        0.029    15.285    U_DISPCTL/U_CLKENB/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 1.588ns (53.612%)  route 1.374ns (46.388%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.708     5.311    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y77          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.829 r  U_DISPCTL/U_CLKENB/q_reg[2]/Q
                         net (fo=2, routed)           0.493     6.321    U_DISPCTL/U_CLKENB/q[2]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.085 r  U_DISPCTL/U_CLKENB/q0_carry/O[3]
                         net (fo=1, routed)           0.881     7.967    U_DISPCTL/U_CLKENB/q0_carry_n_4
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.306     8.273 r  U_DISPCTL/U_CLKENB/q[4]_i_1/O
                         net (fo=1, routed)           0.000     8.273    U_DISPCTL/U_CLKENB/q_0[4]
    SLICE_X2Y77          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.591    15.014    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y77          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[4]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)        0.079    15.354    U_DISPCTL/U_CLKENB/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  7.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_COUNTER/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.380%)  route 0.162ns (43.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.514    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  U_DISPCTL/U_CLKENB/enb_reg/Q
                         net (fo=11, routed)          0.162     1.840    U_DISPCTL/U_COUNTER/enb
    SLICE_X3Y81          LUT3 (Prop_lut3_I1_O)        0.045     1.885 r  U_DISPCTL/U_COUNTER/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.885    U_DISPCTL/U_COUNTER/q[1]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  U_DISPCTL/U_COUNTER/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.033    U_DISPCTL/U_COUNTER/CLK
    SLICE_X3Y81          FDRE                                         r  U_DISPCTL/U_COUNTER/q_reg[1]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.091     1.621    U_DISPCTL/U_COUNTER/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 f  U_DISPCTL/U_CLKENB/q_reg[0]/Q
                         net (fo=3, routed)           0.175     1.853    U_DISPCTL/U_CLKENB/q[0]
    SLICE_X2Y78          LUT1 (Prop_lut1_I0_O)        0.045     1.898 r  U_DISPCTL/U_CLKENB/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    U_DISPCTL/U_CLKENB/q_0[0]
    SLICE_X2Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     2.030    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120     1.633    U_DISPCTL/U_CLKENB/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_COUNTER/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.787%)  route 0.238ns (53.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.514    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  U_DISPCTL/U_CLKENB/enb_reg/Q
                         net (fo=11, routed)          0.238     1.916    U_DISPCTL/U_COUNTER/enb
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.961 r  U_DISPCTL/U_COUNTER/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.961    U_DISPCTL/U_COUNTER/q[0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  U_DISPCTL/U_COUNTER/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.033    U_DISPCTL/U_COUNTER/CLK
    SLICE_X3Y81          FDRE                                         r  U_DISPCTL/U_COUNTER/q_reg[0]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     1.622    U_DISPCTL/U_COUNTER/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.231ns (47.772%)  route 0.253ns (52.228%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_DISPCTL/U_CLKENB/q_reg[6]/Q
                         net (fo=2, routed)           0.071     1.725    U_DISPCTL/U_CLKENB/q[6]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.770 r  U_DISPCTL/U_CLKENB/q[16]_i_2/O
                         net (fo=17, routed)          0.182     1.952    U_DISPCTL/U_CLKENB/q[16]_i_2_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.045     1.997 r  U_DISPCTL/U_CLKENB/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.997    U_DISPCTL/U_CLKENB/q_0[1]
    SLICE_X2Y77          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.029    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y77          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[1]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.120     1.646    U_DISPCTL/U_CLKENB/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.231ns (45.857%)  route 0.273ns (54.143%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.514    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  U_DISPCTL/U_CLKENB/q_reg[10]/Q
                         net (fo=2, routed)           0.137     1.792    U_DISPCTL/U_CLKENB/q[10]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.837 r  U_DISPCTL/U_CLKENB/q[16]_i_5/O
                         net (fo=17, routed)          0.136     1.973    U_DISPCTL/U_CLKENB/q[16]_i_5_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I3_O)        0.045     2.018 r  U_DISPCTL/U_CLKENB/q[8]_i_1/O
                         net (fo=1, routed)           0.000     2.018    U_DISPCTL/U_CLKENB/q_0[8]
    SLICE_X2Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     2.030    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[8]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.121     1.648    U_DISPCTL/U_CLKENB/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.231ns (46.097%)  route 0.270ns (53.903%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_DISPCTL/U_CLKENB/q_reg[6]/Q
                         net (fo=2, routed)           0.071     1.725    U_DISPCTL/U_CLKENB/q[6]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.770 r  U_DISPCTL/U_CLKENB/q[16]_i_2/O
                         net (fo=17, routed)          0.199     1.969    U_DISPCTL/U_CLKENB/q[16]_i_2_n_0
    SLICE_X1Y78          LUT5 (Prop_lut5_I0_O)        0.045     2.014 r  U_DISPCTL/U_CLKENB/q[15]_i_1/O
                         net (fo=1, routed)           0.000     2.014    U_DISPCTL/U_CLKENB/q_0[15]
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     2.030    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[15]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.091     1.604    U_DISPCTL/U_CLKENB/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.231ns (45.914%)  route 0.272ns (54.086%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_DISPCTL/U_CLKENB/q_reg[6]/Q
                         net (fo=2, routed)           0.071     1.725    U_DISPCTL/U_CLKENB/q[6]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.770 r  U_DISPCTL/U_CLKENB/q[16]_i_2/O
                         net (fo=17, routed)          0.201     1.971    U_DISPCTL/U_CLKENB/q[16]_i_2_n_0
    SLICE_X1Y78          LUT5 (Prop_lut5_I0_O)        0.045     2.016 r  U_DISPCTL/U_CLKENB/q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.016    U_DISPCTL/U_CLKENB/q_0[5]
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     2.030    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[5]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.092     1.605    U_DISPCTL/U_CLKENB/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.231ns (41.284%)  route 0.329ns (58.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_DISPCTL/U_CLKENB/q_reg[6]/Q
                         net (fo=2, routed)           0.071     1.725    U_DISPCTL/U_CLKENB/q[6]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.770 r  U_DISPCTL/U_CLKENB/q[16]_i_2/O
                         net (fo=17, routed)          0.258     2.028    U_DISPCTL/U_CLKENB/q[16]_i_2_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.045     2.073 r  U_DISPCTL/U_CLKENB/q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.073    U_DISPCTL/U_CLKENB/q_0[2]
    SLICE_X2Y77          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.029    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y77          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[2]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121     1.647    U_DISPCTL/U_CLKENB/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.231ns (41.236%)  route 0.329ns (58.764%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_DISPCTL/U_CLKENB/q_reg[6]/Q
                         net (fo=2, routed)           0.071     1.725    U_DISPCTL/U_CLKENB/q[6]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.770 r  U_DISPCTL/U_CLKENB/q[16]_i_2/O
                         net (fo=17, routed)          0.259     2.029    U_DISPCTL/U_CLKENB/q[16]_i_2_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.045     2.074 r  U_DISPCTL/U_CLKENB/q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.074    U_DISPCTL/U_CLKENB/q_0[3]
    SLICE_X2Y77          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.029    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y77          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[3]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121     1.647    U_DISPCTL/U_CLKENB/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.231ns (44.448%)  route 0.289ns (55.552%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_DISPCTL/U_CLKENB/q_reg[6]/Q
                         net (fo=2, routed)           0.071     1.725    U_DISPCTL/U_CLKENB/q[6]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.770 r  U_DISPCTL/U_CLKENB/q[16]_i_2/O
                         net (fo=17, routed)          0.218     1.988    U_DISPCTL/U_CLKENB/q[16]_i_2_n_0
    SLICE_X1Y78          LUT5 (Prop_lut5_I0_O)        0.045     2.033 r  U_DISPCTL/U_CLKENB/q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.033    U_DISPCTL/U_CLKENB/q_0[6]
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     2.030    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y78          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[6]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.092     1.605    U_DISPCTL/U_CLKENB/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.428    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     U_DIG0/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     U_DIG0/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     U_DIG0/q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y81     U_DIG1/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y81     U_DIG1/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     U_DIG1/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     U_DIG1/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     U_DIG1/q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y82     U_DIG2/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     U_DIG2/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     U_DIG2/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     U_DIG3/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     U_DIG3/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     U_DIG3/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     U_DIG3/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     U_DIG4/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     U_DIG4/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     U_DIG4/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     U_DIG4/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     U_DIG0/q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     U_DIG0/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     U_DIG0/q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     U_DIG0/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     U_DIG0/q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     U_DIG0/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81     U_DIG1/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81     U_DIG1/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81     U_DIG1/q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81     U_DIG1/q_reg[1]/C



