#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication^data_pi~94.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~94.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^data_pi~94.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~94.data[0] (single_port_ram)                       3.931     3.931
data arrival time                                                                                                                     3.931

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~94.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.931
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.398


#Path 2
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~68.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~68.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~68.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~68.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~68.outpad[0] (.output)                                                         3.118     4.394
data arrival time                                                                                                                    4.394

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -4.394
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -4.394


#Path 3
Startpoint: matrix_multiplication^data_pi~108.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~108.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~108.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~108.data[0] (single_port_ram)                       3.793     3.793
data arrival time                                                                                                                      3.793

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~108.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.793
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.260


#Path 4
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~203.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~203.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~203.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~203.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~203.outpad[0] (.output)                                                         2.785     4.062
data arrival time                                                                                                                     4.062

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -4.062
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.062


#Path 5
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~208.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~208.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~208.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~208.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~208.outpad[0] (.output)                                                         2.694     3.970
data arrival time                                                                                                                     3.970

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -3.970
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.970


#Path 6
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~226.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~226.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~226.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~226.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~226.outpad[0] (.output)                                                         2.676     3.952
data arrival time                                                                                                                     3.952

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -3.952
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.952


#Path 7
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                                                         2.656     3.932
data arrival time                                                                                                                    3.932

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -3.932
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.932


#Path 8
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~141.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~141.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~141.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~141.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~141.outpad[0] (.output)                                                         2.620     3.897
data arrival time                                                                                                                     3.897

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -3.897
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.897


#Path 9
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~194.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~194.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~194.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~194.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~194.outpad[0] (.output)                                                         2.551     3.828
data arrival time                                                                                                                     3.828

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -3.828
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.828


#Path 10
Startpoint: matrix_multiplication^data_pi~120.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~120.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~120.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~120.data[0] (single_port_ram)                       3.335     3.335
data arrival time                                                                                                                      3.335

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~120.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.335
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.801


#Path 11
Startpoint: matrix_multiplication^data_pi~175.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~175.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~175.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~175.data[0] (single_port_ram)                       3.335     3.335
data arrival time                                                                                                                      3.335

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~175.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.335
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.801


#Path 12
Startpoint: matrix_multiplication^data_pi~184.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~184.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~184.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~184.data[0] (single_port_ram)                       3.329     3.329
data arrival time                                                                                                                      3.329

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~184.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.329
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.796


#Path 13
Startpoint: matrix_multiplication^data_pi~176.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~176.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~176.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~176.data[0] (single_port_ram)                       3.307     3.307
data arrival time                                                                                                                      3.307

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~176.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.307
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.774


#Path 14
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                                                         2.484     3.760
data arrival time                                                                                                                    3.760

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -3.760
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.760


#Path 15
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                                                         2.466     3.743
data arrival time                                                                                                                    3.743

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -3.743
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.743


#Path 16
Startpoint: matrix_multiplication^data_pi~211.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~211.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~211.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~211.data[0] (single_port_ram)                       3.235     3.235
data arrival time                                                                                                                      3.235

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~211.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.235
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.702


#Path 17
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~120.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~120.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~120.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 18
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~129.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~129.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~129.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 19
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~119.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~119.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~119.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 20
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~117.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~117.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~117.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 21
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~116.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~116.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~116.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 22
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~121.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~121.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~121.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 23
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~115.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~115.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~115.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 24
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~114.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~114.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~114.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 25
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~113.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~113.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~113.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 26
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~112.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~112.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~112.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 27
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~111.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~111.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~111.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 28
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~72.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~72.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~72.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 29
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~122.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~122.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~122.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 30
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~123.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~123.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~123.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 31
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~124.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~124.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~124.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 32
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~125.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~125.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~125.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 33
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~126.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~126.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~126.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 34
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~127.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~127.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~127.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 35
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~128.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~128.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~128.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 36
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~118.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~118.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~118.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 37
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~130.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~130.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~130.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 38
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~131.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~131.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~131.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 39
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~132.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~132.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~132.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 40
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~133.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~133.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~133.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 41
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~134.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~134.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~134.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 42
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~0.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
input external delay                                                                                                      0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~0.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                   3.229

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.509    -0.467
data required time                                                                                                                 -0.467
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.467
data arrival time                                                                                                                  -3.229
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -3.696


#Path 43
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~94.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~94.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~94.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 44
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~106.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~106.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~106.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 45
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~87.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~87.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~87.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 46
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~105.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~105.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~105.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 47
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~88.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~88.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~88.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 48
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~89.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~89.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~89.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 49
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~90.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~90.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~90.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 50
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~91.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~91.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~91.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 51
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~92.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~92.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~92.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 52
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~104.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~104.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~104.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 53
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~93.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~93.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~93.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 54
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~74.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~74.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~74.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 55
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~103.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~103.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~103.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 56
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~95.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~95.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~95.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 57
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~96.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~96.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~96.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 58
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~97.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~97.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~97.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 59
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~102.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~102.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~102.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 60
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~98.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~98.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~98.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 61
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~99.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~99.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~99.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 62
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~100.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~100.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~100.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 63
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~101.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~101.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~101.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 64
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~85.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~85.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~85.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 65
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~73.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~73.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~73.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 66
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~110.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~110.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~110.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 67
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~75.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~75.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~75.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 68
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~109.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~109.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~109.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 69
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~76.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~76.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~76.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 70
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~77.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~77.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~77.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 71
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~78.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~78.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~78.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 72
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~79.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~79.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~79.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 73
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~108.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~108.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~108.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 74
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~80.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~80.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~80.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 75
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~81.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~81.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~81.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 76
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~86.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~86.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~86.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 77
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~84.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~84.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~84.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 78
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~107.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~107.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                     3.229

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~107.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.229
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.696


#Path 79
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~83.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~83.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~83.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 80
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~82.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~82.we[0] (single_port_ram)                        3.229     3.229
data arrival time                                                                                                                    3.229

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~82.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -3.229
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.696


#Path 81
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~128.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~128.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~128.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~128.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~128.outpad[0] (.output)                                                         2.396     3.673
data arrival time                                                                                                                     3.673

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -3.673
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.673


#Path 82
Startpoint: matrix_multiplication^data_pi~204.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~204.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~204.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~204.data[0] (single_port_ram)                       3.202     3.202
data arrival time                                                                                                                      3.202

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~204.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.202
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.668


#Path 83
Startpoint: matrix_multiplication^data_pi~244.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~244.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~244.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~244.data[0] (single_port_ram)                       3.201     3.201
data arrival time                                                                                                                      3.201

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~244.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.201
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.668


#Path 84
Startpoint: matrix_multiplication^data_pi~121.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~121.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~121.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~121.data[0] (single_port_ram)                       3.189     3.189
data arrival time                                                                                                                      3.189

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~121.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.189
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.656


#Path 85
Startpoint: matrix_multiplication^data_pi~228.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~228.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~228.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~228.data[0] (single_port_ram)                       3.179     3.179
data arrival time                                                                                                                      3.179

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~228.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.179
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.646


#Path 86
Startpoint: matrix_multiplication^data_pi~249.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~249.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~249.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~249.data[0] (single_port_ram)                       3.152     3.152
data arrival time                                                                                                                      3.152

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~249.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.152
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.619


#Path 87
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~144.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~144.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~144.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~144.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~144.outpad[0] (.output)                                                         2.317     3.593
data arrival time                                                                                                                     3.593

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -3.593
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.593


#Path 88
Startpoint: matrix_multiplication^data_pi~190.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~190.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~190.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~190.data[0] (single_port_ram)                       3.126     3.126
data arrival time                                                                                                                      3.126

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~190.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.126
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.593


#Path 89
Startpoint: matrix_multiplication^data_pi~220.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~220.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~220.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~220.data[0] (single_port_ram)                       3.124     3.124
data arrival time                                                                                                                      3.124

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~220.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.124
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.590


#Path 90
Startpoint: matrix_multiplication^data_pi~166.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~166.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~166.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~166.data[0] (single_port_ram)                       3.123     3.123
data arrival time                                                                                                                      3.123

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~166.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.123
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.589


#Path 91
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~234.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~234.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~234.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~234.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~234.outpad[0] (.output)                                                         2.313     3.589
data arrival time                                                                                                                     3.589

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -3.589
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.589


#Path 92
Startpoint: matrix_multiplication^data_pi~181.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~181.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~181.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~181.data[0] (single_port_ram)                       3.104     3.104
data arrival time                                                                                                                      3.104

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~181.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.104
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.570


#Path 93
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                         2.293     3.569
data arrival time                                                                                                                   3.569

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
output external delay                                                                                                     0.000     0.000
data required time                                                                                                                  0.000
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  0.000
data arrival time                                                                                                                  -3.569
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -3.569


#Path 94
Startpoint: matrix_multiplication^data_pi~177.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~177.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~177.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~177.data[0] (single_port_ram)                       3.094     3.094
data arrival time                                                                                                                      3.094

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~177.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.094
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.560


#Path 95
Startpoint: matrix_multiplication^data_pi~48.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~48.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^data_pi~48.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~48.data[0] (single_port_ram)                       3.091     3.091
data arrival time                                                                                                                     3.091

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.091
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.558


#Path 96
Startpoint: matrix_multiplication^data_pi~148.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~148.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~148.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~148.data[0] (single_port_ram)                       3.071     3.071
data arrival time                                                                                                                      3.071

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~148.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.071
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.538


#Path 97
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                                                         2.254     3.531
data arrival time                                                                                                                    3.531

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -3.531
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.531


#Path 98
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                                                         2.248     3.524
data arrival time                                                                                                                    3.524

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
output external delay                                                                                                      0.000     0.000
data required time                                                                                                                   0.000
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.000
data arrival time                                                                                                                   -3.524
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.524


#Path 99
Startpoint: matrix_multiplication^data_pi~190.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~190.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~190.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~190.data[0] (single_port_ram)                       2.973     2.973
data arrival time                                                                                                                      2.973

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~190.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -2.973
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.439


#Path 100
Startpoint: matrix_multiplication^data_pi~65.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~65.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^data_pi~65.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~65.data[0] (single_port_ram)                       2.951     2.951
data arrival time                                                                                                                     2.951

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~65.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.951
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.418


#End of timing report
