// Seed: 824561097
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input tri id_3
);
  logic id_5;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri id_5,
    output tri id_6,
    input tri1 id_7,
    output wire id_8,
    input supply0 id_9,
    input wire id_10,
    output tri1 id_11,
    input wor id_12,
    output uwire id_13,
    input wand id_14,
    input tri1 id_15,
    input supply0 id_16
);
  logic id_18;
  ;
  tri1 id_19 = -1 + id_7 + 1;
  genvar id_20;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_4
  );
  wire id_21 = id_21;
endmodule
