$date
	Mon Dec 26 20:34:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder_tb $end
$var wire 2 ! Y [1:0] $end
$var reg 1 " S $end
$scope module uut $end
$var wire 1 " S $end
$var wire 2 # Y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 #
0"
b1 !
$end
#20
b10 !
b10 #
1"
#40
b1 !
b1 #
0"
#60
