Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:53:52 2015
| Host              : xsjrdevl15 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : sv_chip1_hierarchy_no_mem
| Device            : 7vx980t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.476ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.061ns (24.555%)  route 3.260ns (75.446%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 8.082 - 4.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, unplaced)     1.682     4.467    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.175     4.642    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X67Y183        net (fo=176, unplaced)       1.039     5.681    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/in_r_re[2]
    SLICE_X67Y183        LUT6 (Prop_lut6_I1_O)        0.043     5.724    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_8/O
    SLICE_X69Y183        net (fo=2, unplaced)         0.733     6.457    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_8_n_0
    SLICE_X69Y183        LUT6 (Prop_lut6_I0_O)        0.043     6.500    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_12/O
    SLICE_X69Y183        net (fo=1, unset)            0.011     6.511    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_12_n_0
    SLICE_X69Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.174     6.685    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X69Y184        net (fo=1, unset)            0.000     6.685    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X69Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     6.799    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X74Y185        net (fo=5, unplaced)         0.957     7.756    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X74Y185        LUT6 (Prop_lut6_I1_O)        0.043     7.799    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_13/O
    SLICE_X74Y185        net (fo=2, unplaced)         0.226     8.025    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_13_n_0
    SLICE_X74Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.068    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_4/O
    SLICE_X76Y185        net (fo=1, unplaced)         0.250     8.318    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_4_n_0
    SLICE_X76Y185        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.571    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X76Y186        net (fo=1, unset)            0.007     8.578    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X76Y186        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.751    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_1/O[1]
    SLICE_X76Y186        net (fo=1, unset)            0.037     8.788    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X76Y186        net (fo=11673, unset)        1.515     8.082    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/clk
                         clock pessimism              0.218     8.300    
                         clock uncertainty           -0.035     8.265    
    SLICE_X76Y186        FDRE (Setup_fdre_C_D)        0.047     8.312    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.056ns (24.467%)  route 3.260ns (75.533%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 8.082 - 4.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, unplaced)     1.682     4.467    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.175     4.642    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X67Y183        net (fo=176, unplaced)       1.039     5.681    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/in_r_re[2]
    SLICE_X67Y183        LUT6 (Prop_lut6_I1_O)        0.043     5.724    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_8/O
    SLICE_X69Y183        net (fo=2, unplaced)         0.733     6.457    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_8_n_0
    SLICE_X69Y183        LUT6 (Prop_lut6_I0_O)        0.043     6.500    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_12/O
    SLICE_X69Y183        net (fo=1, unset)            0.011     6.511    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_12_n_0
    SLICE_X69Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.174     6.685    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X69Y184        net (fo=1, unset)            0.000     6.685    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X69Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     6.799    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X74Y185        net (fo=5, unplaced)         0.957     7.756    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X74Y185        LUT6 (Prop_lut6_I1_O)        0.043     7.799    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_13/O
    SLICE_X74Y185        net (fo=2, unplaced)         0.226     8.025    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_13_n_0
    SLICE_X74Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.068    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_4/O
    SLICE_X76Y185        net (fo=1, unplaced)         0.250     8.318    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_4_n_0
    SLICE_X76Y185        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.571    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X76Y186        net (fo=1, unset)            0.007     8.578    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X76Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.632    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_1/CO[3]
    SLICE_X76Y187        net (fo=1, unset)            0.000     8.632    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_1_n_0
    SLICE_X76Y187        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.746    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[15]_i_1/O[0]
    SLICE_X76Y187        net (fo=1, unset)            0.037     8.783    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X76Y187        net (fo=11673, unset)        1.515     8.082    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/clk
                         clock pessimism              0.218     8.300    
                         clock uncertainty           -0.035     8.265    
    SLICE_X76Y187        FDRE (Setup_fdre_C_D)        0.047     8.312    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.085ns (25.796%)  route 3.121ns (74.203%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 7.979 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X68Y187        net (fo=11673, unplaced)     1.685     4.470    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y187        FDRE (Prop_fdre_C_Q)         0.175     4.645    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/Q
    SLICE_X93Y189        net (fo=176, unplaced)       1.804     6.449    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/in_r_re[5]
    SLICE_X93Y189        LUT6 (Prop_lut6_I1_O)        0.043     6.492    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[14]_i_28/O
    SLICE_X101Y191       net (fo=2, unplaced)         0.329     6.821    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[14]_i_28_n_0
    SLICE_X101Y191       LUT6 (Prop_lut6_I0_O)        0.043     6.864    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[14]_i_32/O
    SLICE_X101Y191       net (fo=1, unset)            0.012     6.876    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[14]_i_32_n_0
    SLICE_X101Y191       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     7.125    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_13/CO[3]
    SLICE_X101Y192       net (fo=1, unset)            0.000     7.125    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_13_n_0
    SLICE_X101Y192       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.298    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[15]_i_3/O[1]
    SLICE_X101Y193       net (fo=5, unplaced)         0.376     7.674    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[15]_i_3_n_6
    SLICE_X101Y193       LUT3 (Prop_lut3_I0_O)        0.043     7.717    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[14]_i_11/O
    SLICE_X101Y193       net (fo=1, unplaced)         0.291     8.008    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[14]_i_11_n_0
    SLICE_X101Y193       LUT6 (Prop_lut6_I3_O)        0.043     8.051    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[14]_i_3/O
    SLICE_X100Y192       net (fo=1, unplaced)         0.272     8.323    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[14]_i_3_n_0
    SLICE_X100Y192       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     8.525    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_1/CO[3]
    SLICE_X100Y193       net (fo=1, unset)            0.000     8.525    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_1_n_0
    SLICE_X100Y193       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.639    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[15]_i_1/O[0]
    SLICE_X100Y193       net (fo=1, unset)            0.037     8.676    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X100Y193       net (fo=11673, unset)        1.412     7.979    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/clk
                         clock pessimism              0.218     8.197    
                         clock uncertainty           -0.035     8.162    
    SLICE_X100Y193       FDRE (Setup_fdre_C_D)        0.047     8.209    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.045ns (24.274%)  route 3.260ns (75.726%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 8.082 - 4.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, unplaced)     1.682     4.467    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.175     4.642    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X67Y183        net (fo=176, unplaced)       1.039     5.681    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/in_r_re[2]
    SLICE_X67Y183        LUT6 (Prop_lut6_I1_O)        0.043     5.724    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_8/O
    SLICE_X69Y183        net (fo=2, unplaced)         0.733     6.457    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_8_n_0
    SLICE_X69Y183        LUT6 (Prop_lut6_I0_O)        0.043     6.500    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_12/O
    SLICE_X69Y183        net (fo=1, unset)            0.011     6.511    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_12_n_0
    SLICE_X69Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.174     6.685    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X69Y184        net (fo=1, unset)            0.000     6.685    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X69Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     6.799    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X74Y185        net (fo=5, unplaced)         0.957     7.756    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X74Y185        LUT6 (Prop_lut6_I1_O)        0.043     7.799    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_13/O
    SLICE_X74Y185        net (fo=2, unplaced)         0.226     8.025    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_13_n_0
    SLICE_X74Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.068    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_4/O
    SLICE_X76Y185        net (fo=1, unplaced)         0.250     8.318    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_4_n_0
    SLICE_X76Y185        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.571    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X76Y186        net (fo=1, unset)            0.007     8.578    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X76Y186        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.735    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_1/O[3]
    SLICE_X76Y186        net (fo=1, unset)            0.037     8.772    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X76Y186        net (fo=11673, unset)        1.515     8.082    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/clk
                         clock pessimism              0.218     8.300    
                         clock uncertainty           -0.035     8.265    
    SLICE_X76Y186        FDRE (Setup_fdre_C_D)        0.047     8.312    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.114ns (26.455%)  route 3.097ns (73.545%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 7.994 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y181        net (fo=11673, unplaced)     1.680     4.465    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_fdre_C_Q)         0.175     4.640    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/Q
    SLICE_X88Y177        net (fo=165, unplaced)       1.539     6.179    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/in_r_re[0]
    SLICE_X88Y177        LUT6 (Prop_lut6_I1_O)        0.043     6.222    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_2/O
    SLICE_X90Y176        net (fo=2, unplaced)         0.311     6.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_2_n_0
    SLICE_X90Y176        LUT5 (Prop_lut5_I0_O)        0.043     6.576    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_5/O
    SLICE_X90Y176        net (fo=1, unset)            0.011     6.587    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_5_n_0
    SLICE_X90Y176        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.174     6.761    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[2]_i_1/CO[3]
    SLICE_X90Y177        net (fo=1, unset)            0.007     6.768    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[2]_i_1_n_0
    SLICE_X90Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.822    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X90Y178        net (fo=1, unset)            0.000     6.822    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X90Y178        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     6.995    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X95Y178        net (fo=5, unplaced)         0.387     7.382    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X95Y178        LUT4 (Prop_lut4_I2_O)        0.043     7.425    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_10/O
    SLICE_X95Y178        net (fo=1, unplaced)         0.466     7.891    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_10_n_0
    SLICE_X95Y178        LUT6 (Prop_lut6_I2_O)        0.043     7.934    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_2/O
    SLICE_X93Y178        net (fo=1, unplaced)         0.332     8.266    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_2_n_0
    SLICE_X93Y178        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.459    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X93Y179        net (fo=1, unset)            0.007     8.466    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X93Y179        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.639    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_1/O[1]
    SLICE_X93Y179        net (fo=1, unset)            0.037     8.676    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X93Y179        net (fo=11673, unset)        1.427     7.994    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/clk
                         clock pessimism              0.218     8.212    
                         clock uncertainty           -0.035     8.177    
    SLICE_X93Y179        FDRE (Setup_fdre_C_D)        0.047     8.224    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.224    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.449ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_4/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.085ns (25.139%)  route 3.231ns (74.861%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 8.098 - 4.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y180        net (fo=11673, unplaced)     1.676     4.461    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_4/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y180        FDRE (Prop_fdre_C_Q)         0.175     4.636    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_4/dout_1_reg[2]/Q
    SLICE_X67Y180        net (fo=19, unplaced)        1.307     5.943    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/in_l_re[2]
    SLICE_X67Y180        LUT6 (Prop_lut6_I0_O)        0.043     5.986    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_28/O
    SLICE_X69Y180        net (fo=2, unplaced)         0.252     6.238    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_28_n_0
    SLICE_X69Y180        LUT6 (Prop_lut6_I0_O)        0.043     6.281    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_32/O
    SLICE_X69Y180        net (fo=1, unset)            0.012     6.293    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_32_n_0
    SLICE_X69Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     6.542    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[14]_i_13/CO[3]
    SLICE_X69Y181        net (fo=1, unset)            0.000     6.542    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[14]_i_13_n_0
    SLICE_X69Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     6.715    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[15]_i_3/O[1]
    SLICE_X67Y181        net (fo=5, unplaced)         1.053     7.768    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[15]_i_3_n_6
    SLICE_X67Y181        LUT3 (Prop_lut3_I0_O)        0.043     7.811    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_11/O
    SLICE_X67Y182        net (fo=1, unplaced)         0.298     8.109    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_11_n_0
    SLICE_X67Y182        LUT6 (Prop_lut6_I3_O)        0.043     8.152    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_3/O
    SLICE_X68Y183        net (fo=1, unplaced)         0.272     8.424    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_3_n_0
    SLICE_X68Y183        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     8.626    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[14]_i_1/CO[3]
    SLICE_X68Y184        net (fo=1, unset)            0.000     8.626    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[14]_i_1_n_0
    SLICE_X68Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.740    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[15]_i_1/O[0]
    SLICE_X68Y184        net (fo=1, unset)            0.037     8.777    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X68Y184        net (fo=11673, unset)        1.531     8.098    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/clk
                         clock pessimism              0.218     8.316    
                         clock uncertainty           -0.035     8.281    
    SLICE_X68Y184        FDRE (Setup_fdre_C_D)        0.047     8.328    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                 -0.449    

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 1.136ns (27.275%)  route 3.029ns (72.725%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 7.954 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y181        net (fo=11673, unplaced)     1.680     4.465    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_fdre_C_Q)         0.175     4.640    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/Q
    SLICE_X100Y182       net (fo=165, unplaced)       1.742     6.382    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/in_r_re[0]
    SLICE_X100Y182       LUT6 (Prop_lut6_I3_O)        0.043     6.425    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10/O
    SLICE_X101Y183       net (fo=2, unplaced)         0.351     6.776    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10_n_0
    SLICE_X101Y183       LUT6 (Prop_lut6_I0_O)        0.043     6.819    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14/O
    SLICE_X101Y183       net (fo=1, unset)            0.012     6.831    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     7.080    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X101Y184       net (fo=1, unset)            0.000     7.080    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X101Y184       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.194    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X101Y185       net (fo=5, unplaced)         0.387     7.581    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X101Y185       LUT6 (Prop_lut6_I1_O)        0.043     7.624    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13/O
    SLICE_X102Y184       net (fo=2, unset)            0.193     7.817    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13_n_0
    SLICE_X102Y184       LUT5 (Prop_lut5_I4_O)        0.043     7.860    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4/O
    SLICE_X103Y184       net (fo=1, unplaced)         0.300     8.160    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.413    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X103Y185       net (fo=1, unset)            0.007     8.420    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X103Y185       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.593    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_1/O[1]
    SLICE_X103Y185       net (fo=1, unset)            0.037     8.630    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X103Y185       net (fo=11673, unset)        1.387     7.954    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/clk
                         clock pessimism              0.218     8.172    
                         clock uncertainty           -0.035     8.137    
    SLICE_X103Y185       FDRE (Setup_fdre_C_D)        0.047     8.184    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.109ns (26.367%)  route 3.097ns (73.633%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 7.995 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y181        net (fo=11673, unplaced)     1.680     4.465    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_fdre_C_Q)         0.175     4.640    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/Q
    SLICE_X88Y177        net (fo=165, unplaced)       1.539     6.179    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/in_r_re[0]
    SLICE_X88Y177        LUT6 (Prop_lut6_I1_O)        0.043     6.222    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_2/O
    SLICE_X90Y176        net (fo=2, unplaced)         0.311     6.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_2_n_0
    SLICE_X90Y176        LUT5 (Prop_lut5_I0_O)        0.043     6.576    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_5/O
    SLICE_X90Y176        net (fo=1, unset)            0.011     6.587    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_5_n_0
    SLICE_X90Y176        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.174     6.761    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[2]_i_1/CO[3]
    SLICE_X90Y177        net (fo=1, unset)            0.007     6.768    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[2]_i_1_n_0
    SLICE_X90Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.822    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X90Y178        net (fo=1, unset)            0.000     6.822    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X90Y178        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     6.995    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X95Y178        net (fo=5, unplaced)         0.387     7.382    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X95Y178        LUT4 (Prop_lut4_I2_O)        0.043     7.425    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_10/O
    SLICE_X95Y178        net (fo=1, unplaced)         0.466     7.891    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_10_n_0
    SLICE_X95Y178        LUT6 (Prop_lut6_I2_O)        0.043     7.934    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_2/O
    SLICE_X93Y178        net (fo=1, unplaced)         0.332     8.266    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_2_n_0
    SLICE_X93Y178        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.459    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X93Y179        net (fo=1, unset)            0.007     8.466    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X93Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.520    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_1/CO[3]
    SLICE_X93Y180        net (fo=1, unset)            0.000     8.520    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_1_n_0
    SLICE_X93Y180        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.634    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[15]_i_1/O[0]
    SLICE_X93Y180        net (fo=1, unset)            0.037     8.671    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X93Y180        net (fo=11673, unset)        1.428     7.995    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/clk
                         clock pessimism              0.218     8.213    
                         clock uncertainty           -0.035     8.178    
    SLICE_X93Y180        FDRE (Setup_fdre_C_D)        0.047     8.225    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.225    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 1.131ns (27.187%)  route 3.029ns (72.812%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 7.955 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y181        net (fo=11673, unplaced)     1.680     4.465    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_fdre_C_Q)         0.175     4.640    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/Q
    SLICE_X100Y182       net (fo=165, unplaced)       1.742     6.382    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/in_r_re[0]
    SLICE_X100Y182       LUT6 (Prop_lut6_I3_O)        0.043     6.425    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10/O
    SLICE_X101Y183       net (fo=2, unplaced)         0.351     6.776    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10_n_0
    SLICE_X101Y183       LUT6 (Prop_lut6_I0_O)        0.043     6.819    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14/O
    SLICE_X101Y183       net (fo=1, unset)            0.012     6.831    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     7.080    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X101Y184       net (fo=1, unset)            0.000     7.080    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X101Y184       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.194    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X101Y185       net (fo=5, unplaced)         0.387     7.581    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X101Y185       LUT6 (Prop_lut6_I1_O)        0.043     7.624    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13/O
    SLICE_X102Y184       net (fo=2, unset)            0.193     7.817    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13_n_0
    SLICE_X102Y184       LUT5 (Prop_lut5_I4_O)        0.043     7.860    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4/O
    SLICE_X103Y184       net (fo=1, unplaced)         0.300     8.160    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.413    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X103Y185       net (fo=1, unset)            0.007     8.420    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X103Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.474    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_1/CO[3]
    SLICE_X103Y186       net (fo=1, unset)            0.000     8.474    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_1_n_0
    SLICE_X103Y186       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.588    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[15]_i_1/O[0]
    SLICE_X103Y186       net (fo=1, unset)            0.037     8.625    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X103Y186       net (fo=11673, unset)        1.388     7.955    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/clk
                         clock pessimism              0.218     8.173    
                         clock uncertainty           -0.035     8.138    
    SLICE_X103Y186       FDRE (Setup_fdre_C_D)        0.047     8.185    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                 -0.440    

Slack (VIOLATED) :        -0.436ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 1.098ns (26.174%)  route 3.097ns (73.826%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 7.994 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y181        net (fo=11673, unplaced)     1.680     4.465    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_fdre_C_Q)         0.175     4.640    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/Q
    SLICE_X88Y177        net (fo=165, unplaced)       1.539     6.179    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/in_r_re[0]
    SLICE_X88Y177        LUT6 (Prop_lut6_I1_O)        0.043     6.222    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_2/O
    SLICE_X90Y176        net (fo=2, unplaced)         0.311     6.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_2_n_0
    SLICE_X90Y176        LUT5 (Prop_lut5_I0_O)        0.043     6.576    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_5/O
    SLICE_X90Y176        net (fo=1, unset)            0.011     6.587    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_5_n_0
    SLICE_X90Y176        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.174     6.761    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[2]_i_1/CO[3]
    SLICE_X90Y177        net (fo=1, unset)            0.007     6.768    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[2]_i_1_n_0
    SLICE_X90Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.822    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X90Y178        net (fo=1, unset)            0.000     6.822    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X90Y178        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     6.995    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X95Y178        net (fo=5, unplaced)         0.387     7.382    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X95Y178        LUT4 (Prop_lut4_I2_O)        0.043     7.425    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_10/O
    SLICE_X95Y178        net (fo=1, unplaced)         0.466     7.891    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_10_n_0
    SLICE_X95Y178        LUT6 (Prop_lut6_I2_O)        0.043     7.934    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_2/O
    SLICE_X93Y178        net (fo=1, unplaced)         0.332     8.266    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_2_n_0
    SLICE_X93Y178        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.459    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X93Y179        net (fo=1, unset)            0.007     8.466    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X93Y179        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.623    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_1/O[3]
    SLICE_X93Y179        net (fo=1, unset)            0.037     8.660    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X93Y179        net (fo=11673, unset)        1.427     7.994    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/clk
                         clock pessimism              0.218     8.212    
                         clock uncertainty           -0.035     8.177    
    SLICE_X93Y179        FDRE (Setup_fdre_C_D)        0.047     8.224    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.224    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                 -0.436    

Slack (VIOLATED) :        -0.430ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.120ns (26.994%)  route 3.029ns (73.006%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 7.954 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y181        net (fo=11673, unplaced)     1.680     4.465    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_fdre_C_Q)         0.175     4.640    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/Q
    SLICE_X100Y182       net (fo=165, unplaced)       1.742     6.382    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/in_r_re[0]
    SLICE_X100Y182       LUT6 (Prop_lut6_I3_O)        0.043     6.425    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10/O
    SLICE_X101Y183       net (fo=2, unplaced)         0.351     6.776    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10_n_0
    SLICE_X101Y183       LUT6 (Prop_lut6_I0_O)        0.043     6.819    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14/O
    SLICE_X101Y183       net (fo=1, unset)            0.012     6.831    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     7.080    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X101Y184       net (fo=1, unset)            0.000     7.080    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X101Y184       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.194    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X101Y185       net (fo=5, unplaced)         0.387     7.581    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X101Y185       LUT6 (Prop_lut6_I1_O)        0.043     7.624    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13/O
    SLICE_X102Y184       net (fo=2, unset)            0.193     7.817    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13_n_0
    SLICE_X102Y184       LUT5 (Prop_lut5_I4_O)        0.043     7.860    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4/O
    SLICE_X103Y184       net (fo=1, unplaced)         0.300     8.160    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.413    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X103Y185       net (fo=1, unset)            0.007     8.420    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X103Y185       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.577    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_1/O[3]
    SLICE_X103Y185       net (fo=1, unset)            0.037     8.614    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X103Y185       net (fo=11673, unset)        1.387     7.954    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/clk
                         clock pessimism              0.218     8.172    
                         clock uncertainty           -0.035     8.137    
    SLICE_X103Y185       FDRE (Setup_fdre_C_D)        0.047     8.184    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                 -0.430    

Slack (VIOLATED) :        -0.423ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.008ns (23.618%)  route 3.260ns (76.382%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 8.082 - 4.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, unplaced)     1.682     4.467    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.175     4.642    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X67Y183        net (fo=176, unplaced)       1.039     5.681    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/in_r_re[2]
    SLICE_X67Y183        LUT6 (Prop_lut6_I1_O)        0.043     5.724    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_8/O
    SLICE_X69Y183        net (fo=2, unplaced)         0.733     6.457    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_8_n_0
    SLICE_X69Y183        LUT6 (Prop_lut6_I0_O)        0.043     6.500    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_12/O
    SLICE_X69Y183        net (fo=1, unset)            0.011     6.511    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_12_n_0
    SLICE_X69Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.174     6.685    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X69Y184        net (fo=1, unset)            0.000     6.685    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X69Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     6.799    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X74Y185        net (fo=5, unplaced)         0.957     7.756    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X74Y185        LUT6 (Prop_lut6_I1_O)        0.043     7.799    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_13/O
    SLICE_X74Y185        net (fo=2, unplaced)         0.226     8.025    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_13_n_0
    SLICE_X74Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.068    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_4/O
    SLICE_X76Y185        net (fo=1, unplaced)         0.250     8.318    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_4_n_0
    SLICE_X76Y185        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.571    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X76Y186        net (fo=1, unset)            0.007     8.578    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X76Y186        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120     8.698    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_1/O[2]
    SLICE_X76Y186        net (fo=1, unset)            0.037     8.735    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg0[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X76Y186        net (fo=11673, unset)        1.515     8.082    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/clk
                         clock pessimism              0.218     8.300    
                         clock uncertainty           -0.035     8.265    
    SLICE_X76Y186        FDRE (Setup_fdre_C_D)        0.047     8.312    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.002ns (23.510%)  route 3.260ns (76.490%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 8.082 - 4.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, unplaced)     1.682     4.467    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.175     4.642    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X67Y183        net (fo=176, unplaced)       1.039     5.681    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/in_r_re[2]
    SLICE_X67Y183        LUT6 (Prop_lut6_I1_O)        0.043     5.724    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_8/O
    SLICE_X69Y183        net (fo=2, unplaced)         0.733     6.457    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_8_n_0
    SLICE_X69Y183        LUT6 (Prop_lut6_I0_O)        0.043     6.500    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_12/O
    SLICE_X69Y183        net (fo=1, unset)            0.011     6.511    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[6]_i_12_n_0
    SLICE_X69Y183        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.174     6.685    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X69Y184        net (fo=1, unset)            0.000     6.685    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X69Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     6.799    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X74Y185        net (fo=5, unplaced)         0.957     7.756    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X74Y185        LUT6 (Prop_lut6_I1_O)        0.043     7.799    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_13/O
    SLICE_X74Y185        net (fo=2, unplaced)         0.226     8.025    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_13_n_0
    SLICE_X74Y185        LUT5 (Prop_lut5_I4_O)        0.043     8.068    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_4/O
    SLICE_X76Y185        net (fo=1, unplaced)         0.250     8.318    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_4_n_0
    SLICE_X76Y185        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.571    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X76Y186        net (fo=1, unset)            0.007     8.578    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X76Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.692    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_1/O[0]
    SLICE_X76Y186        net (fo=1, unset)            0.037     8.729    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg0[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X76Y186        net (fo=11673, unset)        1.515     8.082    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/clk
                         clock pessimism              0.218     8.300    
                         clock uncertainty           -0.035     8.265    
    SLICE_X76Y186        FDRE (Setup_fdre_C_D)        0.047     8.312    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 1.061ns (25.517%)  route 3.097ns (74.483%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 7.979 - 4.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, unplaced)     1.682     4.467    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.175     4.642    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X89Y186        net (fo=176, unplaced)       1.782     6.424    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/in_r_re[2]
    SLICE_X89Y186        LUT6 (Prop_lut6_I1_O)        0.043     6.467    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_8/O
    SLICE_X95Y188        net (fo=2, unplaced)         0.321     6.788    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_8_n_0
    SLICE_X95Y188        LUT6 (Prop_lut6_I0_O)        0.043     6.831    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_12/O
    SLICE_X95Y188        net (fo=1, unset)            0.011     6.842    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_12_n_0
    SLICE_X95Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.174     7.016    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X95Y189        net (fo=1, unset)            0.000     7.016    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X95Y189        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.130    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X98Y191        net (fo=5, unplaced)         0.433     7.563    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X98Y191        LUT6 (Prop_lut6_I1_O)        0.043     7.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_13/O
    SLICE_X98Y191        net (fo=2, unset)            0.226     7.832    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_13_n_0
    SLICE_X98Y191        LUT5 (Prop_lut5_I4_O)        0.043     7.875    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_4/O
    SLICE_X100Y191       net (fo=1, unplaced)         0.280     8.155    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_4_n_0
    SLICE_X100Y191       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.408    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X100Y192       net (fo=1, unset)            0.007     8.415    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X100Y192       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.588    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_1/O[1]
    SLICE_X100Y192       net (fo=1, unset)            0.037     8.625    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X100Y192       net (fo=11673, unset)        1.412     7.979    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/clk
                         clock pessimism              0.218     8.197    
                         clock uncertainty           -0.035     8.162    
    SLICE_X100Y192       FDRE (Setup_fdre_C_D)        0.047     8.209    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.402ns  (required time - arrival time)
  Source:                 video_state_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tm3_sram_we_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.218ns (6.358%)  route 3.211ns (93.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 7.933 - 4.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y91         net (fo=11673, unplaced)     2.009     4.794    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.175     4.969    video_state_reg/Q
    SLICE_X67Y91         net (fo=3, unset)            0.359     5.328    video_state
    SLICE_X67Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.371    tm3_sram_data_xhdl0[63]_i_1/O
    SLICE_X67Y100        net (fo=72, unplaced)        2.852     8.223    tm3_sram_data_xhdl0[63]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y100        net (fo=11673, unplaced)     1.366     7.933    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.218     8.151    
                         clock uncertainty           -0.035     8.116    
    SLICE_X67Y100        FDSE (Setup_fdse_C_S)       -0.295     7.821    tm3_sram_we_reg[3]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                 -0.402    

Slack (VIOLATED) :        -0.402ns  (required time - arrival time)
  Source:                 video_state_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tm3_sram_we_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.218ns (6.358%)  route 3.211ns (93.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 7.933 - 4.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y91         net (fo=11673, unplaced)     2.009     4.794    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.175     4.969    video_state_reg/Q
    SLICE_X67Y91         net (fo=3, unset)            0.359     5.328    video_state
    SLICE_X67Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.371    tm3_sram_data_xhdl0[63]_i_1/O
    SLICE_X67Y100        net (fo=72, unplaced)        2.852     8.223    tm3_sram_data_xhdl0[63]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y100        net (fo=11673, unplaced)     1.366     7.933    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.218     8.151    
                         clock uncertainty           -0.035     8.116    
    SLICE_X67Y100        FDSE (Setup_fdse_C_S)       -0.295     7.821    tm3_sram_we_reg[4]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                 -0.402    

Slack (VIOLATED) :        -0.402ns  (required time - arrival time)
  Source:                 video_state_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tm3_sram_we_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.218ns (6.358%)  route 3.211ns (93.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 7.933 - 4.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y91         net (fo=11673, unplaced)     2.009     4.794    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.175     4.969    video_state_reg/Q
    SLICE_X67Y91         net (fo=3, unset)            0.359     5.328    video_state
    SLICE_X67Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.371    tm3_sram_data_xhdl0[63]_i_1/O
    SLICE_X67Y100        net (fo=72, unplaced)        2.852     8.223    tm3_sram_data_xhdl0[63]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y100        net (fo=11673, unplaced)     1.366     7.933    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.218     8.151    
                         clock uncertainty           -0.035     8.116    
    SLICE_X67Y100        FDSE (Setup_fdse_C_S)       -0.295     7.821    tm3_sram_we_reg[5]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                 -0.402    

Slack (VIOLATED) :        -0.402ns  (required time - arrival time)
  Source:                 video_state_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tm3_sram_we_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.218ns (6.358%)  route 3.211ns (93.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 7.933 - 4.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y91         net (fo=11673, unplaced)     2.009     4.794    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.175     4.969    video_state_reg/Q
    SLICE_X67Y91         net (fo=3, unset)            0.359     5.328    video_state
    SLICE_X67Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.371    tm3_sram_data_xhdl0[63]_i_1/O
    SLICE_X67Y100        net (fo=72, unplaced)        2.852     8.223    tm3_sram_data_xhdl0[63]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y100        net (fo=11673, unplaced)     1.366     7.933    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.218     8.151    
                         clock uncertainty           -0.035     8.116    
    SLICE_X67Y100        FDSE (Setup_fdse_C_S)       -0.295     7.821    tm3_sram_we_reg[6]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                 -0.402    

Slack (VIOLATED) :        -0.402ns  (required time - arrival time)
  Source:                 video_state_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tm3_sram_we_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.218ns (6.358%)  route 3.211ns (93.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 7.933 - 4.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y91         net (fo=11673, unplaced)     2.009     4.794    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.175     4.969    video_state_reg/Q
    SLICE_X67Y91         net (fo=3, unset)            0.359     5.328    video_state
    SLICE_X67Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.371    tm3_sram_data_xhdl0[63]_i_1/O
    SLICE_X67Y100        net (fo=72, unplaced)        2.852     8.223    tm3_sram_data_xhdl0[63]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y100        net (fo=11673, unplaced)     1.366     7.933    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.218     8.151    
                         clock uncertainty           -0.035     8.116    
    SLICE_X67Y100        FDSE (Setup_fdse_C_S)       -0.295     7.821    tm3_sram_we_reg[7]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                 -0.402    

Slack (VIOLATED) :        -0.401ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.123ns (26.257%)  route 3.154ns (73.743%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 7.924 - 4.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X63Y205        net (fo=11673, unplaced)     1.493     4.278    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y205        FDRE (Prop_fdre_C_Q)         0.175     4.453    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[2]/Q
    SLICE_X68Y213        net (fo=336, unplaced)       1.484     5.937    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/in_r_im[2]
    SLICE_X68Y213        LUT6 (Prop_lut6_I1_O)        0.043     5.980    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg[6]_i_10/O
    SLICE_X69Y213        net (fo=2, unplaced)         0.351     6.331    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg[6]_i_10_n_0
    SLICE_X69Y213        LUT6 (Prop_lut6_I0_O)        0.043     6.374    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg[6]_i_14/O
    SLICE_X69Y213        net (fo=1, unset)            0.012     6.386    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg[6]_i_14_n_0
    SLICE_X69Y213        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     6.635    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg_reg[6]_i_3/CO[3]
    SLICE_X69Y214        net (fo=1, unset)            0.000     6.635    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg_reg[6]_i_3_n_0
    SLICE_X69Y214        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     6.808    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg_reg[14]_i_14/O[1]
    SLICE_X69Y218        net (fo=5, unplaced)         1.053     7.861    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg_reg[14]_i_14_n_6
    SLICE_X69Y218        LUT6 (Prop_lut6_I3_O)        0.043     7.904    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg[14]_i_5/O
    SLICE_X68Y218        net (fo=1, unplaced)         0.217     8.121    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg[14]_i_5_n_0
    SLICE_X68Y218        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     8.404    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg_reg[14]_i_1/CO[3]
    SLICE_X68Y219        net (fo=1, unset)            0.000     8.404    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg_reg[14]_i_1_n_0
    SLICE_X68Y219        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.518    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg_reg[15]_i_1/O[0]
    SLICE_X68Y219        net (fo=1, unset)            0.037     8.555    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X68Y219        net (fo=11673, unset)        1.357     7.924    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/clk
                         clock pessimism              0.218     8.142    
                         clock uncertainty           -0.035     8.107    
    SLICE_X68Y219        FDRE (Setup_fdre_C_D)        0.047     8.154    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_15/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 -0.401    

Slack (VIOLATED) :        -0.400ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.045ns (25.229%)  route 3.097ns (74.771%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 7.979 - 4.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, unplaced)     1.682     4.467    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.175     4.642    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X89Y186        net (fo=176, unplaced)       1.782     6.424    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/in_r_re[2]
    SLICE_X89Y186        LUT6 (Prop_lut6_I1_O)        0.043     6.467    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_8/O
    SLICE_X95Y188        net (fo=2, unplaced)         0.321     6.788    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_8_n_0
    SLICE_X95Y188        LUT6 (Prop_lut6_I0_O)        0.043     6.831    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_12/O
    SLICE_X95Y188        net (fo=1, unset)            0.011     6.842    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_12_n_0
    SLICE_X95Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.174     7.016    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X95Y189        net (fo=1, unset)            0.000     7.016    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X95Y189        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.130    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X98Y191        net (fo=5, unplaced)         0.433     7.563    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X98Y191        LUT6 (Prop_lut6_I1_O)        0.043     7.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_13/O
    SLICE_X98Y191        net (fo=2, unset)            0.226     7.832    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_13_n_0
    SLICE_X98Y191        LUT5 (Prop_lut5_I4_O)        0.043     7.875    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_4/O
    SLICE_X100Y191       net (fo=1, unplaced)         0.280     8.155    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_4_n_0
    SLICE_X100Y191       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.408    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X100Y192       net (fo=1, unset)            0.007     8.415    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X100Y192       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.572    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_1/O[3]
    SLICE_X100Y192       net (fo=1, unset)            0.037     8.609    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X100Y192       net (fo=11673, unset)        1.412     7.979    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/clk
                         clock pessimism              0.218     8.197    
                         clock uncertainty           -0.035     8.162    
    SLICE_X100Y192       FDRE (Setup_fdre_C_D)        0.047     8.209    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 -0.400    

Slack (VIOLATED) :        -0.399ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.099ns (26.733%)  route 3.012ns (73.267%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 7.950 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y181        net (fo=11673, unplaced)     1.683     4.468    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_fdre_C_Q)         0.175     4.643    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/Q
    SLICE_X96Y177        net (fo=187, unplaced)       1.733     6.376    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/in_r_re[1]
    SLICE_X96Y177        LUT4 (Prop_lut4_I0_O)        0.043     6.419    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[2]_i_3/O
    SLICE_X97Y177        net (fo=1, unplaced)         0.300     6.719    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[2]_i_3_n_0
    SLICE_X97Y177        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.921    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[2]_i_1/CO[3]
    SLICE_X97Y178        net (fo=1, unset)            0.007     6.928    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[2]_i_1_n_0
    SLICE_X97Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.982    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X97Y179        net (fo=1, unset)            0.000     6.982    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X97Y179        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.155    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X104Y179       net (fo=5, unplaced)         0.471     7.626    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X104Y179       LUT4 (Prop_lut4_I2_O)        0.043     7.669    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10/O
    SLICE_X101Y179       net (fo=1, unplaced)         0.266     7.935    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10_n_0
    SLICE_X101Y179       LUT6 (Prop_lut6_I2_O)        0.043     7.978    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2/O
    SLICE_X102Y179       net (fo=1, unplaced)         0.191     8.169    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.362    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X102Y180       net (fo=1, unset)            0.007     8.369    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     8.542    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_1/O[1]
    SLICE_X102Y180       net (fo=1, unset)            0.037     8.579    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X102Y180       net (fo=11673, unset)        1.383     7.950    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/clk
                         clock pessimism              0.218     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X102Y180       FDRE (Setup_fdre_C_D)        0.047     8.180    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                 -0.399    

Slack (VIOLATED) :        -0.399ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 1.061ns (25.517%)  route 3.097ns (74.483%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 7.994 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y181        net (fo=11673, unplaced)     1.680     4.465    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_fdre_C_Q)         0.175     4.640    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/Q
    SLICE_X88Y177        net (fo=165, unplaced)       1.539     6.179    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/in_r_re[0]
    SLICE_X88Y177        LUT6 (Prop_lut6_I1_O)        0.043     6.222    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_2/O
    SLICE_X90Y176        net (fo=2, unplaced)         0.311     6.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_2_n_0
    SLICE_X90Y176        LUT5 (Prop_lut5_I0_O)        0.043     6.576    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_5/O
    SLICE_X90Y176        net (fo=1, unset)            0.011     6.587    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_5_n_0
    SLICE_X90Y176        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.174     6.761    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[2]_i_1/CO[3]
    SLICE_X90Y177        net (fo=1, unset)            0.007     6.768    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[2]_i_1_n_0
    SLICE_X90Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.822    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X90Y178        net (fo=1, unset)            0.000     6.822    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X90Y178        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     6.995    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X95Y178        net (fo=5, unplaced)         0.387     7.382    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X95Y178        LUT4 (Prop_lut4_I2_O)        0.043     7.425    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_10/O
    SLICE_X95Y178        net (fo=1, unplaced)         0.466     7.891    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_10_n_0
    SLICE_X95Y178        LUT6 (Prop_lut6_I2_O)        0.043     7.934    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_2/O
    SLICE_X93Y178        net (fo=1, unplaced)         0.332     8.266    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_2_n_0
    SLICE_X93Y178        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.459    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X93Y179        net (fo=1, unset)            0.007     8.466    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X93Y179        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120     8.586    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_1/O[2]
    SLICE_X93Y179        net (fo=1, unset)            0.037     8.623    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg0[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X93Y179        net (fo=11673, unset)        1.427     7.994    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/clk
                         clock pessimism              0.218     8.212    
                         clock uncertainty           -0.035     8.177    
    SLICE_X93Y179        FDRE (Setup_fdre_C_D)        0.047     8.224    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.224    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                 -0.399    

Slack (VIOLATED) :        -0.394ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 1.094ns (26.644%)  route 3.012ns (73.356%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 7.950 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y181        net (fo=11673, unplaced)     1.683     4.468    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_fdre_C_Q)         0.175     4.643    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/Q
    SLICE_X96Y177        net (fo=187, unplaced)       1.733     6.376    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/in_r_re[1]
    SLICE_X96Y177        LUT4 (Prop_lut4_I0_O)        0.043     6.419    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[2]_i_3/O
    SLICE_X97Y177        net (fo=1, unplaced)         0.300     6.719    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[2]_i_3_n_0
    SLICE_X97Y177        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.921    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[2]_i_1/CO[3]
    SLICE_X97Y178        net (fo=1, unset)            0.007     6.928    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[2]_i_1_n_0
    SLICE_X97Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.982    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X97Y179        net (fo=1, unset)            0.000     6.982    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X97Y179        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.155    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X104Y179       net (fo=5, unplaced)         0.471     7.626    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X104Y179       LUT4 (Prop_lut4_I2_O)        0.043     7.669    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10/O
    SLICE_X101Y179       net (fo=1, unplaced)         0.266     7.935    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10_n_0
    SLICE_X101Y179       LUT6 (Prop_lut6_I2_O)        0.043     7.978    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2/O
    SLICE_X102Y179       net (fo=1, unplaced)         0.191     8.169    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.362    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X102Y180       net (fo=1, unset)            0.007     8.369    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.423    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_1/CO[3]
    SLICE_X102Y181       net (fo=1, unset)            0.000     8.423    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_1_n_0
    SLICE_X102Y181       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.537    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[15]_i_1/O[0]
    SLICE_X102Y181       net (fo=1, unset)            0.037     8.574    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X102Y181       net (fo=11673, unset)        1.383     7.950    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/clk
                         clock pessimism              0.218     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X102Y181       FDRE (Setup_fdre_C_D)        0.047     8.180    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                 -0.394    

Slack (VIOLATED) :        -0.393ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.083ns (26.338%)  route 3.029ns (73.662%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 7.954 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y181        net (fo=11673, unplaced)     1.680     4.465    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_fdre_C_Q)         0.175     4.640    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/Q
    SLICE_X100Y182       net (fo=165, unplaced)       1.742     6.382    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/in_r_re[0]
    SLICE_X100Y182       LUT6 (Prop_lut6_I3_O)        0.043     6.425    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10/O
    SLICE_X101Y183       net (fo=2, unplaced)         0.351     6.776    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10_n_0
    SLICE_X101Y183       LUT6 (Prop_lut6_I0_O)        0.043     6.819    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14/O
    SLICE_X101Y183       net (fo=1, unset)            0.012     6.831    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     7.080    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X101Y184       net (fo=1, unset)            0.000     7.080    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X101Y184       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.194    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X101Y185       net (fo=5, unplaced)         0.387     7.581    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X101Y185       LUT6 (Prop_lut6_I1_O)        0.043     7.624    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13/O
    SLICE_X102Y184       net (fo=2, unset)            0.193     7.817    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13_n_0
    SLICE_X102Y184       LUT5 (Prop_lut5_I4_O)        0.043     7.860    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4/O
    SLICE_X103Y184       net (fo=1, unplaced)         0.300     8.160    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.413    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X103Y185       net (fo=1, unset)            0.007     8.420    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X103Y185       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120     8.540    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_1/O[2]
    SLICE_X103Y185       net (fo=1, unset)            0.037     8.577    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg0[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X103Y185       net (fo=11673, unset)        1.387     7.954    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/clk
                         clock pessimism              0.218     8.172    
                         clock uncertainty           -0.035     8.137    
    SLICE_X103Y185       FDRE (Setup_fdre_C_D)        0.047     8.184    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.393ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.055ns (25.409%)  route 3.097ns (74.591%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 7.994 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y181        net (fo=11673, unplaced)     1.680     4.465    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_fdre_C_Q)         0.175     4.640    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/Q
    SLICE_X88Y177        net (fo=165, unplaced)       1.539     6.179    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/in_r_re[0]
    SLICE_X88Y177        LUT6 (Prop_lut6_I1_O)        0.043     6.222    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_2/O
    SLICE_X90Y176        net (fo=2, unplaced)         0.311     6.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_2_n_0
    SLICE_X90Y176        LUT5 (Prop_lut5_I0_O)        0.043     6.576    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_5/O
    SLICE_X90Y176        net (fo=1, unset)            0.011     6.587    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[2]_i_5_n_0
    SLICE_X90Y176        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.174     6.761    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[2]_i_1/CO[3]
    SLICE_X90Y177        net (fo=1, unset)            0.007     6.768    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[2]_i_1_n_0
    SLICE_X90Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.822    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X90Y178        net (fo=1, unset)            0.000     6.822    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X90Y178        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     6.995    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X95Y178        net (fo=5, unplaced)         0.387     7.382    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X95Y178        LUT4 (Prop_lut4_I2_O)        0.043     7.425    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_10/O
    SLICE_X95Y178        net (fo=1, unplaced)         0.466     7.891    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_10_n_0
    SLICE_X95Y178        LUT6 (Prop_lut6_I2_O)        0.043     7.934    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_2/O
    SLICE_X93Y178        net (fo=1, unplaced)         0.332     8.266    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg[10]_i_2_n_0
    SLICE_X93Y178        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.459    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X93Y179        net (fo=1, unset)            0.007     8.466    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X93Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.580    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[14]_i_1/O[0]
    SLICE_X93Y179        net (fo=1, unset)            0.037     8.617    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg0[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X93Y179        net (fo=11673, unset)        1.427     7.994    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/clk
                         clock pessimism              0.218     8.212    
                         clock uncertainty           -0.035     8.177    
    SLICE_X93Y179        FDRE (Setup_fdre_C_D)        0.047     8.224    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.224    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 1.077ns (26.230%)  route 3.029ns (73.770%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 7.954 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y181        net (fo=11673, unplaced)     1.680     4.465    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_fdre_C_Q)         0.175     4.640    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[0]/Q
    SLICE_X100Y182       net (fo=165, unplaced)       1.742     6.382    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/in_r_re[0]
    SLICE_X100Y182       LUT6 (Prop_lut6_I3_O)        0.043     6.425    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10/O
    SLICE_X101Y183       net (fo=2, unplaced)         0.351     6.776    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10_n_0
    SLICE_X101Y183       LUT6 (Prop_lut6_I0_O)        0.043     6.819    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14/O
    SLICE_X101Y183       net (fo=1, unset)            0.012     6.831    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     7.080    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X101Y184       net (fo=1, unset)            0.000     7.080    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X101Y184       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.194    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X101Y185       net (fo=5, unplaced)         0.387     7.581    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X101Y185       LUT6 (Prop_lut6_I1_O)        0.043     7.624    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13/O
    SLICE_X102Y184       net (fo=2, unset)            0.193     7.817    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13_n_0
    SLICE_X102Y184       LUT5 (Prop_lut5_I4_O)        0.043     7.860    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4/O
    SLICE_X103Y184       net (fo=1, unplaced)         0.300     8.160    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.413    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X103Y185       net (fo=1, unset)            0.007     8.420    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X103Y185       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.534    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_1/O[0]
    SLICE_X103Y185       net (fo=1, unset)            0.037     8.571    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg0[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X103Y185       net (fo=11673, unset)        1.387     7.954    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/clk
                         clock pessimism              0.218     8.172    
                         clock uncertainty           -0.035     8.137    
    SLICE_X103Y185       FDRE (Setup_fdre_C_D)        0.047     8.184    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.383ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.083ns (26.447%)  route 3.012ns (73.553%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 7.950 - 4.000 ) 
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y181        net (fo=11673, unplaced)     1.683     4.468    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y181        FDRE (Prop_fdre_C_Q)         0.175     4.643    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/Q
    SLICE_X96Y177        net (fo=187, unplaced)       1.733     6.376    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/in_r_re[1]
    SLICE_X96Y177        LUT4 (Prop_lut4_I0_O)        0.043     6.419    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[2]_i_3/O
    SLICE_X97Y177        net (fo=1, unplaced)         0.300     6.719    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[2]_i_3_n_0
    SLICE_X97Y177        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.921    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[2]_i_1/CO[3]
    SLICE_X97Y178        net (fo=1, unset)            0.007     6.928    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[2]_i_1_n_0
    SLICE_X97Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.982    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X97Y179        net (fo=1, unset)            0.000     6.982    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X97Y179        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     7.155    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X104Y179       net (fo=5, unplaced)         0.471     7.626    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X104Y179       LUT4 (Prop_lut4_I2_O)        0.043     7.669    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10/O
    SLICE_X101Y179       net (fo=1, unplaced)         0.266     7.935    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10_n_0
    SLICE_X101Y179       LUT6 (Prop_lut6_I2_O)        0.043     7.978    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2/O
    SLICE_X102Y179       net (fo=1, unplaced)         0.191     8.169    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.362    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X102Y180       net (fo=1, unset)            0.007     8.369    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     8.526    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_1/O[3]
    SLICE_X102Y180       net (fo=1, unset)            0.037     8.563    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X102Y180       net (fo=11673, unset)        1.383     7.950    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/clk
                         clock pessimism              0.218     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X102Y180       FDRE (Setup_fdre_C_D)        0.047     8.180    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                 -0.383    

Slack (VIOLATED) :        -0.363ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_4/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.998ns (23.599%)  route 3.231ns (76.401%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 8.097 - 4.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y180        net (fo=11673, unplaced)     1.676     4.461    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_4/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y180        FDRE (Prop_fdre_C_Q)         0.175     4.636    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_4/dout_1_reg[2]/Q
    SLICE_X67Y180        net (fo=19, unplaced)        1.307     5.943    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/in_l_re[2]
    SLICE_X67Y180        LUT6 (Prop_lut6_I0_O)        0.043     5.986    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_28/O
    SLICE_X69Y180        net (fo=2, unplaced)         0.252     6.238    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_28_n_0
    SLICE_X69Y180        LUT6 (Prop_lut6_I0_O)        0.043     6.281    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_32/O
    SLICE_X69Y180        net (fo=1, unset)            0.012     6.293    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_32_n_0
    SLICE_X69Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     6.542    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[14]_i_13/CO[3]
    SLICE_X69Y181        net (fo=1, unset)            0.000     6.542    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[14]_i_13_n_0
    SLICE_X69Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     6.715    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[15]_i_3/O[1]
    SLICE_X67Y181        net (fo=5, unplaced)         1.053     7.768    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[15]_i_3_n_6
    SLICE_X67Y181        LUT3 (Prop_lut3_I0_O)        0.043     7.811    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_11/O
    SLICE_X67Y182        net (fo=1, unplaced)         0.298     8.109    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_11_n_0
    SLICE_X67Y182        LUT6 (Prop_lut6_I3_O)        0.043     8.152    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_3/O
    SLICE_X68Y183        net (fo=1, unplaced)         0.272     8.424    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[14]_i_3_n_0
    SLICE_X68Y183        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.229     8.653    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[14]_i_1/O[3]
    SLICE_X68Y183        net (fo=1, unset)            0.037     8.690    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X68Y183        net (fo=11673, unset)        1.530     8.097    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/clk
                         clock pessimism              0.218     8.315    
                         clock uncertainty           -0.035     8.280    
    SLICE_X68Y183        FDRE (Setup_fdre_C_D)        0.047     8.327    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 -0.363    

Slack (VIOLATED) :        -0.363ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.008ns (24.555%)  route 3.097ns (75.445%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 7.979 - 4.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, unplaced)     1.682     4.467    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.175     4.642    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X89Y186        net (fo=176, unplaced)       1.782     6.424    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/in_r_re[2]
    SLICE_X89Y186        LUT6 (Prop_lut6_I1_O)        0.043     6.467    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_8/O
    SLICE_X95Y188        net (fo=2, unplaced)         0.321     6.788    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_8_n_0
    SLICE_X95Y188        LUT6 (Prop_lut6_I0_O)        0.043     6.831    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_12/O
    SLICE_X95Y188        net (fo=1, unset)            0.011     6.842    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_12_n_0
    SLICE_X95Y188        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.174     7.016    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X95Y189        net (fo=1, unset)            0.000     7.016    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X95Y189        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     7.130    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X98Y191        net (fo=5, unplaced)         0.433     7.563    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X98Y191        LUT6 (Prop_lut6_I1_O)        0.043     7.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_13/O
    SLICE_X98Y191        net (fo=2, unset)            0.226     7.832    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_13_n_0
    SLICE_X98Y191        LUT5 (Prop_lut5_I4_O)        0.043     7.875    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_4/O
    SLICE_X100Y191       net (fo=1, unplaced)         0.280     8.155    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_4_n_0
    SLICE_X100Y191       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.408    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X100Y192       net (fo=1, unset)            0.007     8.415    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X100Y192       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120     8.535    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_1/O[2]
    SLICE_X100Y192       net (fo=1, unset)            0.037     8.572    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg0[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X100Y192       net (fo=11673, unset)        1.412     7.979    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/clk
                         clock pessimism              0.218     8.197    
                         clock uncertainty           -0.035     8.162    
    SLICE_X100Y192       FDRE (Setup_fdre_C_D)        0.047     8.209    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                 -0.363    




