Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed May 17 00:58:53 2017
| Host         : DESKTOP-GM7ATB6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file pattern_timing_summary_routed.rpt -rpx pattern_timing_summary_routed.rpx
| Design       : pattern
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.368        0.000                      0                   56        0.215        0.000                      0                   56        2.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBOUT   {0.000 20.000}       40.000          25.000          
  iPCK       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  CLKFBOUT                                                                                                                                                     38.751        0.000                       0                     2  
  iPCK             24.368        0.000                      0                   56        0.215        0.000                      0                   56       19.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack       24.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.368ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 5.945ns (38.808%)  route 9.374ns (61.192%))
  Logic Levels:           23  (CARRY4=14 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.917ns = ( 45.917 - 40.000 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.738     6.463    syncgen/PCK
    SLICE_X36Y55         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.419     6.882 r  syncgen/VCNT_reg[1]/Q
                         net (fo=48, routed)          1.409     8.292    syncgen/VCNT[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.299     8.591 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=6, routed)           0.346     8.937    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.124     9.061 r  syncgen/VGA_R[3]_i_111/O
                         net (fo=19, routed)          1.000    10.062    syncgen/VGA_R[3]_i_111_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I2_O)        0.124    10.186 r  syncgen/VGA_R[3]_i_144/O
                         net (fo=4, routed)           0.842    11.028    syncgen/VGA_R[3]_i_144_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.152 r  syncgen/VGA_R[3]_i_146/O
                         net (fo=1, routed)           0.000    11.152    syncgen/VGA_R[3]_i_146_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.528 r  syncgen/VGA_R_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    11.528    syncgen/VGA_R_reg[3]_i_105_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  syncgen/VGA_R_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.645    syncgen/VGA_R_reg[3]_i_104_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.864 r  syncgen/VGA_R_reg[3]_i_61/O[0]
                         net (fo=3, routed)           0.822    12.686    syncgen/VGA_R_reg[3]_i_61_n_7
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.295    12.981 r  syncgen/VGA_R[3]_i_24/O
                         net (fo=1, routed)           0.479    13.460    syncgen/VGA_R[3]_i_24_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.986 r  syncgen/VGA_R_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    syncgen/VGA_R_reg[3]_i_7_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.225 f  syncgen/VGA_R_reg[3]_i_35/O[2]
                         net (fo=3, routed)           1.170    15.396    syncgen_n_11
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.302    15.698 r  VGA_R[3]_i_126/O
                         net (fo=1, routed)           0.000    15.698    VGA_R[3]_i_126_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.074 r  VGA_R_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.074    VGA_R_reg[3]_i_76_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  VGA_R_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.191    syncgen/VCNT_reg[2]_0[0]
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.410 r  syncgen/VGA_R_reg[3]_i_10/O[0]
                         net (fo=3, routed)           0.968    17.377    syncgen/VGA_R_reg[3]_i_10_n_7
    SLICE_X41Y55         LUT3 (Prop_lut3_I0_O)        0.295    17.672 r  syncgen/VGA_R[3]_i_196/O
                         net (fo=1, routed)           0.000    17.672    syncgen/VGA_R[3]_i_196_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.222 r  syncgen/VGA_R_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    18.222    syncgen/VGA_R_reg[3]_i_173_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  syncgen/VGA_R_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    18.336    syncgen/VGA_R_reg[3]_i_150_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.450 r  syncgen/VGA_R_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.450    syncgen/VGA_R_reg[3]_i_117_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.564 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.564    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.678 r  syncgen/VGA_R_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.678    syncgen/VGA_R_reg[3]_i_29_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.949 r  syncgen/VGA_R_reg[3]_i_8/CO[0]
                         net (fo=2, routed)           0.591    19.541    syncgen/VGA_R_reg[3]_i_8_n_3
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.373    19.914 r  syncgen/VGA_R[3]_i_5/O
                         net (fo=3, routed)           0.724    20.638    syncgen/VGA_R[3]_i_5_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I2_O)        0.124    20.762 r  syncgen/VGA_B[3]_i_1/O
                         net (fo=4, routed)           1.021    21.782    syncgen_n_15
    SLICE_X42Y57         FDRE                                         r  VGA_B_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.562    45.917    PCK
    SLICE_X42Y57         FDRE                                         r  VGA_B_reg[3]_lopt_replica/C
                         clock pessimism              0.484    46.401    
                         clock uncertainty           -0.195    46.206    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)       -0.056    46.150    VGA_B_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         46.150    
                         arrival time                         -21.782    
  -------------------------------------------------------------------
                         slack                                 24.368    

Slack (MET) :             24.491ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        14.966ns  (logic 5.971ns (39.898%)  route 8.995ns (60.102%))
  Logic Levels:           23  (CARRY4=14 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 45.913 - 40.000 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.738     6.463    syncgen/PCK
    SLICE_X36Y55         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.419     6.882 r  syncgen/VCNT_reg[1]/Q
                         net (fo=48, routed)          1.409     8.292    syncgen/VCNT[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.299     8.591 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=6, routed)           0.346     8.937    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.124     9.061 r  syncgen/VGA_R[3]_i_111/O
                         net (fo=19, routed)          1.000    10.062    syncgen/VGA_R[3]_i_111_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I2_O)        0.124    10.186 r  syncgen/VGA_R[3]_i_144/O
                         net (fo=4, routed)           0.842    11.028    syncgen/VGA_R[3]_i_144_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.152 r  syncgen/VGA_R[3]_i_146/O
                         net (fo=1, routed)           0.000    11.152    syncgen/VGA_R[3]_i_146_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.528 r  syncgen/VGA_R_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    11.528    syncgen/VGA_R_reg[3]_i_105_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  syncgen/VGA_R_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.645    syncgen/VGA_R_reg[3]_i_104_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.864 r  syncgen/VGA_R_reg[3]_i_61/O[0]
                         net (fo=3, routed)           0.822    12.686    syncgen/VGA_R_reg[3]_i_61_n_7
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.295    12.981 r  syncgen/VGA_R[3]_i_24/O
                         net (fo=1, routed)           0.479    13.460    syncgen/VGA_R[3]_i_24_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.986 r  syncgen/VGA_R_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    syncgen/VGA_R_reg[3]_i_7_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.225 f  syncgen/VGA_R_reg[3]_i_35/O[2]
                         net (fo=3, routed)           1.170    15.396    syncgen_n_11
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.302    15.698 r  VGA_R[3]_i_126/O
                         net (fo=1, routed)           0.000    15.698    VGA_R[3]_i_126_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.074 r  VGA_R_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.074    VGA_R_reg[3]_i_76_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  VGA_R_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.191    syncgen/VCNT_reg[2]_0[0]
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.410 r  syncgen/VGA_R_reg[3]_i_10/O[0]
                         net (fo=3, routed)           0.968    17.377    syncgen/VGA_R_reg[3]_i_10_n_7
    SLICE_X41Y55         LUT3 (Prop_lut3_I0_O)        0.295    17.672 r  syncgen/VGA_R[3]_i_196/O
                         net (fo=1, routed)           0.000    17.672    syncgen/VGA_R[3]_i_196_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.222 r  syncgen/VGA_R_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    18.222    syncgen/VGA_R_reg[3]_i_173_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  syncgen/VGA_R_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    18.336    syncgen/VGA_R_reg[3]_i_150_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.450 r  syncgen/VGA_R_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.450    syncgen/VGA_R_reg[3]_i_117_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.564 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.564    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.678 r  syncgen/VGA_R_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.678    syncgen/VGA_R_reg[3]_i_29_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.949 r  syncgen/VGA_R_reg[3]_i_8/CO[0]
                         net (fo=2, routed)           0.502    19.451    syncgen/VGA_R_reg[3]_i_8_n_3
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.373    19.824 r  syncgen/VGA_R[3]_i_2/O
                         net (fo=3, routed)           0.939    20.764    syncgen/VGA_R[3]_i_2_n_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.150    20.914 r  syncgen/VGA_G[3]_i_1/O
                         net (fo=4, routed)           0.515    21.429    syncgen_n_16
    SLICE_X43Y64         FDRE                                         r  VGA_G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.558    45.913    PCK
    SLICE_X43Y64         FDRE                                         r  VGA_G_reg[3]_lopt_replica/C
                         clock pessimism              0.484    46.397    
                         clock uncertainty           -0.195    46.202    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)       -0.283    45.919    VGA_G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         45.919    
                         arrival time                         -21.429    
  -------------------------------------------------------------------
                         slack                                 24.491    

Slack (MET) :             24.502ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        14.975ns  (logic 5.971ns (39.874%)  route 9.004ns (60.126%))
  Logic Levels:           23  (CARRY4=14 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 45.913 - 40.000 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.738     6.463    syncgen/PCK
    SLICE_X36Y55         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.419     6.882 r  syncgen/VCNT_reg[1]/Q
                         net (fo=48, routed)          1.409     8.292    syncgen/VCNT[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.299     8.591 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=6, routed)           0.346     8.937    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.124     9.061 r  syncgen/VGA_R[3]_i_111/O
                         net (fo=19, routed)          1.000    10.062    syncgen/VGA_R[3]_i_111_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I2_O)        0.124    10.186 r  syncgen/VGA_R[3]_i_144/O
                         net (fo=4, routed)           0.842    11.028    syncgen/VGA_R[3]_i_144_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.152 r  syncgen/VGA_R[3]_i_146/O
                         net (fo=1, routed)           0.000    11.152    syncgen/VGA_R[3]_i_146_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.528 r  syncgen/VGA_R_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    11.528    syncgen/VGA_R_reg[3]_i_105_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  syncgen/VGA_R_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.645    syncgen/VGA_R_reg[3]_i_104_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.864 r  syncgen/VGA_R_reg[3]_i_61/O[0]
                         net (fo=3, routed)           0.822    12.686    syncgen/VGA_R_reg[3]_i_61_n_7
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.295    12.981 r  syncgen/VGA_R[3]_i_24/O
                         net (fo=1, routed)           0.479    13.460    syncgen/VGA_R[3]_i_24_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.986 r  syncgen/VGA_R_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    syncgen/VGA_R_reg[3]_i_7_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.225 f  syncgen/VGA_R_reg[3]_i_35/O[2]
                         net (fo=3, routed)           1.170    15.396    syncgen_n_11
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.302    15.698 r  VGA_R[3]_i_126/O
                         net (fo=1, routed)           0.000    15.698    VGA_R[3]_i_126_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.074 r  VGA_R_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.074    VGA_R_reg[3]_i_76_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  VGA_R_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.191    syncgen/VCNT_reg[2]_0[0]
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.410 r  syncgen/VGA_R_reg[3]_i_10/O[0]
                         net (fo=3, routed)           0.968    17.377    syncgen/VGA_R_reg[3]_i_10_n_7
    SLICE_X41Y55         LUT3 (Prop_lut3_I0_O)        0.295    17.672 r  syncgen/VGA_R[3]_i_196/O
                         net (fo=1, routed)           0.000    17.672    syncgen/VGA_R[3]_i_196_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.222 r  syncgen/VGA_R_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    18.222    syncgen/VGA_R_reg[3]_i_173_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  syncgen/VGA_R_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    18.336    syncgen/VGA_R_reg[3]_i_150_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.450 r  syncgen/VGA_R_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.450    syncgen/VGA_R_reg[3]_i_117_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.564 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.564    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.678 r  syncgen/VGA_R_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.678    syncgen/VGA_R_reg[3]_i_29_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.949 r  syncgen/VGA_R_reg[3]_i_8/CO[0]
                         net (fo=2, routed)           0.502    19.451    syncgen/VGA_R_reg[3]_i_8_n_3
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.373    19.824 r  syncgen/VGA_R[3]_i_2/O
                         net (fo=3, routed)           0.939    20.764    syncgen/VGA_R[3]_i_2_n_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.150    20.914 r  syncgen/VGA_G[3]_i_1/O
                         net (fo=4, routed)           0.524    21.438    syncgen_n_16
    SLICE_X43Y64         FDRE                                         r  VGA_G_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.558    45.913    PCK
    SLICE_X43Y64         FDRE                                         r  VGA_G_reg[3]_lopt_replica_3/C
                         clock pessimism              0.484    46.397    
                         clock uncertainty           -0.195    46.202    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)       -0.263    45.939    VGA_G_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         45.939    
                         arrival time                         -21.438    
  -------------------------------------------------------------------
                         slack                                 24.502    

Slack (MET) :             24.504ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        14.939ns  (logic 5.971ns (39.970%)  route 8.968ns (60.030%))
  Logic Levels:           23  (CARRY4=14 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 45.913 - 40.000 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.738     6.463    syncgen/PCK
    SLICE_X36Y55         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.419     6.882 r  syncgen/VCNT_reg[1]/Q
                         net (fo=48, routed)          1.409     8.292    syncgen/VCNT[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.299     8.591 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=6, routed)           0.346     8.937    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.124     9.061 r  syncgen/VGA_R[3]_i_111/O
                         net (fo=19, routed)          1.000    10.062    syncgen/VGA_R[3]_i_111_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I2_O)        0.124    10.186 r  syncgen/VGA_R[3]_i_144/O
                         net (fo=4, routed)           0.842    11.028    syncgen/VGA_R[3]_i_144_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.152 r  syncgen/VGA_R[3]_i_146/O
                         net (fo=1, routed)           0.000    11.152    syncgen/VGA_R[3]_i_146_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.528 r  syncgen/VGA_R_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    11.528    syncgen/VGA_R_reg[3]_i_105_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  syncgen/VGA_R_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.645    syncgen/VGA_R_reg[3]_i_104_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.864 r  syncgen/VGA_R_reg[3]_i_61/O[0]
                         net (fo=3, routed)           0.822    12.686    syncgen/VGA_R_reg[3]_i_61_n_7
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.295    12.981 r  syncgen/VGA_R[3]_i_24/O
                         net (fo=1, routed)           0.479    13.460    syncgen/VGA_R[3]_i_24_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.986 r  syncgen/VGA_R_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    syncgen/VGA_R_reg[3]_i_7_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.225 f  syncgen/VGA_R_reg[3]_i_35/O[2]
                         net (fo=3, routed)           1.170    15.396    syncgen_n_11
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.302    15.698 r  VGA_R[3]_i_126/O
                         net (fo=1, routed)           0.000    15.698    VGA_R[3]_i_126_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.074 r  VGA_R_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.074    VGA_R_reg[3]_i_76_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  VGA_R_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.191    syncgen/VCNT_reg[2]_0[0]
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.410 r  syncgen/VGA_R_reg[3]_i_10/O[0]
                         net (fo=3, routed)           0.968    17.377    syncgen/VGA_R_reg[3]_i_10_n_7
    SLICE_X41Y55         LUT3 (Prop_lut3_I0_O)        0.295    17.672 r  syncgen/VGA_R[3]_i_196/O
                         net (fo=1, routed)           0.000    17.672    syncgen/VGA_R[3]_i_196_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.222 r  syncgen/VGA_R_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    18.222    syncgen/VGA_R_reg[3]_i_173_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  syncgen/VGA_R_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    18.336    syncgen/VGA_R_reg[3]_i_150_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.450 r  syncgen/VGA_R_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.450    syncgen/VGA_R_reg[3]_i_117_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.564 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.564    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.678 r  syncgen/VGA_R_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.678    syncgen/VGA_R_reg[3]_i_29_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.949 r  syncgen/VGA_R_reg[3]_i_8/CO[0]
                         net (fo=2, routed)           0.502    19.451    syncgen/VGA_R_reg[3]_i_8_n_3
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.373    19.824 r  syncgen/VGA_R[3]_i_2/O
                         net (fo=3, routed)           0.939    20.764    syncgen/VGA_R[3]_i_2_n_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.150    20.914 r  syncgen/VGA_G[3]_i_1/O
                         net (fo=4, routed)           0.488    21.402    syncgen_n_16
    SLICE_X43Y64         FDRE                                         r  VGA_G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.558    45.913    PCK
    SLICE_X43Y64         FDRE                                         r  VGA_G_reg[3]/C
                         clock pessimism              0.484    46.397    
                         clock uncertainty           -0.195    46.202    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)       -0.297    45.905    VGA_G_reg[3]
  -------------------------------------------------------------------
                         required time                         45.905    
                         arrival time                         -21.402    
  -------------------------------------------------------------------
                         slack                                 24.504    

Slack (MET) :             24.623ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        15.058ns  (logic 5.945ns (39.479%)  route 9.113ns (60.521%))
  Logic Levels:           23  (CARRY4=14 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 45.913 - 40.000 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.738     6.463    syncgen/PCK
    SLICE_X36Y55         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.419     6.882 r  syncgen/VCNT_reg[1]/Q
                         net (fo=48, routed)          1.409     8.292    syncgen/VCNT[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.299     8.591 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=6, routed)           0.346     8.937    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.124     9.061 r  syncgen/VGA_R[3]_i_111/O
                         net (fo=19, routed)          1.000    10.062    syncgen/VGA_R[3]_i_111_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I2_O)        0.124    10.186 r  syncgen/VGA_R[3]_i_144/O
                         net (fo=4, routed)           0.842    11.028    syncgen/VGA_R[3]_i_144_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.152 r  syncgen/VGA_R[3]_i_146/O
                         net (fo=1, routed)           0.000    11.152    syncgen/VGA_R[3]_i_146_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.528 r  syncgen/VGA_R_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    11.528    syncgen/VGA_R_reg[3]_i_105_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  syncgen/VGA_R_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.645    syncgen/VGA_R_reg[3]_i_104_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.864 r  syncgen/VGA_R_reg[3]_i_61/O[0]
                         net (fo=3, routed)           0.822    12.686    syncgen/VGA_R_reg[3]_i_61_n_7
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.295    12.981 r  syncgen/VGA_R[3]_i_24/O
                         net (fo=1, routed)           0.479    13.460    syncgen/VGA_R[3]_i_24_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.986 r  syncgen/VGA_R_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    syncgen/VGA_R_reg[3]_i_7_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.225 f  syncgen/VGA_R_reg[3]_i_35/O[2]
                         net (fo=3, routed)           1.170    15.396    syncgen_n_11
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.302    15.698 r  VGA_R[3]_i_126/O
                         net (fo=1, routed)           0.000    15.698    VGA_R[3]_i_126_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.074 r  VGA_R_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.074    VGA_R_reg[3]_i_76_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  VGA_R_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.191    syncgen/VCNT_reg[2]_0[0]
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.410 r  syncgen/VGA_R_reg[3]_i_10/O[0]
                         net (fo=3, routed)           0.968    17.377    syncgen/VGA_R_reg[3]_i_10_n_7
    SLICE_X41Y55         LUT3 (Prop_lut3_I0_O)        0.295    17.672 r  syncgen/VGA_R[3]_i_196/O
                         net (fo=1, routed)           0.000    17.672    syncgen/VGA_R[3]_i_196_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.222 r  syncgen/VGA_R_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    18.222    syncgen/VGA_R_reg[3]_i_173_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  syncgen/VGA_R_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    18.336    syncgen/VGA_R_reg[3]_i_150_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.450 r  syncgen/VGA_R_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.450    syncgen/VGA_R_reg[3]_i_117_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.564 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.564    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.678 r  syncgen/VGA_R_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.678    syncgen/VGA_R_reg[3]_i_29_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.949 r  syncgen/VGA_R_reg[3]_i_8/CO[0]
                         net (fo=2, routed)           0.502    19.451    syncgen/VGA_R_reg[3]_i_8_n_3
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.373    19.824 r  syncgen/VGA_R[3]_i_2/O
                         net (fo=3, routed)           0.939    20.764    syncgen/VGA_R[3]_i_2_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.124    20.888 r  syncgen/VGA_R[3]_i_1/O
                         net (fo=4, routed)           0.634    21.522    syncgen_n_17
    SLICE_X43Y64         FDRE                                         r  VGA_R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.558    45.913    PCK
    SLICE_X43Y64         FDRE                                         r  VGA_R_reg[3]_lopt_replica/C
                         clock pessimism              0.484    46.397    
                         clock uncertainty           -0.195    46.202    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)       -0.058    46.144    VGA_R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         46.144    
                         arrival time                         -21.522    
  -------------------------------------------------------------------
                         slack                                 24.623    

Slack (MET) :             24.643ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        15.068ns  (logic 5.945ns (39.454%)  route 9.123ns (60.547%))
  Logic Levels:           23  (CARRY4=14 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 45.913 - 40.000 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.738     6.463    syncgen/PCK
    SLICE_X36Y55         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.419     6.882 r  syncgen/VCNT_reg[1]/Q
                         net (fo=48, routed)          1.409     8.292    syncgen/VCNT[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.299     8.591 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=6, routed)           0.346     8.937    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.124     9.061 r  syncgen/VGA_R[3]_i_111/O
                         net (fo=19, routed)          1.000    10.062    syncgen/VGA_R[3]_i_111_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I2_O)        0.124    10.186 r  syncgen/VGA_R[3]_i_144/O
                         net (fo=4, routed)           0.842    11.028    syncgen/VGA_R[3]_i_144_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.152 r  syncgen/VGA_R[3]_i_146/O
                         net (fo=1, routed)           0.000    11.152    syncgen/VGA_R[3]_i_146_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.528 r  syncgen/VGA_R_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    11.528    syncgen/VGA_R_reg[3]_i_105_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  syncgen/VGA_R_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.645    syncgen/VGA_R_reg[3]_i_104_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.864 r  syncgen/VGA_R_reg[3]_i_61/O[0]
                         net (fo=3, routed)           0.822    12.686    syncgen/VGA_R_reg[3]_i_61_n_7
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.295    12.981 r  syncgen/VGA_R[3]_i_24/O
                         net (fo=1, routed)           0.479    13.460    syncgen/VGA_R[3]_i_24_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.986 r  syncgen/VGA_R_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    syncgen/VGA_R_reg[3]_i_7_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.225 f  syncgen/VGA_R_reg[3]_i_35/O[2]
                         net (fo=3, routed)           1.170    15.396    syncgen_n_11
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.302    15.698 r  VGA_R[3]_i_126/O
                         net (fo=1, routed)           0.000    15.698    VGA_R[3]_i_126_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.074 r  VGA_R_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.074    VGA_R_reg[3]_i_76_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  VGA_R_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.191    syncgen/VCNT_reg[2]_0[0]
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.410 r  syncgen/VGA_R_reg[3]_i_10/O[0]
                         net (fo=3, routed)           0.968    17.377    syncgen/VGA_R_reg[3]_i_10_n_7
    SLICE_X41Y55         LUT3 (Prop_lut3_I0_O)        0.295    17.672 r  syncgen/VGA_R[3]_i_196/O
                         net (fo=1, routed)           0.000    17.672    syncgen/VGA_R[3]_i_196_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.222 r  syncgen/VGA_R_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    18.222    syncgen/VGA_R_reg[3]_i_173_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  syncgen/VGA_R_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    18.336    syncgen/VGA_R_reg[3]_i_150_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.450 r  syncgen/VGA_R_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.450    syncgen/VGA_R_reg[3]_i_117_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.564 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.564    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.678 r  syncgen/VGA_R_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.678    syncgen/VGA_R_reg[3]_i_29_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.949 r  syncgen/VGA_R_reg[3]_i_8/CO[0]
                         net (fo=2, routed)           0.502    19.451    syncgen/VGA_R_reg[3]_i_8_n_3
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.373    19.824 r  syncgen/VGA_R[3]_i_2/O
                         net (fo=3, routed)           0.939    20.764    syncgen/VGA_R[3]_i_2_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.124    20.888 r  syncgen/VGA_R[3]_i_1/O
                         net (fo=4, routed)           0.644    21.532    syncgen_n_17
    SLICE_X42Y64         FDRE                                         r  VGA_R_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.558    45.913    PCK
    SLICE_X42Y64         FDRE                                         r  VGA_R_reg[3]_lopt_replica_3/C
                         clock pessimism              0.484    46.397    
                         clock uncertainty           -0.195    46.202    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.028    46.174    VGA_R_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         46.174    
                         arrival time                         -21.532    
  -------------------------------------------------------------------
                         slack                                 24.643    

Slack (MET) :             24.698ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        14.809ns  (logic 5.971ns (40.319%)  route 8.838ns (59.681%))
  Logic Levels:           23  (CARRY4=14 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 45.914 - 40.000 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.738     6.463    syncgen/PCK
    SLICE_X36Y55         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.419     6.882 r  syncgen/VCNT_reg[1]/Q
                         net (fo=48, routed)          1.409     8.292    syncgen/VCNT[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.299     8.591 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=6, routed)           0.346     8.937    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.124     9.061 r  syncgen/VGA_R[3]_i_111/O
                         net (fo=19, routed)          1.000    10.062    syncgen/VGA_R[3]_i_111_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I2_O)        0.124    10.186 r  syncgen/VGA_R[3]_i_144/O
                         net (fo=4, routed)           0.842    11.028    syncgen/VGA_R[3]_i_144_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.152 r  syncgen/VGA_R[3]_i_146/O
                         net (fo=1, routed)           0.000    11.152    syncgen/VGA_R[3]_i_146_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.528 r  syncgen/VGA_R_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    11.528    syncgen/VGA_R_reg[3]_i_105_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  syncgen/VGA_R_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.645    syncgen/VGA_R_reg[3]_i_104_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.864 r  syncgen/VGA_R_reg[3]_i_61/O[0]
                         net (fo=3, routed)           0.822    12.686    syncgen/VGA_R_reg[3]_i_61_n_7
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.295    12.981 r  syncgen/VGA_R[3]_i_24/O
                         net (fo=1, routed)           0.479    13.460    syncgen/VGA_R[3]_i_24_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.986 r  syncgen/VGA_R_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    syncgen/VGA_R_reg[3]_i_7_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.225 f  syncgen/VGA_R_reg[3]_i_35/O[2]
                         net (fo=3, routed)           1.170    15.396    syncgen_n_11
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.302    15.698 r  VGA_R[3]_i_126/O
                         net (fo=1, routed)           0.000    15.698    VGA_R[3]_i_126_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.074 r  VGA_R_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.074    VGA_R_reg[3]_i_76_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  VGA_R_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.191    syncgen/VCNT_reg[2]_0[0]
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.410 r  syncgen/VGA_R_reg[3]_i_10/O[0]
                         net (fo=3, routed)           0.968    17.377    syncgen/VGA_R_reg[3]_i_10_n_7
    SLICE_X41Y55         LUT3 (Prop_lut3_I0_O)        0.295    17.672 r  syncgen/VGA_R[3]_i_196/O
                         net (fo=1, routed)           0.000    17.672    syncgen/VGA_R[3]_i_196_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.222 r  syncgen/VGA_R_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    18.222    syncgen/VGA_R_reg[3]_i_173_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  syncgen/VGA_R_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    18.336    syncgen/VGA_R_reg[3]_i_150_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.450 r  syncgen/VGA_R_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.450    syncgen/VGA_R_reg[3]_i_117_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.564 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.564    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.678 r  syncgen/VGA_R_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.678    syncgen/VGA_R_reg[3]_i_29_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.949 r  syncgen/VGA_R_reg[3]_i_8/CO[0]
                         net (fo=2, routed)           0.502    19.451    syncgen/VGA_R_reg[3]_i_8_n_3
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.373    19.824 r  syncgen/VGA_R[3]_i_2/O
                         net (fo=3, routed)           0.939    20.764    syncgen/VGA_R[3]_i_2_n_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.150    20.914 r  syncgen/VGA_G[3]_i_1/O
                         net (fo=4, routed)           0.359    21.273    syncgen_n_16
    SLICE_X42Y62         FDRE                                         r  VGA_G_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.559    45.914    PCK
    SLICE_X42Y62         FDRE                                         r  VGA_G_reg[3]_lopt_replica_2/C
                         clock pessimism              0.484    46.398    
                         clock uncertainty           -0.195    46.203    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)       -0.233    45.970    VGA_G_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         45.970    
                         arrival time                         -21.273    
  -------------------------------------------------------------------
                         slack                                 24.698    

Slack (MET) :             24.724ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        14.987ns  (logic 5.945ns (39.668%)  route 9.042ns (60.332%))
  Logic Levels:           23  (CARRY4=14 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 45.913 - 40.000 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.738     6.463    syncgen/PCK
    SLICE_X36Y55         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.419     6.882 r  syncgen/VCNT_reg[1]/Q
                         net (fo=48, routed)          1.409     8.292    syncgen/VCNT[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.299     8.591 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=6, routed)           0.346     8.937    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.124     9.061 r  syncgen/VGA_R[3]_i_111/O
                         net (fo=19, routed)          1.000    10.062    syncgen/VGA_R[3]_i_111_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I2_O)        0.124    10.186 r  syncgen/VGA_R[3]_i_144/O
                         net (fo=4, routed)           0.842    11.028    syncgen/VGA_R[3]_i_144_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.152 r  syncgen/VGA_R[3]_i_146/O
                         net (fo=1, routed)           0.000    11.152    syncgen/VGA_R[3]_i_146_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.528 r  syncgen/VGA_R_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    11.528    syncgen/VGA_R_reg[3]_i_105_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  syncgen/VGA_R_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.645    syncgen/VGA_R_reg[3]_i_104_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.864 r  syncgen/VGA_R_reg[3]_i_61/O[0]
                         net (fo=3, routed)           0.822    12.686    syncgen/VGA_R_reg[3]_i_61_n_7
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.295    12.981 r  syncgen/VGA_R[3]_i_24/O
                         net (fo=1, routed)           0.479    13.460    syncgen/VGA_R[3]_i_24_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.986 r  syncgen/VGA_R_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    syncgen/VGA_R_reg[3]_i_7_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.225 f  syncgen/VGA_R_reg[3]_i_35/O[2]
                         net (fo=3, routed)           1.170    15.396    syncgen_n_11
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.302    15.698 r  VGA_R[3]_i_126/O
                         net (fo=1, routed)           0.000    15.698    VGA_R[3]_i_126_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.074 r  VGA_R_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.074    VGA_R_reg[3]_i_76_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  VGA_R_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.191    syncgen/VCNT_reg[2]_0[0]
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.410 r  syncgen/VGA_R_reg[3]_i_10/O[0]
                         net (fo=3, routed)           0.968    17.377    syncgen/VGA_R_reg[3]_i_10_n_7
    SLICE_X41Y55         LUT3 (Prop_lut3_I0_O)        0.295    17.672 r  syncgen/VGA_R[3]_i_196/O
                         net (fo=1, routed)           0.000    17.672    syncgen/VGA_R[3]_i_196_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.222 r  syncgen/VGA_R_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    18.222    syncgen/VGA_R_reg[3]_i_173_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  syncgen/VGA_R_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    18.336    syncgen/VGA_R_reg[3]_i_150_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.450 r  syncgen/VGA_R_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.450    syncgen/VGA_R_reg[3]_i_117_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.564 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.564    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.678 r  syncgen/VGA_R_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.678    syncgen/VGA_R_reg[3]_i_29_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.949 r  syncgen/VGA_R_reg[3]_i_8/CO[0]
                         net (fo=2, routed)           0.591    19.541    syncgen/VGA_R_reg[3]_i_8_n_3
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.373    19.914 r  syncgen/VGA_R[3]_i_5/O
                         net (fo=3, routed)           0.724    20.638    syncgen/VGA_R[3]_i_5_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I2_O)        0.124    20.762 r  syncgen/VGA_B[3]_i_1/O
                         net (fo=4, routed)           0.689    21.450    syncgen_n_15
    SLICE_X42Y64         FDRE                                         r  VGA_B_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.558    45.913    PCK
    SLICE_X42Y64         FDRE                                         r  VGA_B_reg[3]_lopt_replica_3/C
                         clock pessimism              0.484    46.397    
                         clock uncertainty           -0.195    46.202    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.028    46.174    VGA_B_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         46.174    
                         arrival time                         -21.450    
  -------------------------------------------------------------------
                         slack                                 24.724    

Slack (MET) :             24.764ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        14.928ns  (logic 5.945ns (39.823%)  route 8.983ns (60.177%))
  Logic Levels:           23  (CARRY4=14 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 45.913 - 40.000 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.738     6.463    syncgen/PCK
    SLICE_X36Y55         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.419     6.882 r  syncgen/VCNT_reg[1]/Q
                         net (fo=48, routed)          1.409     8.292    syncgen/VCNT[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.299     8.591 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=6, routed)           0.346     8.937    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.124     9.061 r  syncgen/VGA_R[3]_i_111/O
                         net (fo=19, routed)          1.000    10.062    syncgen/VGA_R[3]_i_111_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I2_O)        0.124    10.186 r  syncgen/VGA_R[3]_i_144/O
                         net (fo=4, routed)           0.842    11.028    syncgen/VGA_R[3]_i_144_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.152 r  syncgen/VGA_R[3]_i_146/O
                         net (fo=1, routed)           0.000    11.152    syncgen/VGA_R[3]_i_146_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.528 r  syncgen/VGA_R_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    11.528    syncgen/VGA_R_reg[3]_i_105_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  syncgen/VGA_R_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.645    syncgen/VGA_R_reg[3]_i_104_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.864 r  syncgen/VGA_R_reg[3]_i_61/O[0]
                         net (fo=3, routed)           0.822    12.686    syncgen/VGA_R_reg[3]_i_61_n_7
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.295    12.981 r  syncgen/VGA_R[3]_i_24/O
                         net (fo=1, routed)           0.479    13.460    syncgen/VGA_R[3]_i_24_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.986 r  syncgen/VGA_R_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    syncgen/VGA_R_reg[3]_i_7_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.225 f  syncgen/VGA_R_reg[3]_i_35/O[2]
                         net (fo=3, routed)           1.170    15.396    syncgen_n_11
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.302    15.698 r  VGA_R[3]_i_126/O
                         net (fo=1, routed)           0.000    15.698    VGA_R[3]_i_126_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.074 r  VGA_R_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.074    VGA_R_reg[3]_i_76_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  VGA_R_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.191    syncgen/VCNT_reg[2]_0[0]
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.410 r  syncgen/VGA_R_reg[3]_i_10/O[0]
                         net (fo=3, routed)           0.968    17.377    syncgen/VGA_R_reg[3]_i_10_n_7
    SLICE_X41Y55         LUT3 (Prop_lut3_I0_O)        0.295    17.672 r  syncgen/VGA_R[3]_i_196/O
                         net (fo=1, routed)           0.000    17.672    syncgen/VGA_R[3]_i_196_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.222 r  syncgen/VGA_R_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    18.222    syncgen/VGA_R_reg[3]_i_173_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  syncgen/VGA_R_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    18.336    syncgen/VGA_R_reg[3]_i_150_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.450 r  syncgen/VGA_R_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.450    syncgen/VGA_R_reg[3]_i_117_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.564 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.564    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.678 r  syncgen/VGA_R_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.678    syncgen/VGA_R_reg[3]_i_29_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.949 r  syncgen/VGA_R_reg[3]_i_8/CO[0]
                         net (fo=2, routed)           0.502    19.451    syncgen/VGA_R_reg[3]_i_8_n_3
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.373    19.824 r  syncgen/VGA_R[3]_i_2/O
                         net (fo=3, routed)           0.939    20.764    syncgen/VGA_R[3]_i_2_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.124    20.888 r  syncgen/VGA_R[3]_i_1/O
                         net (fo=4, routed)           0.504    21.392    syncgen_n_17
    SLICE_X43Y64         FDRE                                         r  VGA_R_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.558    45.913    PCK
    SLICE_X43Y64         FDRE                                         r  VGA_R_reg[3]_lopt_replica_2/C
                         clock pessimism              0.484    46.397    
                         clock uncertainty           -0.195    46.202    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)       -0.047    46.155    VGA_R_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         46.155    
                         arrival time                         -21.392    
  -------------------------------------------------------------------
                         slack                                 24.764    

Slack (MET) :             24.894ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        14.778ns  (logic 5.945ns (40.229%)  route 8.833ns (59.771%))
  Logic Levels:           23  (CARRY4=14 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 45.913 - 40.000 ) 
    Source Clock Delay      (SCD):    6.463ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.738     6.463    syncgen/PCK
    SLICE_X36Y55         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.419     6.882 r  syncgen/VCNT_reg[1]/Q
                         net (fo=48, routed)          1.409     8.292    syncgen/VCNT[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.299     8.591 r  syncgen/VGA_R[3]_i_32/O
                         net (fo=6, routed)           0.346     8.937    syncgen/VGA_R[3]_i_32_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.124     9.061 r  syncgen/VGA_R[3]_i_111/O
                         net (fo=19, routed)          1.000    10.062    syncgen/VGA_R[3]_i_111_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I2_O)        0.124    10.186 r  syncgen/VGA_R[3]_i_144/O
                         net (fo=4, routed)           0.842    11.028    syncgen/VGA_R[3]_i_144_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.152 r  syncgen/VGA_R[3]_i_146/O
                         net (fo=1, routed)           0.000    11.152    syncgen/VGA_R[3]_i_146_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.528 r  syncgen/VGA_R_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    11.528    syncgen/VGA_R_reg[3]_i_105_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  syncgen/VGA_R_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.645    syncgen/VGA_R_reg[3]_i_104_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.864 r  syncgen/VGA_R_reg[3]_i_61/O[0]
                         net (fo=3, routed)           0.822    12.686    syncgen/VGA_R_reg[3]_i_61_n_7
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.295    12.981 r  syncgen/VGA_R[3]_i_24/O
                         net (fo=1, routed)           0.479    13.460    syncgen/VGA_R[3]_i_24_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.986 r  syncgen/VGA_R_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.986    syncgen/VGA_R_reg[3]_i_7_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.225 f  syncgen/VGA_R_reg[3]_i_35/O[2]
                         net (fo=3, routed)           1.170    15.396    syncgen_n_11
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.302    15.698 r  VGA_R[3]_i_126/O
                         net (fo=1, routed)           0.000    15.698    VGA_R[3]_i_126_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.074 r  VGA_R_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.074    VGA_R_reg[3]_i_76_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  VGA_R_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.191    syncgen/VCNT_reg[2]_0[0]
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.410 r  syncgen/VGA_R_reg[3]_i_10/O[0]
                         net (fo=3, routed)           0.968    17.377    syncgen/VGA_R_reg[3]_i_10_n_7
    SLICE_X41Y55         LUT3 (Prop_lut3_I0_O)        0.295    17.672 r  syncgen/VGA_R[3]_i_196/O
                         net (fo=1, routed)           0.000    17.672    syncgen/VGA_R[3]_i_196_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.222 r  syncgen/VGA_R_reg[3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    18.222    syncgen/VGA_R_reg[3]_i_173_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.336 r  syncgen/VGA_R_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    18.336    syncgen/VGA_R_reg[3]_i_150_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.450 r  syncgen/VGA_R_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.450    syncgen/VGA_R_reg[3]_i_117_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.564 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    18.564    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.678 r  syncgen/VGA_R_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.678    syncgen/VGA_R_reg[3]_i_29_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.949 r  syncgen/VGA_R_reg[3]_i_8/CO[0]
                         net (fo=2, routed)           0.502    19.451    syncgen/VGA_R_reg[3]_i_8_n_3
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.373    19.824 r  syncgen/VGA_R[3]_i_2/O
                         net (fo=3, routed)           0.939    20.764    syncgen/VGA_R[3]_i_2_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.124    20.888 r  syncgen/VGA_R[3]_i_1/O
                         net (fo=4, routed)           0.354    21.241    syncgen_n_17
    SLICE_X43Y63         FDRE                                         r  VGA_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.558    45.913    PCK
    SLICE_X43Y63         FDRE                                         r  VGA_R_reg[3]/C
                         clock pessimism              0.484    46.397    
                         clock uncertainty           -0.195    46.202    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)       -0.067    46.135    VGA_R_reg[3]
  -------------------------------------------------------------------
                         required time                         46.135    
                         arrival time                         -21.241    
  -------------------------------------------------------------------
                         slack                                 24.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.510%)  route 0.155ns (45.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.587     1.844    syncgen/PCK
    SLICE_X40Y59         FDRE                                         r  syncgen/HCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  syncgen/HCNT_reg[1]/Q
                         net (fo=18, routed)          0.155     2.140    syncgen/HCNT[1]
    SLICE_X39Y59         LUT6 (Prop_lut6_I2_O)        0.045     2.185 r  syncgen/HCNT[5]_i_1/O
                         net (fo=3, routed)           0.000     2.185    syncgen/HCNT[5]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  syncgen/HCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.855     2.392    syncgen/PCK
    SLICE_X39Y59         FDRE                                         r  syncgen/HCNT_reg[5]/C
                         clock pessimism             -0.514     1.878    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.092     1.970    syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.701%)  route 0.181ns (49.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.587     1.844    syncgen/PCK
    SLICE_X40Y59         FDRE                                         r  syncgen/HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  syncgen/HCNT_reg[6]/Q
                         net (fo=19, routed)          0.181     2.166    syncgen/HCNT[6]
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.045     2.211 r  syncgen/HCNT[9]_i_2/O
                         net (fo=1, routed)           0.000     2.211    syncgen/p_0_in[9]
    SLICE_X40Y58         FDRE                                         r  syncgen/HCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.857     2.394    syncgen/PCK
    SLICE_X40Y58         FDRE                                         r  syncgen/HCNT_reg[9]/C
                         clock pessimism             -0.534     1.860    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.091     1.951    syncgen/HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.175%)  route 0.226ns (54.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.585     1.842    syncgen/PCK
    SLICE_X39Y59         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  syncgen/HCNT_reg[5]/Q
                         net (fo=23, routed)          0.226     2.209    syncgen/HCNT[5]
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.045     2.254 r  syncgen/HCNT[6]_i_1/O
                         net (fo=1, routed)           0.000     2.254    syncgen/p_0_in[6]
    SLICE_X40Y59         FDRE                                         r  syncgen/HCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.857     2.394    syncgen/PCK
    SLICE_X40Y59         FDRE                                         r  syncgen/HCNT_reg[6]/C
                         clock pessimism             -0.514     1.880    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.092     1.972    syncgen/HCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.379%)  route 0.224ns (54.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.585     1.842    syncgen/PCK
    SLICE_X39Y59         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  syncgen/HCNT_reg[5]/Q
                         net (fo=23, routed)          0.224     2.207    syncgen/HCNT[5]
    SLICE_X40Y60         LUT4 (Prop_lut4_I2_O)        0.045     2.252 r  syncgen/HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000     2.252    syncgen/p_0_in[7]
    SLICE_X40Y60         FDRE                                         r  syncgen/HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.856     2.393    syncgen/PCK
    SLICE_X40Y60         FDRE                                         r  syncgen/HCNT_reg[7]/C
                         clock pessimism             -0.514     1.879    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.091     1.970    syncgen/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.542%)  route 0.232ns (55.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.585     1.842    syncgen/PCK
    SLICE_X39Y59         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  syncgen/HCNT_reg[5]/Q
                         net (fo=23, routed)          0.232     2.214    syncgen/HCNT[5]
    SLICE_X40Y60         LUT5 (Prop_lut5_I1_O)        0.045     2.259 r  syncgen/HCNT[8]_i_1/O
                         net (fo=1, routed)           0.000     2.259    syncgen/p_0_in[8]
    SLICE_X40Y60         FDRE                                         r  syncgen/HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.856     2.393    syncgen/PCK
    SLICE_X40Y60         FDRE                                         r  syncgen/HCNT_reg[8]/C
                         clock pessimism             -0.514     1.879    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.092     1.971    syncgen/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.227ns (59.605%)  route 0.154ns (40.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.586     1.843    syncgen/PCK
    SLICE_X36Y55         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.128     1.971 r  syncgen/VCNT_reg[1]/Q
                         net (fo=48, routed)          0.154     2.125    syncgen/VCNT[1]
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.099     2.224 r  syncgen/VCNT[4]_i_1/O
                         net (fo=1, routed)           0.000     2.224    syncgen/VCNT_0[4]
    SLICE_X36Y55         FDRE                                         r  syncgen/VCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.856     2.393    syncgen/PCK
    SLICE_X36Y55         FDRE                                         r  syncgen/VCNT_reg[4]/C
                         clock pessimism             -0.550     1.843    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.091     1.934    syncgen/VCNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.588     1.845    syncgen/PCK
    SLICE_X40Y56         FDRE                                         r  syncgen/VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.141     1.986 f  syncgen/VCNT_reg[0]/Q
                         net (fo=51, routed)          0.197     2.183    syncgen/VCNT[0]
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.045     2.228 r  syncgen/VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000     2.228    syncgen/VCNT_0[0]
    SLICE_X40Y56         FDRE                                         r  syncgen/VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.858     2.395    syncgen/PCK
    SLICE_X40Y56         FDRE                                         r  syncgen/VCNT_reg[0]/C
                         clock pessimism             -0.550     1.845    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.091     1.936    syncgen/VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.183ns (44.174%)  route 0.231ns (55.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.586     1.843    syncgen/PCK
    SLICE_X36Y56         FDRE                                         r  syncgen/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     1.984 r  syncgen/VCNT_reg[2]/Q
                         net (fo=41, routed)          0.231     2.215    syncgen/VCNT[2]
    SLICE_X36Y56         LUT5 (Prop_lut5_I1_O)        0.042     2.257 r  syncgen/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.257    syncgen/VCNT_0[3]
    SLICE_X36Y56         FDRE                                         r  syncgen/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.856     2.393    syncgen/PCK
    SLICE_X36Y56         FDRE                                         r  syncgen/VCNT_reg[3]/C
                         clock pessimism             -0.550     1.843    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.107     1.950    syncgen/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.233%)  route 0.177ns (43.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.588     1.845    syncgen/PCK
    SLICE_X40Y56         FDRE                                         r  syncgen/VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.128     1.973 r  syncgen/VCNT_reg[6]/Q
                         net (fo=12, routed)          0.177     2.150    syncgen/VCNT[6]
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.099     2.249 r  syncgen/VCNT[9]_i_2/O
                         net (fo=1, routed)           0.000     2.249    syncgen/VCNT_0[9]
    SLICE_X40Y56         FDRE                                         r  syncgen/VCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.858     2.395    syncgen/PCK
    SLICE_X40Y56         FDRE                                         r  syncgen/VCNT_reg[9]/C
                         clock pessimism             -0.550     1.845    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.092     1.937    syncgen/VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.773%)  route 0.220ns (54.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.586     1.843    syncgen/PCK
    SLICE_X36Y56         FDRE                                         r  syncgen/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     1.984 r  syncgen/VCNT_reg[2]/Q
                         net (fo=41, routed)          0.220     2.204    syncgen/VCNT[2]
    SLICE_X36Y56         LUT6 (Prop_lut6_I2_O)        0.045     2.249 r  syncgen/VCNT[5]_i_1/O
                         net (fo=1, routed)           0.000     2.249    syncgen/VCNT_0[5]
    SLICE_X36Y56         FDRE                                         r  syncgen/VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.856     2.393    syncgen/PCK
    SLICE_X36Y56         FDRE                                         r  syncgen/VCNT_reg[5]/C
                         clock pessimism             -0.550     1.843    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.092     1.935    syncgen/VCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPCK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   syncgen/pckgen/iBUFG/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y64     VGA_B_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y57     VGA_B_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y64     VGA_B_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y64     VGA_B_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y64     VGA_G_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y64     VGA_G_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y62     VGA_G_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y64     VGA_G_reg[3]_lopt_replica_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y57     VGA_B_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62     VGA_G_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y59     syncgen/HCNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y59     syncgen/HCNT_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y59     syncgen/HCNT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y59     syncgen/HCNT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y59     syncgen/HCNT_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y59     syncgen/HCNT_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y59     syncgen/HCNT_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y58     syncgen/HCNT_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y59     syncgen/HCNT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y59     syncgen/HCNT_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y59     syncgen/HCNT_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y64     VGA_B_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y57     VGA_B_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y64     VGA_B_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y64     VGA_B_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y64     VGA_G_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y64     VGA_G_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y62     VGA_G_reg[3]_lopt_replica_2/C



