****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:42:32 2025
****************************************

  Startpoint: mem_do_prefetch_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decoder_pseudo_trigger_reg (rising edge-triggered flip-flop clocked by clk)
  Mode: FUNC
  Corner: Fast
  Scenario: FUNC_Fast
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.02      0.02

  mem_do_prefetch_reg/CK (SAEDRVT14_FSDP_V2_1)     0.00      0.02 r
  mem_do_prefetch_reg/QN (SAEDRVT14_FSDP_V2_1)     0.03      0.06 f
  ctmi_13535/X (SAEDRVT14_AN4_0P5)                 0.02      0.07 f
  decoder_pseudo_trigger_reg/D (SAEDRVT14_FSDPQB_V2_0P5)
                                                   0.00      0.07 f
  data arrival time                                          0.07

  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.04      0.04
  decoder_pseudo_trigger_reg/CK (SAEDRVT14_FSDPQB_V2_0P5)
                                                   0.00      0.04 r
  clock uncertainty                                0.05      0.09
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.07
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.03


1
