#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 26 16:43:38 2023
# Process ID: 24080
# Current directory: C:/Users/VAMPIRE/Desktop/Project/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11712 C:\Users\VAMPIRE\Desktop\Project\project_1\project_1.xpr
# Log file: C:/Users/VAMPIRE/Desktop/Project/project_1/vivado.log
# Journal file: C:/Users/VAMPIRE/Desktop/Project/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivodo/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 822.016 ; gain = 179.918
update_compile_order -fileset sources_1
reset_run impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 16:44:47 2023...
Run output will be captured here: C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun Nov 26 16:45:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 4
[Sun Nov 26 16:45:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 26 16:46:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.runs/impl_1/runme.log
set_property source_mgmt_mode DisplayOnly [current_project]
set_property top snake_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivodo/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'snake_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.sim/sim_1/behav/xsim/img1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.sim/sim_1/behav/xsim/blk_mem_gen_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.sim/sim_1/behav/xsim/img2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.sim/sim_1/behav/xsim/blk_mem_gen_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.sim/sim_1/behav/xsim/img3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.sim/sim_1/behav/xsim/image.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj snake_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module snake
WARNING: [VRFC 10-3676] redeclaration of ansi port 'hsync' is not allowed [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v:18]
INFO: [VRFC 10-2458] undeclared symbol vga_clk, assumed default net type wire [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v:156]
WARNING: [VRFC 10-3380] identifier 'apple_x' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v:116]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v:184]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v:302]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v:359]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v:405]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v:410]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v:423]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v:427]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v:485]
WARNING: [VRFC 10-3380] identifier 'image_data_speed' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v:879]
WARNING: [VRFC 10-3380] identifier 'image_data_end' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v:889]
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
WARNING: [VRFC 10-3609] overwriting previous definition of module 'clk_wiz_0_clk_wiz' [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/snake.v:965]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/VGA_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_new
WARNING: [VRFC 10-3676] redeclaration of ansi port 'hsync' is not allowed [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/VGA_new.v:32]
INFO: [VRFC 10-2458] undeclared symbol vga_clk, assumed default net type wire [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/VGA_new.v:86]
WARNING: [VRFC 10-3380] identifier 'image_data' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/VGA_new.v:81]
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
WARNING: [VRFC 10-3609] overwriting previous definition of module 'clk_wiz_0_clk_wiz' [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/VGA_new.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_with_Image
WARNING: [VRFC 10-3676] redeclaration of ansi port 'hsync' is not allowed [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/VGA.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'vsync' is not allowed [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/VGA.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module snake_sim
INFO: [VRFC 10-311] analyzing module snake
WARNING: [VRFC 10-3676] redeclaration of ansi port 'hsync' is not allowed [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:73]
INFO: [VRFC 10-2458] undeclared symbol vga_clk, assumed default net type wire [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:211]
WARNING: [VRFC 10-3380] identifier 'apple_x' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:171]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:239]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:357]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:414]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:460]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:465]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:478]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:482]
WARNING: [VRFC 10-3380] identifier 'game_state_c' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:540]
WARNING: [VRFC 10-3380] identifier 'image_data_speed' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:934]
WARNING: [VRFC 10-3380] identifier 'image_data_end' is used before its declaration [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:944]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'snake' [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:64]
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
WARNING: [VRFC 10-3609] overwriting previous definition of module 'clk_wiz_0_clk_wiz' [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:1020]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto f0569019cc11478f90a69fb30f78c48a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot snake_sim_behav xil_defaultlib.snake_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivodo/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f0569019cc11478f90a69fb30f78c48a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot snake_sim_behav xil_defaultlib.snake_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:937]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'addra' [C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v:947]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_3
Compiling module xil_defaultlib.snake
Compiling module xil_defaultlib.snake_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot snake_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/snake_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 26 16:53:59 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 940.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "snake_sim_behav -key {Behavioral:sim_1:Functional:snake_sim} -tclbatch {snake_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source snake_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module snake_sim.uut.u3.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module snake_sim.uut.u4.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'snake_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 951.711 ; gain = 11.047
run all
$finish called at time : 1210 ns : File "C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sim_1/new/test1.v" Line 58
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 952.539 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/VGA.v] -no_script -reset -force -quiet
remove_files  C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/VGA.v
export_ip_user_files -of_objects  [get_files C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/VGA_new.v] -no_script -reset -force -quiet
remove_files  C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/new/VGA_new.v
export_ip_user_files -of_objects  [get_files C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.runs/blk_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_1 C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.runs/blk_mem_gen_1_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci' from fileset 'blk_mem_gen_1' to fileset 'sources_1'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1733.289 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Nov 26 21:55:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 26 21:58:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 26 22:00:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/VAMPIRE/Desktop/Project/project_1/project_1.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 22:42:49 2023...
