Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Mon Aug  5 10:21:32 2024
| Host         : QIHANGWUFDE9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file open_list_queue_timing_summary_routed.rpt -pb open_list_queue_timing_summary_routed.pb -rpx open_list_queue_timing_summary_routed.rpx -warn_on_violation
| Design       : open_list_queue
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  72          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.177       -2.872                     33                  685        0.181        0.000                      0                  685        3.205        0.000                       0                   302  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 3.705}        7.410           134.953         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -0.177       -2.872                     33                  685        0.181        0.000                      0                  685        3.205        0.000                       0                   302  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           33  Failing Endpoints,  Worst Slack       -0.177ns,  Total Violation       -2.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 outQueue_reg[1][10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            outQueue_reg[2][14]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.410ns  (sys_clk rise@7.410ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.916ns (27.289%)  route 5.105ns (72.711%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.193 - 7.410 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.624     5.145    CLK_IBUF_BUFG
    SLICE_X2Y28          FDSE                                         r  outQueue_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDSE (Prop_fdse_C_Q)         0.518     5.663 r  outQueue_reg[1][10]/Q
                         net (fo=8, routed)           1.242     6.905    outQueue_reg[1][10]
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.029 r  inQueue[1][31]_i_114/O
                         net (fo=1, routed)           0.000     7.029    inQueue[1][31]_i_114_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.579 r  inQueue_reg[1][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.579    inQueue_reg[1][31]_i_62_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.693 r  inQueue_reg[1][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.693    inQueue_reg[1][31]_i_17_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.807 r  inQueue_reg[1][31]_i_4/CO[3]
                         net (fo=37, routed)          1.051     8.858    inQueue_reg[1][31]_i_4_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  outQueue[1][31]_i_6/O
                         net (fo=39, routed)          0.378     9.361    nextInQueueValid1
    SLICE_X11Y27         LUT5 (Prop_lut5_I3_O)        0.124     9.485 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063    10.548    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.672 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.580    11.252    nextOutQueueValid17_out
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.376 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.790    12.166    outQueue[2][31]_i_1_n_0
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][14]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.410     7.410 r  
    W5                                                0.000     7.410 r  CLK (IN)
                         net (fo=0)                   0.000     7.410    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.798 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.660    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.751 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.442    12.193    CLK_IBUF_BUFG
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][14]/C
                         clock pessimism              0.260    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X15Y32         FDSE (Setup_fdse_C_S)       -0.429    11.989    outQueue_reg[2][14]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 outQueue_reg[1][10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            outQueue_reg[2][16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.410ns  (sys_clk rise@7.410ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.916ns (27.289%)  route 5.105ns (72.711%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.193 - 7.410 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.624     5.145    CLK_IBUF_BUFG
    SLICE_X2Y28          FDSE                                         r  outQueue_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDSE (Prop_fdse_C_Q)         0.518     5.663 r  outQueue_reg[1][10]/Q
                         net (fo=8, routed)           1.242     6.905    outQueue_reg[1][10]
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.029 r  inQueue[1][31]_i_114/O
                         net (fo=1, routed)           0.000     7.029    inQueue[1][31]_i_114_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.579 r  inQueue_reg[1][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.579    inQueue_reg[1][31]_i_62_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.693 r  inQueue_reg[1][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.693    inQueue_reg[1][31]_i_17_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.807 r  inQueue_reg[1][31]_i_4/CO[3]
                         net (fo=37, routed)          1.051     8.858    inQueue_reg[1][31]_i_4_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  outQueue[1][31]_i_6/O
                         net (fo=39, routed)          0.378     9.361    nextInQueueValid1
    SLICE_X11Y27         LUT5 (Prop_lut5_I3_O)        0.124     9.485 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063    10.548    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.672 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.580    11.252    nextOutQueueValid17_out
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.376 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.790    12.166    outQueue[2][31]_i_1_n_0
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.410     7.410 r  
    W5                                                0.000     7.410 r  CLK (IN)
                         net (fo=0)                   0.000     7.410    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.798 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.660    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.751 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.442    12.193    CLK_IBUF_BUFG
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][16]/C
                         clock pessimism              0.260    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X15Y32         FDSE (Setup_fdse_C_S)       -0.429    11.989    outQueue_reg[2][16]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 outQueue_reg[1][10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            outQueue_reg[2][18]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.410ns  (sys_clk rise@7.410ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.916ns (27.289%)  route 5.105ns (72.711%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.193 - 7.410 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.624     5.145    CLK_IBUF_BUFG
    SLICE_X2Y28          FDSE                                         r  outQueue_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDSE (Prop_fdse_C_Q)         0.518     5.663 r  outQueue_reg[1][10]/Q
                         net (fo=8, routed)           1.242     6.905    outQueue_reg[1][10]
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.029 r  inQueue[1][31]_i_114/O
                         net (fo=1, routed)           0.000     7.029    inQueue[1][31]_i_114_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.579 r  inQueue_reg[1][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.579    inQueue_reg[1][31]_i_62_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.693 r  inQueue_reg[1][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.693    inQueue_reg[1][31]_i_17_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.807 r  inQueue_reg[1][31]_i_4/CO[3]
                         net (fo=37, routed)          1.051     8.858    inQueue_reg[1][31]_i_4_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  outQueue[1][31]_i_6/O
                         net (fo=39, routed)          0.378     9.361    nextInQueueValid1
    SLICE_X11Y27         LUT5 (Prop_lut5_I3_O)        0.124     9.485 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063    10.548    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.672 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.580    11.252    nextOutQueueValid17_out
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.376 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.790    12.166    outQueue[2][31]_i_1_n_0
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][18]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.410     7.410 r  
    W5                                                0.000     7.410 r  CLK (IN)
                         net (fo=0)                   0.000     7.410    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.798 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.660    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.751 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.442    12.193    CLK_IBUF_BUFG
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][18]/C
                         clock pessimism              0.260    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X15Y32         FDSE (Setup_fdse_C_S)       -0.429    11.989    outQueue_reg[2][18]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 outQueue_reg[1][10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            outQueue_reg[2][3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.410ns  (sys_clk rise@7.410ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.916ns (27.289%)  route 5.105ns (72.711%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 12.193 - 7.410 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.624     5.145    CLK_IBUF_BUFG
    SLICE_X2Y28          FDSE                                         r  outQueue_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDSE (Prop_fdse_C_Q)         0.518     5.663 r  outQueue_reg[1][10]/Q
                         net (fo=8, routed)           1.242     6.905    outQueue_reg[1][10]
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.029 r  inQueue[1][31]_i_114/O
                         net (fo=1, routed)           0.000     7.029    inQueue[1][31]_i_114_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.579 r  inQueue_reg[1][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.579    inQueue_reg[1][31]_i_62_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.693 r  inQueue_reg[1][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.693    inQueue_reg[1][31]_i_17_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.807 r  inQueue_reg[1][31]_i_4/CO[3]
                         net (fo=37, routed)          1.051     8.858    inQueue_reg[1][31]_i_4_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  outQueue[1][31]_i_6/O
                         net (fo=39, routed)          0.378     9.361    nextInQueueValid1
    SLICE_X11Y27         LUT5 (Prop_lut5_I3_O)        0.124     9.485 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063    10.548    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.672 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.580    11.252    nextOutQueueValid17_out
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.376 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.790    12.166    outQueue[2][31]_i_1_n_0
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.410     7.410 r  
    W5                                                0.000     7.410 r  CLK (IN)
                         net (fo=0)                   0.000     7.410    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.798 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.660    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.751 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.442    12.193    CLK_IBUF_BUFG
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][3]/C
                         clock pessimism              0.260    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X15Y32         FDSE (Setup_fdse_C_S)       -0.429    11.989    outQueue_reg[2][3]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 outQueue_reg[1][10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            outQueue_reg[2][26]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.410ns  (sys_clk rise@7.410ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 1.916ns (27.726%)  route 4.995ns (72.274%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 12.184 - 7.410 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.624     5.145    CLK_IBUF_BUFG
    SLICE_X2Y28          FDSE                                         r  outQueue_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDSE (Prop_fdse_C_Q)         0.518     5.663 r  outQueue_reg[1][10]/Q
                         net (fo=8, routed)           1.242     6.905    outQueue_reg[1][10]
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.029 r  inQueue[1][31]_i_114/O
                         net (fo=1, routed)           0.000     7.029    inQueue[1][31]_i_114_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.579 r  inQueue_reg[1][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.579    inQueue_reg[1][31]_i_62_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.693 r  inQueue_reg[1][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.693    inQueue_reg[1][31]_i_17_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.807 r  inQueue_reg[1][31]_i_4/CO[3]
                         net (fo=37, routed)          1.051     8.858    inQueue_reg[1][31]_i_4_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  outQueue[1][31]_i_6/O
                         net (fo=39, routed)          0.378     9.361    nextInQueueValid1
    SLICE_X11Y27         LUT5 (Prop_lut5_I3_O)        0.124     9.485 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063    10.548    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.672 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.580    11.252    nextOutQueueValid17_out
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.376 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.680    12.056    outQueue[2][31]_i_1_n_0
    SLICE_X14Y25         FDSE                                         r  outQueue_reg[2][26]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.410     7.410 r  
    W5                                                0.000     7.410 r  CLK (IN)
                         net (fo=0)                   0.000     7.410    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.798 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.660    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.751 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.433    12.184    CLK_IBUF_BUFG
    SLICE_X14Y25         FDSE                                         r  outQueue_reg[2][26]/C
                         clock pessimism              0.260    12.444    
                         clock uncertainty           -0.035    12.409    
    SLICE_X14Y25         FDSE (Setup_fdse_C_S)       -0.524    11.885    outQueue_reg[2][26]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 outQueue_reg[1][10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            outQueue_reg[2][28]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.410ns  (sys_clk rise@7.410ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 1.916ns (27.726%)  route 4.995ns (72.274%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 12.184 - 7.410 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.624     5.145    CLK_IBUF_BUFG
    SLICE_X2Y28          FDSE                                         r  outQueue_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDSE (Prop_fdse_C_Q)         0.518     5.663 r  outQueue_reg[1][10]/Q
                         net (fo=8, routed)           1.242     6.905    outQueue_reg[1][10]
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.029 r  inQueue[1][31]_i_114/O
                         net (fo=1, routed)           0.000     7.029    inQueue[1][31]_i_114_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.579 r  inQueue_reg[1][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.579    inQueue_reg[1][31]_i_62_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.693 r  inQueue_reg[1][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.693    inQueue_reg[1][31]_i_17_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.807 r  inQueue_reg[1][31]_i_4/CO[3]
                         net (fo=37, routed)          1.051     8.858    inQueue_reg[1][31]_i_4_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  outQueue[1][31]_i_6/O
                         net (fo=39, routed)          0.378     9.361    nextInQueueValid1
    SLICE_X11Y27         LUT5 (Prop_lut5_I3_O)        0.124     9.485 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063    10.548    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.672 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.580    11.252    nextOutQueueValid17_out
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.376 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.680    12.056    outQueue[2][31]_i_1_n_0
    SLICE_X14Y25         FDSE                                         r  outQueue_reg[2][28]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.410     7.410 r  
    W5                                                0.000     7.410 r  CLK (IN)
                         net (fo=0)                   0.000     7.410    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.798 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.660    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.751 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.433    12.184    CLK_IBUF_BUFG
    SLICE_X14Y25         FDSE                                         r  outQueue_reg[2][28]/C
                         clock pessimism              0.260    12.444    
                         clock uncertainty           -0.035    12.409    
    SLICE_X14Y25         FDSE (Setup_fdse_C_S)       -0.524    11.885    outQueue_reg[2][28]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 outQueue_reg[1][10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            outQueue_reg[2][7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.410ns  (sys_clk rise@7.410ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 1.916ns (27.726%)  route 4.995ns (72.274%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 12.184 - 7.410 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.624     5.145    CLK_IBUF_BUFG
    SLICE_X2Y28          FDSE                                         r  outQueue_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDSE (Prop_fdse_C_Q)         0.518     5.663 r  outQueue_reg[1][10]/Q
                         net (fo=8, routed)           1.242     6.905    outQueue_reg[1][10]
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.029 r  inQueue[1][31]_i_114/O
                         net (fo=1, routed)           0.000     7.029    inQueue[1][31]_i_114_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.579 r  inQueue_reg[1][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.579    inQueue_reg[1][31]_i_62_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.693 r  inQueue_reg[1][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.693    inQueue_reg[1][31]_i_17_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.807 r  inQueue_reg[1][31]_i_4/CO[3]
                         net (fo=37, routed)          1.051     8.858    inQueue_reg[1][31]_i_4_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  outQueue[1][31]_i_6/O
                         net (fo=39, routed)          0.378     9.361    nextInQueueValid1
    SLICE_X11Y27         LUT5 (Prop_lut5_I3_O)        0.124     9.485 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063    10.548    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.672 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.580    11.252    nextOutQueueValid17_out
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.376 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.680    12.056    outQueue[2][31]_i_1_n_0
    SLICE_X14Y25         FDSE                                         r  outQueue_reg[2][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.410     7.410 r  
    W5                                                0.000     7.410 r  CLK (IN)
                         net (fo=0)                   0.000     7.410    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.798 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.660    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.751 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.433    12.184    CLK_IBUF_BUFG
    SLICE_X14Y25         FDSE                                         r  outQueue_reg[2][7]/C
                         clock pessimism              0.260    12.444    
                         clock uncertainty           -0.035    12.409    
    SLICE_X14Y25         FDSE (Setup_fdse_C_S)       -0.524    11.885    outQueue_reg[2][7]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.123ns  (required time - arrival time)
  Source:                 outQueue_reg[1][10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            outQueue_reg[2][2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.410ns  (sys_clk rise@7.410ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 1.916ns (27.894%)  route 4.953ns (72.106%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.190 - 7.410 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.624     5.145    CLK_IBUF_BUFG
    SLICE_X2Y28          FDSE                                         r  outQueue_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDSE (Prop_fdse_C_Q)         0.518     5.663 r  outQueue_reg[1][10]/Q
                         net (fo=8, routed)           1.242     6.905    outQueue_reg[1][10]
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.029 r  inQueue[1][31]_i_114/O
                         net (fo=1, routed)           0.000     7.029    inQueue[1][31]_i_114_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.579 r  inQueue_reg[1][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.579    inQueue_reg[1][31]_i_62_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.693 r  inQueue_reg[1][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.693    inQueue_reg[1][31]_i_17_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.807 r  inQueue_reg[1][31]_i_4/CO[3]
                         net (fo=37, routed)          1.051     8.858    inQueue_reg[1][31]_i_4_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  outQueue[1][31]_i_6/O
                         net (fo=39, routed)          0.378     9.361    nextInQueueValid1
    SLICE_X11Y27         LUT5 (Prop_lut5_I3_O)        0.124     9.485 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063    10.548    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.672 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.580    11.252    nextOutQueueValid17_out
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.376 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.638    12.014    outQueue[2][31]_i_1_n_0
    SLICE_X14Y30         FDSE                                         r  outQueue_reg[2][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.410     7.410 r  
    W5                                                0.000     7.410 r  CLK (IN)
                         net (fo=0)                   0.000     7.410    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.798 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.660    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.751 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.439    12.190    CLK_IBUF_BUFG
    SLICE_X14Y30         FDSE                                         r  outQueue_reg[2][2]/C
                         clock pessimism              0.260    12.450    
                         clock uncertainty           -0.035    12.415    
    SLICE_X14Y30         FDSE (Setup_fdse_C_S)       -0.524    11.891    outQueue_reg[2][2]
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (VIOLATED) :        -0.123ns  (required time - arrival time)
  Source:                 outQueue_reg[1][10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            outQueue_reg[2][8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.410ns  (sys_clk rise@7.410ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 1.916ns (27.894%)  route 4.953ns (72.106%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.190 - 7.410 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.624     5.145    CLK_IBUF_BUFG
    SLICE_X2Y28          FDSE                                         r  outQueue_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDSE (Prop_fdse_C_Q)         0.518     5.663 r  outQueue_reg[1][10]/Q
                         net (fo=8, routed)           1.242     6.905    outQueue_reg[1][10]
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.029 r  inQueue[1][31]_i_114/O
                         net (fo=1, routed)           0.000     7.029    inQueue[1][31]_i_114_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.579 r  inQueue_reg[1][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.579    inQueue_reg[1][31]_i_62_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.693 r  inQueue_reg[1][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.693    inQueue_reg[1][31]_i_17_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.807 r  inQueue_reg[1][31]_i_4/CO[3]
                         net (fo=37, routed)          1.051     8.858    inQueue_reg[1][31]_i_4_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  outQueue[1][31]_i_6/O
                         net (fo=39, routed)          0.378     9.361    nextInQueueValid1
    SLICE_X11Y27         LUT5 (Prop_lut5_I3_O)        0.124     9.485 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063    10.548    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.672 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.580    11.252    nextOutQueueValid17_out
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.124    11.376 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.638    12.014    outQueue[2][31]_i_1_n_0
    SLICE_X14Y30         FDSE                                         r  outQueue_reg[2][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.410     7.410 r  
    W5                                                0.000     7.410 r  CLK (IN)
                         net (fo=0)                   0.000     7.410    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.798 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.660    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.751 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.439    12.190    CLK_IBUF_BUFG
    SLICE_X14Y30         FDSE                                         r  outQueue_reg[2][8]/C
                         clock pessimism              0.260    12.450    
                         clock uncertainty           -0.035    12.415    
    SLICE_X14Y30         FDSE (Setup_fdse_C_S)       -0.524    11.891    outQueue_reg[2][8]
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -0.123    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 outQueue_reg[1][10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            outQueue_reg[3][10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.410ns  (sys_clk rise@7.410ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.934ns  (logic 1.916ns (27.632%)  route 5.018ns (72.368%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 12.196 - 7.410 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.624     5.145    CLK_IBUF_BUFG
    SLICE_X2Y28          FDSE                                         r  outQueue_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDSE (Prop_fdse_C_Q)         0.518     5.663 r  outQueue_reg[1][10]/Q
                         net (fo=8, routed)           1.242     6.905    outQueue_reg[1][10]
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.029 r  inQueue[1][31]_i_114/O
                         net (fo=1, routed)           0.000     7.029    inQueue[1][31]_i_114_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.579 r  inQueue_reg[1][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.579    inQueue_reg[1][31]_i_62_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.693 r  inQueue_reg[1][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.693    inQueue_reg[1][31]_i_17_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.807 r  inQueue_reg[1][31]_i_4/CO[3]
                         net (fo=37, routed)          1.051     8.858    inQueue_reg[1][31]_i_4_n_0
    SLICE_X11Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  outQueue[1][31]_i_6/O
                         net (fo=39, routed)          0.378     9.361    nextInQueueValid1
    SLICE_X11Y27         LUT5 (Prop_lut5_I3_O)        0.124     9.485 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063    10.548    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    10.672 r  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.613    11.285    nextOutQueueValid17_out
    SLICE_X14Y36         LUT2 (Prop_lut2_I0_O)        0.124    11.409 r  outQueue[3][31]_i_1/O
                         net (fo=32, routed)          0.670    12.079    outQueue[3][31]_i_1_n_0
    SLICE_X15Y35         FDSE                                         r  outQueue_reg[3][10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    7.410     7.410 r  
    W5                                                0.000     7.410 r  CLK (IN)
                         net (fo=0)                   0.000     7.410    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.798 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    10.660    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.751 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.445    12.196    CLK_IBUF_BUFG
    SLICE_X15Y35         FDSE                                         r  outQueue_reg[3][10]/C
                         clock pessimism              0.260    12.456    
                         clock uncertainty           -0.035    12.421    
    SLICE_X15Y35         FDSE (Setup_fdse_C_S)       -0.429    11.992    outQueue_reg[3][10]
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                 -0.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 inQueue_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            inQueue_reg[3][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.195%)  route 0.136ns (41.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X15Y29         FDSE                                         r  inQueue_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDSE (Prop_fdse_C_Q)         0.141     1.581 r  inQueue_reg[2][3]/Q
                         net (fo=13, routed)          0.136     1.717    inQueue_reg[2][3]
    SLICE_X14Y29         LUT3 (Prop_lut3_I1_O)        0.048     1.765 r  inQueue[3][3]_i_1/O
                         net (fo=1, routed)           0.000     1.765    inQueue[3][3]_i_1_n_0
    SLICE_X14Y29         FDSE                                         r  inQueue_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.825     1.952    CLK_IBUF_BUFG
    SLICE_X14Y29         FDSE                                         r  inQueue_reg[3][3]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X14Y29         FDSE (Hold_fdse_C_D)         0.131     1.584    inQueue_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inQueue_reg[2][9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            inQueue_reg[3][9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.190ns (57.200%)  route 0.142ns (42.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X15Y29         FDSE                                         r  inQueue_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDSE (Prop_fdse_C_Q)         0.141     1.581 r  inQueue_reg[2][9]/Q
                         net (fo=13, routed)          0.142     1.723    inQueue_reg[2][9]
    SLICE_X14Y29         LUT3 (Prop_lut3_I1_O)        0.049     1.772 r  inQueue[3][9]_i_1/O
                         net (fo=1, routed)           0.000     1.772    inQueue[3][9]_i_1_n_0
    SLICE_X14Y29         FDSE                                         r  inQueue_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.825     1.952    CLK_IBUF_BUFG
    SLICE_X14Y29         FDSE                                         r  inQueue_reg[3][9]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X14Y29         FDSE (Hold_fdse_C_D)         0.131     1.584    inQueue_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inQueue_reg[3][24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            outQueue_reg[3][24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.725%)  route 0.148ns (44.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X13Y38         FDSE                                         r  inQueue_reg[3][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  inQueue_reg[3][24]/Q
                         net (fo=3, routed)           0.148     1.736    inQueue_reg[3][24]
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.781 r  outQueue[3][24]_i_1/O
                         net (fo=1, routed)           0.000     1.781    outQueue[3][24]_i_1_n_0
    SLICE_X14Y37         FDSE                                         r  outQueue_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X14Y37         FDSE                                         r  outQueue_reg[3][24]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X14Y37         FDSE (Hold_fdse_C_D)         0.121     1.582    outQueue_reg[3][24]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 outQueue_reg[0][21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            inQueue_reg[0][21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.090%)  route 0.178ns (48.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.584     1.467    CLK_IBUF_BUFG
    SLICE_X4Y29          FDSE                                         r  outQueue_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDSE (Prop_fdse_C_Q)         0.141     1.608 r  outQueue_reg[0][21]/Q
                         net (fo=5, routed)           0.178     1.786    o_node_f_OBUF[21]
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.045     1.831 r  inQueue[0][21]_i_1/O
                         net (fo=1, routed)           0.000     1.831    nextInQueue[0][21]
    SLICE_X2Y30          FDSE                                         r  inQueue_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.856     1.983    CLK_IBUF_BUFG
    SLICE_X2Y30          FDSE                                         r  inQueue_reg[0][21]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X2Y30          FDSE (Hold_fdse_C_D)         0.121     1.626    inQueue_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 inQueue_reg[3][14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            outQueue_reg[3][14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X15Y37         FDSE                                         r  inQueue_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  inQueue_reg[3][14]/Q
                         net (fo=3, routed)           0.152     1.739    inQueue_reg[3][14]
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.784 r  outQueue[3][14]_i_1/O
                         net (fo=1, routed)           0.000     1.784    outQueue[3][14]_i_1_n_0
    SLICE_X14Y37         FDSE                                         r  outQueue_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X14Y37         FDSE                                         r  outQueue_reg[3][14]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X14Y37         FDSE (Hold_fdse_C_D)         0.120     1.579    outQueue_reg[3][14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 outQueue_reg[2][12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            inQueue_reg[2][12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.298%)  route 0.138ns (39.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X14Y28         FDSE                                         r  outQueue_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDSE (Prop_fdse_C_Q)         0.164     1.603 r  outQueue_reg[2][12]/Q
                         net (fo=8, routed)           0.138     1.741    outQueue_reg[2][12]
    SLICE_X12Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.786 r  inQueue[2][12]_i_1/O
                         net (fo=1, routed)           0.000     1.786    inQueue[2][12]_i_1_n_0
    SLICE_X12Y28         FDSE                                         r  inQueue_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.824     1.951    CLK_IBUF_BUFG
    SLICE_X12Y28         FDSE                                         r  inQueue_reg[2][12]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X12Y28         FDSE (Hold_fdse_C_D)         0.120     1.573    inQueue_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 outQueue_reg[1][20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            inQueue_reg[1][20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.553%)  route 0.143ns (43.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X11Y28         FDSE                                         r  outQueue_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDSE (Prop_fdse_C_Q)         0.141     1.580 r  outQueue_reg[1][20]/Q
                         net (fo=8, routed)           0.143     1.723    outQueue_reg[1][20]
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.768 r  inQueue[1][20]_i_1/O
                         net (fo=1, routed)           0.000     1.768    inQueue[1][20]_i_1_n_0
    SLICE_X11Y30         FDSE                                         r  inQueue_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.826     1.953    CLK_IBUF_BUFG
    SLICE_X11Y30         FDSE                                         r  inQueue_reg[1][20]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X11Y30         FDSE (Hold_fdse_C_D)         0.092     1.547    inQueue_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 inQueue_reg[2][21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            outQueue_reg[3][21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.188ns (51.403%)  route 0.178ns (48.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X13Y37         FDSE                                         r  inQueue_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  inQueue_reg[2][21]/Q
                         net (fo=13, routed)          0.178     1.765    inQueue_reg[2][21]
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.047     1.812 r  outQueue[3][21]_i_1/O
                         net (fo=1, routed)           0.000     1.812    outQueue[3][21]_i_1_n_0
    SLICE_X12Y37         FDSE                                         r  outQueue_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X12Y37         FDSE                                         r  outQueue_reg[3][21]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X12Y37         FDSE (Hold_fdse_C_D)         0.131     1.590    outQueue_reg[3][21]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 outQueue_reg[1][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            inQueue_reg[1][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.791%)  route 0.119ns (36.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X10Y26         FDSE                                         r  outQueue_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDSE (Prop_fdse_C_Q)         0.164     1.601 r  outQueue_reg[1][6]/Q
                         net (fo=8, routed)           0.119     1.720    outQueue_reg[1][6]
    SLICE_X11Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.765 r  inQueue[1][6]_i_1/O
                         net (fo=1, routed)           0.000     1.765    inQueue[1][6]_i_1_n_0
    SLICE_X11Y26         FDSE                                         r  inQueue_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.821     1.948    CLK_IBUF_BUFG
    SLICE_X11Y26         FDSE                                         r  inQueue_reg[1][6]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X11Y26         FDSE (Hold_fdse_C_D)         0.092     1.542    inQueue_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 inQueue_reg[1][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            outQueue_reg[1][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.125%)  route 0.171ns (47.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X11Y26         FDSE                                         r  inQueue_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  inQueue_reg[1][6]/Q
                         net (fo=17, routed)          0.171     1.749    inQueue_reg[1][6]
    SLICE_X10Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.794 r  outQueue[1][6]_i_1/O
                         net (fo=1, routed)           0.000     1.794    nextOutQueue[1][6]
    SLICE_X10Y26         FDSE                                         r  outQueue_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.821     1.948    CLK_IBUF_BUFG
    SLICE_X10Y26         FDSE                                         r  outQueue_reg[1][6]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y26         FDSE (Hold_fdse_C_D)         0.121     1.571    outQueue_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 3.705 }
Period(ns):         7.410
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         7.410       5.255      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         7.410       6.410      SLICE_X0Y40    FSM_sequential_curr_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         7.410       6.410      SLICE_X2Y34    curr_size_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.410       6.410      SLICE_X1Y34    curr_size_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.410       6.410      SLICE_X1Y34    curr_size_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.410       6.410      SLICE_X1Y34    curr_size_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.410       6.410      SLICE_X2Y34    inQueueValid_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.410       6.410      SLICE_X11Y27   inQueueValid_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.410       6.410      SLICE_X9Y36    inQueueValid_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.410       6.410      SLICE_X14Y36   inQueueValid_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X0Y40    FSM_sequential_curr_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X0Y40    FSM_sequential_curr_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X2Y34    curr_size_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X2Y34    curr_size_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X1Y34    curr_size_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X1Y34    curr_size_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X1Y34    curr_size_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X1Y34    curr_size_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X1Y34    curr_size_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X1Y34    curr_size_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X0Y40    FSM_sequential_curr_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X0Y40    FSM_sequential_curr_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X2Y34    curr_size_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X2Y34    curr_size_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X1Y34    curr_size_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X1Y34    curr_size_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X1Y34    curr_size_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X1Y34    curr_size_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X1Y34    curr_size_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.705       3.205      SLICE_X1Y34    curr_size_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            o_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.113ns  (logic 3.687ns (51.833%)  route 3.426ns (48.167%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    K18                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  i_read_IBUF_inst/O
                         net (fo=75, routed)          1.611     2.560    i_read_IBUF
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     2.684 r  o_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.815     4.499    o_full_OBUF
    J17                  OBUF (Prop_obuf_I_O)         2.614     7.113 r  o_full_OBUF_inst/O
                         net (fo=0)                   0.000     7.113    o_full
    J17                                                               r  o_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            o_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.996ns  (logic 3.691ns (52.754%)  route 3.305ns (47.246%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    K18                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  i_read_IBUF_inst/O
                         net (fo=75, routed)          1.609     2.558    i_read_IBUF
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     2.682 r  o_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.697     4.378    o_empty_OBUF
    J18                  OBUF (Prop_obuf_I_O)         2.618     6.996 r  o_empty_OBUF_inst/O
                         net (fo=0)                   0.000     6.996    o_empty
    J18                                                               r  o_empty (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_wrt
                            (input port)
  Destination:            o_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.342ns (61.052%)  route 0.856ns (38.948%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_wrt (IN)
                         net (fo=0)                   0.000     0.000    i_wrt
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  i_wrt_IBUF_inst/O
                         net (fo=77, routed)          0.512     0.675    i_wrt_IBUF
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.045     0.720 r  o_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.345     1.064    o_empty_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.135     2.199 r  o_empty_OBUF_inst/O
                         net (fo=0)                   0.000     2.199    o_empty
    J18                                                               r  o_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_wrt
                            (input port)
  Destination:            o_full
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.339ns (60.062%)  route 0.890ns (39.938%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_wrt (IN)
                         net (fo=0)                   0.000     0.000    i_wrt
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  i_wrt_IBUF_inst/O
                         net (fo=77, routed)          0.513     0.676    i_wrt_IBUF
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.045     0.721 r  o_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.377     1.098    o_full_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.131     2.229 r  o_full_OBUF_inst/O
                         net (fo=0)                   0.000     2.229    o_full
    J17                                                               r  o_full (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outQueue_reg[0][7]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.267ns  (logic 3.061ns (33.027%)  route 6.207ns (66.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X7Y26          FDSE                                         r  outQueue_reg[0][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDSE (Prop_fdse_C_Q)         0.456     5.594 r  outQueue_reg[0][7]_lopt_replica/Q
                         net (fo=1, routed)           6.207    11.801    outQueue_reg[0][7]_lopt_replica_1
    A16                  OBUF (Prop_obuf_I_O)         2.605    14.406 r  o_node_f_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.406    o_node_f[7]
    A16                                                               r  o_node_f[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][8]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 3.136ns (34.278%)  route 6.012ns (65.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.621     5.142    CLK_IBUF_BUFG
    SLICE_X2Y27          FDSE                                         r  outQueue_reg[0][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDSE (Prop_fdse_C_Q)         0.518     5.660 r  outQueue_reg[0][8]_lopt_replica/Q
                         net (fo=1, routed)           6.012    11.673    outQueue_reg[0][8]_lopt_replica_1
    B15                  OBUF (Prop_obuf_I_O)         2.618    14.290 r  o_node_f_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.290    o_node_f[8]
    B15                                                               r  o_node_f[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.062ns  (logic 3.057ns (33.735%)  route 6.005ns (66.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.615     5.136    CLK_IBUF_BUFG
    SLICE_X5Y25          FDSE                                         r  outQueue_reg[0][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDSE (Prop_fdse_C_Q)         0.456     5.592 r  outQueue_reg[0][6]_lopt_replica/Q
                         net (fo=1, routed)           6.005    11.597    outQueue_reg[0][6]_lopt_replica_1
    A17                  OBUF (Prop_obuf_I_O)         2.601    14.198 r  o_node_f_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.198    o_node_f[6]
    A17                                                               r  o_node_f[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.570ns  (logic 3.114ns (36.339%)  route 5.456ns (63.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.552     5.073    CLK_IBUF_BUFG
    SLICE_X8Y27          FDSE                                         r  outQueue_reg[0][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDSE (Prop_fdse_C_Q)         0.518     5.591 r  outQueue_reg[0][3]_lopt_replica/Q
                         net (fo=1, routed)           5.456    11.047    outQueue_reg[0][3]_lopt_replica_1
    C17                  OBUF (Prop_obuf_I_O)         2.596    13.643 r  o_node_f_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.643    o_node_f[3]
    C17                                                               r  o_node_f[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][9]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.340ns  (logic 3.054ns (36.615%)  route 5.287ns (63.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.624     5.145    CLK_IBUF_BUFG
    SLICE_X0Y28          FDSE                                         r  outQueue_reg[0][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDSE (Prop_fdse_C_Q)         0.456     5.601 r  outQueue_reg[0][9]_lopt_replica/Q
                         net (fo=1, routed)           5.287    10.888    outQueue_reg[0][9]_lopt_replica_1
    C15                  OBUF (Prop_obuf_I_O)         2.598    13.486 r  o_node_f_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.486    o_node_f[9]
    C15                                                               r  o_node_f[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][28]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 3.057ns (36.997%)  route 5.206ns (63.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.627     5.148    CLK_IBUF_BUFG
    SLICE_X5Y33          FDSE                                         r  outQueue_reg[0][28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  outQueue_reg[0][28]_lopt_replica/Q
                         net (fo=1, routed)           5.206    10.810    outQueue_reg[0][28]_lopt_replica_1
    J2                   OBUF (Prop_obuf_I_O)         2.601    13.411 r  o_node_f_OBUF[28]_inst/O
                         net (fo=0)                   0.000    13.411    o_node_f[28]
    J2                                                                r  o_node_f[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][30]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 3.039ns (36.814%)  route 5.216ns (63.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.627     5.148    CLK_IBUF_BUFG
    SLICE_X7Y33          FDSE                                         r  outQueue_reg[0][30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  outQueue_reg[0][30]_lopt_replica/Q
                         net (fo=1, routed)           5.216    10.820    outQueue_reg[0][30]_lopt_replica_1
    G2                   OBUF (Prop_obuf_I_O)         2.583    13.403 r  o_node_f_OBUF[30]_inst/O
                         net (fo=0)                   0.000    13.403    o_node_f[30]
    G2                                                                r  o_node_f[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][24]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.227ns  (logic 3.065ns (37.254%)  route 5.162ns (62.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.626     5.147    CLK_IBUF_BUFG
    SLICE_X5Y32          FDSE                                         r  outQueue_reg[0][24]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  outQueue_reg[0][24]_lopt_replica/Q
                         net (fo=1, routed)           5.162    10.766    outQueue_reg[0][24]_lopt_replica_1
    L2                   OBUF (Prop_obuf_I_O)         2.609    13.375 r  o_node_f_OBUF[24]_inst/O
                         net (fo=0)                   0.000    13.375    o_node_f[24]
    L2                                                                r  o_node_f[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][31]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.156ns  (logic 3.056ns (37.472%)  route 5.100ns (62.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.627     5.148    CLK_IBUF_BUFG
    SLICE_X7Y33          FDSE                                         r  outQueue_reg[0][31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  outQueue_reg[0][31]_lopt_replica/Q
                         net (fo=1, routed)           5.100    10.704    outQueue_reg[0][31]_lopt_replica_1
    G3                   OBUF (Prop_obuf_I_O)         2.600    13.304 r  o_node_f_OBUF[31]_inst/O
                         net (fo=0)                   0.000    13.304    o_node_f[31]
    G3                                                                r  o_node_f[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][26]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.098ns  (logic 3.054ns (37.712%)  route 5.044ns (62.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.627     5.148    CLK_IBUF_BUFG
    SLICE_X5Y33          FDSE                                         r  outQueue_reg[0][26]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  outQueue_reg[0][26]_lopt_replica/Q
                         net (fo=1, routed)           5.044    10.648    outQueue_reg[0][26]_lopt_replica_1
    J1                   OBUF (Prop_obuf_I_O)         2.598    13.246 r  o_node_f_OBUF[26]_inst/O
                         net (fo=0)                   0.000    13.246    o_node_f[26]
    J1                                                                r  o_node_f[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 curr_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.344ns (73.804%)  route 0.477ns (26.196%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.591     1.474    CLK_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  curr_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  curr_size_reg[0]/Q
                         net (fo=6, routed)           0.132     1.771    curr_size_reg[0]
    SLICE_X1Y34          LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  o_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.345     2.160    o_empty_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.135     3.295 r  o_empty_OBUF_inst/O
                         net (fo=0)                   0.000     3.295    o_empty
    J18                                                               r  o_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_ready_rep
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.325ns (71.893%)  route 0.518ns (28.107%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  FSM_sequential_curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  FSM_sequential_curr_state_reg/Q
                         net (fo=2, routed)           0.173     1.791    curr_state
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     1.836 r  o_ready_enq_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.345     2.181    o_ready_rep_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.139     3.320 r  o_ready_rep_OBUF_inst/O
                         net (fo=0)                   0.000     3.320    o_ready_rep
    G17                                                               r  o_ready_rep (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_full
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.340ns (72.327%)  route 0.513ns (27.673%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.591     1.474    CLK_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  curr_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  curr_size_reg[0]/Q
                         net (fo=6, routed)           0.135     1.774    curr_size_reg[0]
    SLICE_X1Y34          LUT6 (Prop_lut6_I1_O)        0.045     1.819 r  o_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.377     2.196    o_full_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.131     3.327 r  o_full_OBUF_inst/O
                         net (fo=0)                   0.000     3.327    o_full
    J17                                                               r  o_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_ready_enq
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.306ns (69.543%)  route 0.572ns (30.457%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  FSM_sequential_curr_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  FSM_sequential_curr_state_reg/Q
                         net (fo=2, routed)           0.173     1.791    curr_state
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     1.836 r  o_ready_enq_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.399     2.235    o_ready_rep_OBUF
    K19                  OBUF (Prop_obuf_I_O)         1.120     3.355 r  o_ready_enq_OBUF_inst/O
                         net (fo=0)                   0.000     3.355    o_ready_enq
    K19                                                               r  o_ready_enq (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueueValid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.257ns (64.244%)  route 0.699ns (35.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  outQueueValid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  outQueueValid_reg[0]/Q
                         net (fo=6, routed)           0.699     2.286    o_valid_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.116     3.401 r  o_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.401    o_valid
    H17                                                               r  o_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][5]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.243ns (51.809%)  route 1.157ns (48.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.582     1.465    CLK_IBUF_BUFG
    SLICE_X3Y25          FDSE                                         r  outQueue_reg[0][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDSE (Prop_fdse_C_Q)         0.141     1.606 r  outQueue_reg[0][5]_lopt_replica/Q
                         net (fo=1, routed)           1.157     2.763    outQueue_reg[0][5]_lopt_replica_1
    C16                  OBUF (Prop_obuf_I_O)         1.102     3.865 r  o_node_f_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.865    o_node_f[5]
    C16                                                               r  o_node_f[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.281ns (52.481%)  route 1.160ns (47.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X8Y27          FDSE                                         r  outQueue_reg[0][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDSE (Prop_fdse_C_Q)         0.164     1.603 r  outQueue_reg[0][2]_lopt_replica/Q
                         net (fo=1, routed)           1.160     2.763    outQueue_reg[0][2]_lopt_replica_1
    B17                  OBUF (Prop_obuf_I_O)         1.117     3.880 r  o_node_f_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.880    o_node_f[2]
    B17                                                               r  o_node_f[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.292ns (52.137%)  route 1.186ns (47.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.585     1.468    CLK_IBUF_BUFG
    SLICE_X2Y27          FDSE                                         r  outQueue_reg[0][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDSE (Prop_fdse_C_Q)         0.164     1.632 r  outQueue_reg[0][0]_lopt_replica/Q
                         net (fo=1, routed)           1.186     2.818    outQueue_reg[0][0]_lopt_replica_1
    A18                  OBUF (Prop_obuf_I_O)         1.128     3.946 r  o_node_f_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.946    o_node_f[0]
    A18                                                               r  o_node_f[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][4]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.254ns (50.464%)  route 1.231ns (49.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.580     1.463    CLK_IBUF_BUFG
    SLICE_X5Y25          FDSE                                         r  outQueue_reg[0][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDSE (Prop_fdse_C_Q)         0.141     1.604 r  outQueue_reg[0][4]_lopt_replica/Q
                         net (fo=1, routed)           1.231     2.835    outQueue_reg[0][4]_lopt_replica_1
    B16                  OBUF (Prop_obuf_I_O)         1.113     3.949 r  o_node_f_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.949    o_node_f[4]
    B16                                                               r  o_node_f[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outQueue_reg[0][11]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            o_node_f[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.271ns (50.399%)  route 1.251ns (49.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.588     1.471    CLK_IBUF_BUFG
    SLICE_X0Y31          FDSE                                         r  outQueue_reg[0][11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDSE (Prop_fdse_C_Q)         0.141     1.612 r  outQueue_reg[0][11]_lopt_replica/Q
                         net (fo=1, routed)           1.251     2.863    outQueue_reg[0][11]_lopt_replica_1
    A14                  OBUF (Prop_obuf_I_O)         1.130     3.993 r  o_node_f_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.993    o_node_f[11]
    A14                                                               r  o_node_f[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           600 Endpoints
Min Delay           600 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_node_f[2]
                            (input port)
  Destination:            outQueue_reg[2][14]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.989ns  (logic 2.446ns (24.489%)  route 7.543ns (75.511%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  i_node_f[2] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[2]_inst/O
                         net (fo=10, routed)          3.394     4.329    i_node_f_IBUF[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  inQueue[0][31]_i_103/O
                         net (fo=1, routed)           0.000     4.453    inQueue[0][31]_i_103_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.003 r  inQueue_reg[0][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.003    inQueue_reg[0][31]_i_71_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  inQueue_reg[0][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.117    inQueue_reg[0][31]_i_44_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  inQueue_reg[0][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.231    inQueue_reg[0][31]_i_17_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.345 r  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           1.258     6.603    inQueue_reg[0][31]_i_4_n_0
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.457     7.183    nextInQueueValid130_out
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.307 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063     8.370    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124     8.494 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.580     9.075    nextOutQueueValid17_out
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.199 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.790     9.989    outQueue[2][31]_i_1_n_0
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][14]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.442     4.783    CLK_IBUF_BUFG
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][14]/C

Slack:                    inf
  Source:                 i_node_f[2]
                            (input port)
  Destination:            outQueue_reg[2][16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.989ns  (logic 2.446ns (24.489%)  route 7.543ns (75.511%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  i_node_f[2] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[2]_inst/O
                         net (fo=10, routed)          3.394     4.329    i_node_f_IBUF[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  inQueue[0][31]_i_103/O
                         net (fo=1, routed)           0.000     4.453    inQueue[0][31]_i_103_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.003 r  inQueue_reg[0][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.003    inQueue_reg[0][31]_i_71_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  inQueue_reg[0][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.117    inQueue_reg[0][31]_i_44_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  inQueue_reg[0][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.231    inQueue_reg[0][31]_i_17_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.345 r  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           1.258     6.603    inQueue_reg[0][31]_i_4_n_0
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.457     7.183    nextInQueueValid130_out
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.307 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063     8.370    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124     8.494 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.580     9.075    nextOutQueueValid17_out
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.199 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.790     9.989    outQueue[2][31]_i_1_n_0
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.442     4.783    CLK_IBUF_BUFG
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][16]/C

Slack:                    inf
  Source:                 i_node_f[2]
                            (input port)
  Destination:            outQueue_reg[2][18]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.989ns  (logic 2.446ns (24.489%)  route 7.543ns (75.511%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  i_node_f[2] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[2]_inst/O
                         net (fo=10, routed)          3.394     4.329    i_node_f_IBUF[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  inQueue[0][31]_i_103/O
                         net (fo=1, routed)           0.000     4.453    inQueue[0][31]_i_103_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.003 r  inQueue_reg[0][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.003    inQueue_reg[0][31]_i_71_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  inQueue_reg[0][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.117    inQueue_reg[0][31]_i_44_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  inQueue_reg[0][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.231    inQueue_reg[0][31]_i_17_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.345 r  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           1.258     6.603    inQueue_reg[0][31]_i_4_n_0
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.457     7.183    nextInQueueValid130_out
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.307 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063     8.370    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124     8.494 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.580     9.075    nextOutQueueValid17_out
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.199 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.790     9.989    outQueue[2][31]_i_1_n_0
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][18]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.442     4.783    CLK_IBUF_BUFG
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][18]/C

Slack:                    inf
  Source:                 i_node_f[2]
                            (input port)
  Destination:            outQueue_reg[2][3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.989ns  (logic 2.446ns (24.489%)  route 7.543ns (75.511%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  i_node_f[2] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[2]_inst/O
                         net (fo=10, routed)          3.394     4.329    i_node_f_IBUF[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  inQueue[0][31]_i_103/O
                         net (fo=1, routed)           0.000     4.453    inQueue[0][31]_i_103_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.003 r  inQueue_reg[0][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.003    inQueue_reg[0][31]_i_71_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  inQueue_reg[0][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.117    inQueue_reg[0][31]_i_44_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  inQueue_reg[0][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.231    inQueue_reg[0][31]_i_17_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.345 r  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           1.258     6.603    inQueue_reg[0][31]_i_4_n_0
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.457     7.183    nextInQueueValid130_out
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.307 f  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063     8.370    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124     8.494 f  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.580     9.075    nextOutQueueValid17_out
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.199 r  outQueue[2][31]_i_1/O
                         net (fo=32, routed)          0.790     9.989    outQueue[2][31]_i_1_n_0
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.442     4.783    CLK_IBUF_BUFG
    SLICE_X15Y32         FDSE                                         r  outQueue_reg[2][3]/C

Slack:                    inf
  Source:                 i_node_f[2]
                            (input port)
  Destination:            outQueue_reg[2][11]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.913ns  (logic 2.446ns (24.678%)  route 7.467ns (75.322%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  i_node_f[2] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[2]_inst/O
                         net (fo=10, routed)          3.394     4.329    i_node_f_IBUF[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  inQueue[0][31]_i_103/O
                         net (fo=1, routed)           0.000     4.453    inQueue[0][31]_i_103_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.003 r  inQueue_reg[0][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.003    inQueue_reg[0][31]_i_71_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  inQueue_reg[0][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.117    inQueue_reg[0][31]_i_44_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  inQueue_reg[0][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.231    inQueue_reg[0][31]_i_17_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.345 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           1.258     6.603    inQueue_reg[0][31]_i_4_n_0
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.727 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.457     7.183    nextInQueueValid130_out
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.307 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063     8.370    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124     8.494 r  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.441     8.935    nextOutQueueValid17_out
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.059 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.854     9.913    outQueue[2][31]_i_2_n_0
    SLICE_X15Y24         FDSE                                         r  outQueue_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.433     4.774    CLK_IBUF_BUFG
    SLICE_X15Y24         FDSE                                         r  outQueue_reg[2][11]/C

Slack:                    inf
  Source:                 i_node_f[2]
                            (input port)
  Destination:            outQueue_reg[2][4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.913ns  (logic 2.446ns (24.678%)  route 7.467ns (75.322%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  i_node_f[2] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[2]_inst/O
                         net (fo=10, routed)          3.394     4.329    i_node_f_IBUF[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  inQueue[0][31]_i_103/O
                         net (fo=1, routed)           0.000     4.453    inQueue[0][31]_i_103_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.003 r  inQueue_reg[0][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.003    inQueue_reg[0][31]_i_71_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  inQueue_reg[0][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.117    inQueue_reg[0][31]_i_44_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  inQueue_reg[0][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.231    inQueue_reg[0][31]_i_17_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.345 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           1.258     6.603    inQueue_reg[0][31]_i_4_n_0
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.727 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.457     7.183    nextInQueueValid130_out
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.307 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063     8.370    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124     8.494 r  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.441     8.935    nextOutQueueValid17_out
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.059 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.854     9.913    outQueue[2][31]_i_2_n_0
    SLICE_X15Y24         FDSE                                         r  outQueue_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.433     4.774    CLK_IBUF_BUFG
    SLICE_X15Y24         FDSE                                         r  outQueue_reg[2][4]/C

Slack:                    inf
  Source:                 i_node_f[2]
                            (input port)
  Destination:            outQueue_reg[2][6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.913ns  (logic 2.446ns (24.678%)  route 7.467ns (75.322%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  i_node_f[2] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[2]_inst/O
                         net (fo=10, routed)          3.394     4.329    i_node_f_IBUF[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  inQueue[0][31]_i_103/O
                         net (fo=1, routed)           0.000     4.453    inQueue[0][31]_i_103_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.003 r  inQueue_reg[0][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.003    inQueue_reg[0][31]_i_71_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  inQueue_reg[0][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.117    inQueue_reg[0][31]_i_44_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  inQueue_reg[0][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.231    inQueue_reg[0][31]_i_17_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.345 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           1.258     6.603    inQueue_reg[0][31]_i_4_n_0
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.727 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.457     7.183    nextInQueueValid130_out
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.307 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063     8.370    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124     8.494 r  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.441     8.935    nextOutQueueValid17_out
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.059 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.854     9.913    outQueue[2][31]_i_2_n_0
    SLICE_X15Y24         FDSE                                         r  outQueue_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.433     4.774    CLK_IBUF_BUFG
    SLICE_X15Y24         FDSE                                         r  outQueue_reg[2][6]/C

Slack:                    inf
  Source:                 i_node_f[2]
                            (input port)
  Destination:            outQueue_reg[2][9]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.913ns  (logic 2.446ns (24.678%)  route 7.467ns (75.322%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  i_node_f[2] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[2]_inst/O
                         net (fo=10, routed)          3.394     4.329    i_node_f_IBUF[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  inQueue[0][31]_i_103/O
                         net (fo=1, routed)           0.000     4.453    inQueue[0][31]_i_103_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.003 r  inQueue_reg[0][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.003    inQueue_reg[0][31]_i_71_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  inQueue_reg[0][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.117    inQueue_reg[0][31]_i_44_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  inQueue_reg[0][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.231    inQueue_reg[0][31]_i_17_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.345 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           1.258     6.603    inQueue_reg[0][31]_i_4_n_0
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.727 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.457     7.183    nextInQueueValid130_out
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.307 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063     8.370    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124     8.494 r  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.441     8.935    nextOutQueueValid17_out
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.059 r  outQueue[2][31]_i_2/O
                         net (fo=32, routed)          0.854     9.913    outQueue[2][31]_i_2_n_0
    SLICE_X14Y24         FDSE                                         r  outQueue_reg[2][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.433     4.774    CLK_IBUF_BUFG
    SLICE_X14Y24         FDSE                                         r  outQueue_reg[2][9]/C

Slack:                    inf
  Source:                 i_node_f[2]
                            (input port)
  Destination:            outQueue_reg[3][10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.902ns  (logic 2.446ns (24.704%)  route 7.456ns (75.296%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  i_node_f[2] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[2]_inst/O
                         net (fo=10, routed)          3.394     4.329    i_node_f_IBUF[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  inQueue[0][31]_i_103/O
                         net (fo=1, routed)           0.000     4.453    inQueue[0][31]_i_103_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.003 r  inQueue_reg[0][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.003    inQueue_reg[0][31]_i_71_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  inQueue_reg[0][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.117    inQueue_reg[0][31]_i_44_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  inQueue_reg[0][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.231    inQueue_reg[0][31]_i_17_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.345 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           1.258     6.603    inQueue_reg[0][31]_i_4_n_0
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.727 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.457     7.183    nextInQueueValid130_out
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.307 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063     8.370    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124     8.494 r  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.613     9.108    nextOutQueueValid17_out
    SLICE_X14Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.232 r  outQueue[3][31]_i_1/O
                         net (fo=32, routed)          0.670     9.902    outQueue[3][31]_i_1_n_0
    SLICE_X15Y35         FDSE                                         r  outQueue_reg[3][10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.445     4.786    CLK_IBUF_BUFG
    SLICE_X15Y35         FDSE                                         r  outQueue_reg[3][10]/C

Slack:                    inf
  Source:                 i_node_f[2]
                            (input port)
  Destination:            outQueue_reg[3][11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.902ns  (logic 2.446ns (24.704%)  route 7.456ns (75.296%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  i_node_f[2] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_node_f_IBUF[2]_inst/O
                         net (fo=10, routed)          3.394     4.329    i_node_f_IBUF[2]
    SLICE_X5Y27          LUT4 (Prop_lut4_I1_O)        0.124     4.453 r  inQueue[0][31]_i_103/O
                         net (fo=1, routed)           0.000     4.453    inQueue[0][31]_i_103_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.003 r  inQueue_reg[0][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.003    inQueue_reg[0][31]_i_71_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  inQueue_reg[0][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.117    inQueue_reg[0][31]_i_44_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  inQueue_reg[0][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.231    inQueue_reg[0][31]_i_17_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.345 f  inQueue_reg[0][31]_i_4/CO[3]
                         net (fo=2, routed)           1.258     6.603    inQueue_reg[0][31]_i_4_n_0
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.727 f  inQueue[0][31]_i_7/O
                         net (fo=68, routed)          0.457     7.183    nextInQueueValid130_out
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.307 r  outQueue[1][31]_i_4/O
                         net (fo=36, routed)          1.063     8.370    nextOutQueueValid1
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124     8.494 r  outQueue[3][31]_i_4/O
                         net (fo=36, routed)          0.613     9.108    nextOutQueueValid17_out
    SLICE_X14Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.232 r  outQueue[3][31]_i_1/O
                         net (fo=32, routed)          0.670     9.902    outQueue[3][31]_i_1_n_0
    SLICE_X15Y35         FDSE                                         r  outQueue_reg[3][11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.445     4.786    CLK_IBUF_BUFG
    SLICE_X15Y35         FDSE                                         r  outQueue_reg[3][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_wrt
                            (input port)
  Destination:            curr_size_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.208ns (35.841%)  route 0.372ns (64.159%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_wrt (IN)
                         net (fo=0)                   0.000     0.000    i_wrt
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  i_wrt_IBUF_inst/O
                         net (fo=77, routed)          0.372     0.535    i_wrt_IBUF
    SLICE_X1Y34          LUT4 (Prop_lut4_I3_O)        0.045     0.580 r  curr_size[1]_i_1/O
                         net (fo=1, routed)           0.000     0.580    next_size[1]
    SLICE_X1Y34          FDRE                                         r  curr_size_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.860     1.987    CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  curr_size_reg[1]/C

Slack:                    inf
  Source:                 i_wrt
                            (input port)
  Destination:            curr_size_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.208ns (35.779%)  route 0.373ns (64.221%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_wrt (IN)
                         net (fo=0)                   0.000     0.000    i_wrt
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  i_wrt_IBUF_inst/O
                         net (fo=77, routed)          0.373     0.536    i_wrt_IBUF
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.045     0.581 r  curr_size[3]_i_1/O
                         net (fo=1, routed)           0.000     0.581    next_size[3]
    SLICE_X1Y34          FDRE                                         r  curr_size_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.860     1.987    CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  curr_size_reg[3]/C

Slack:                    inf
  Source:                 i_wrt
                            (input port)
  Destination:            curr_size_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.211ns (36.171%)  route 0.372ns (63.829%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_wrt (IN)
                         net (fo=0)                   0.000     0.000    i_wrt
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  i_wrt_IBUF_inst/O
                         net (fo=77, routed)          0.372     0.535    i_wrt_IBUF
    SLICE_X1Y34          LUT5 (Prop_lut5_I4_O)        0.048     0.583 r  curr_size[2]_i_1/O
                         net (fo=1, routed)           0.000     0.583    next_size[2]
    SLICE_X1Y34          FDRE                                         r  curr_size_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.860     1.987    CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  curr_size_reg[2]/C

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            curr_size_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.223ns (34.241%)  route 0.428ns (65.759%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    K18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  i_read_IBUF_inst/O
                         net (fo=75, routed)          0.428     0.606    i_read_IBUF
    SLICE_X2Y34          LUT3 (Prop_lut3_I2_O)        0.045     0.651 r  curr_size[0]_i_1/O
                         net (fo=1, routed)           0.000     0.651    next_size[0]
    SLICE_X2Y34          FDRE                                         r  curr_size_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.860     1.987    CLK_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  curr_size_reg[0]/C

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            inQueueValid_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.226ns (34.543%)  route 0.428ns (65.457%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    K18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 f  i_read_IBUF_inst/O
                         net (fo=75, routed)          0.428     0.606    i_read_IBUF
    SLICE_X2Y34          LUT4 (Prop_lut4_I1_O)        0.048     0.654 r  inQueueValid[0]_i_1/O
                         net (fo=1, routed)           0.000     0.654    nextInQueueValid21_out[0]
    SLICE_X2Y34          FDRE                                         r  inQueueValid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.860     1.987    CLK_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  inQueueValid_reg[0]/C

Slack:                    inf
  Source:                 i_node_f[31]
                            (input port)
  Destination:            inQueue_reg[0][31]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.207ns (27.876%)  route 0.535ns (72.124%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  i_node_f[31] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[31]
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  i_node_f_IBUF[31]_inst/O
                         net (fo=10, routed)          0.535     0.697    i_node_f_IBUF[31]
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.045     0.742 r  inQueue[0][31]_i_2/O
                         net (fo=1, routed)           0.000     0.742    nextInQueue[0][31]
    SLICE_X4Y31          FDSE                                         r  inQueue_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.855     1.982    CLK_IBUF_BUFG
    SLICE_X4Y31          FDSE                                         r  inQueue_reg[0][31]/C

Slack:                    inf
  Source:                 i_node_f[24]
                            (input port)
  Destination:            inQueue_reg[0][24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.197ns (24.924%)  route 0.593ns (75.076%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_node_f[24] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[24]
    N17                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_node_f_IBUF[24]_inst/O
                         net (fo=10, routed)          0.593     0.745    i_node_f_IBUF[24]
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.045     0.790 r  inQueue[0][24]_i_1/O
                         net (fo=1, routed)           0.000     0.790    nextInQueue[0][24]
    SLICE_X3Y31          FDSE                                         r  inQueue_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.857     1.984    CLK_IBUF_BUFG
    SLICE_X3Y31          FDSE                                         r  inQueue_reg[0][24]/C

Slack:                    inf
  Source:                 i_wrt
                            (input port)
  Destination:            inQueue_reg[0][22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.208ns (26.019%)  route 0.591ns (73.981%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  i_wrt (IN)
                         net (fo=0)                   0.000     0.000    i_wrt
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  i_wrt_IBUF_inst/O
                         net (fo=77, routed)          0.591     0.753    i_wrt_IBUF
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.045     0.798 r  inQueue[0][22]_i_1/O
                         net (fo=1, routed)           0.000     0.798    nextInQueue[0][22]
    SLICE_X5Y31          FDSE                                         r  inQueue_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.855     1.982    CLK_IBUF_BUFG
    SLICE_X5Y31          FDSE                                         r  inQueue_reg[0][22]/C

Slack:                    inf
  Source:                 i_node_f[23]
                            (input port)
  Destination:            inQueue_reg[0][23]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.201ns (25.035%)  route 0.602ns (74.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_node_f[23] (IN)
                         net (fo=0)                   0.000     0.000    i_node_f[23]
    P17                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  i_node_f_IBUF[23]_inst/O
                         net (fo=10, routed)          0.602     0.758    i_node_f_IBUF[23]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.045     0.803 r  inQueue[0][23]_i_1/O
                         net (fo=1, routed)           0.000     0.803    nextInQueue[0][23]
    SLICE_X1Y30          FDSE                                         r  inQueue_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.856     1.983    CLK_IBUF_BUFG
    SLICE_X1Y30          FDSE                                         r  inQueue_reg[0][23]/C

Slack:                    inf
  Source:                 i_wrt
                            (input port)
  Destination:            inQueue_reg[0][8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.208ns (25.685%)  route 0.601ns (74.315%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  i_wrt (IN)
                         net (fo=0)                   0.000     0.000    i_wrt
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  i_wrt_IBUF_inst/O
                         net (fo=77, routed)          0.601     0.764    i_wrt_IBUF
    SLICE_X4Y31          LUT5 (Prop_lut5_I0_O)        0.045     0.809 r  inQueue[0][8]_i_1/O
                         net (fo=1, routed)           0.000     0.809    nextInQueue[0][8]
    SLICE_X4Y31          FDSE                                         r  inQueue_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.855     1.982    CLK_IBUF_BUFG
    SLICE_X4Y31          FDSE                                         r  inQueue_reg[0][8]/C





