// Seed: 1275187643
module module_0 (
    input  tri  id_0,
    output wor  id_1,
    output wand id_2
);
  logic id_4;
  ;
  parameter id_5 = 1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    output supply1 id_2
    , id_15,
    input wire id_3,
    output wor id_4,
    input tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    output wire id_9,
    input uwire id_10,
    input wire id_11,
    input supply1 id_12,
    output tri id_13
);
  always @(posedge id_15) begin : LABEL_0
    if (1) id_15 <= id_6 ^ -1;
    if (-1) if (1) id_15 <= -1;
  end
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4
  );
endmodule
