Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 29 17:27:08 2024
| Host         : ST04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SwitchEncoder_timing_summary_routed.rpt -pb SwitchEncoder_timing_summary_routed.pb -rpx SwitchEncoder_timing_summary_routed.rpx -warn_on_violation
| Design       : SwitchEncoder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16        4.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y19    keyval_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    keyval_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    keyval_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y19    keyval_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    keyval_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    keyval_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    keyval_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    keyval_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    keyval_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    keyval_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    keyval_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    keyval_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    keyval_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    keyval_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    keyval_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    keyval_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    keyval_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    keyval_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    keyval_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    keyval_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyval_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.630ns  (logic 3.986ns (60.120%)  route 2.644ns (39.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y18          FDSE                                         r  keyval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  keyval_reg[1]/Q
                         net (fo=1, routed)           2.644     8.248    keyval_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.778 r  keyval_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.778    keyval[1]
    E19                                                               r  keyval[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyval_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 3.961ns (64.907%)  route 2.141ns (35.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.626     5.147    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  keyval_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  keyval_reg[0]/Q
                         net (fo=1, routed)           2.141     7.745    keyval_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.249 r  keyval_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.249    keyval[0]
    U16                                                               r  keyval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyval_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.696ns  (logic 4.019ns (70.562%)  route 1.677ns (29.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.626     5.147    clk_IBUF_BUFG
    SLICE_X2Y19          FDSE                                         r  keyval_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518     5.665 r  keyval_reg[2]/Q
                         net (fo=1, routed)           1.677     7.342    keyval_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.843 r  keyval_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.843    keyval[2]
    U19                                                               r  keyval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyval_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyval[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.628ns  (logic 3.965ns (70.446%)  route 1.663ns (29.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.626     5.147    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  keyval_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  keyval_reg[3]/Q
                         net (fo=1, routed)           1.663     7.267    keyval_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.776 r  keyval_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.776    keyval[3]
    V19                                                               r  keyval[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyval_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyval[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.351ns (80.494%)  route 0.327ns (19.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.587     1.470    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  keyval_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDSE (Prop_fdse_C_Q)         0.141     1.611 r  keyval_reg[3]/Q
                         net (fo=1, routed)           0.327     1.939    keyval_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.149 r  keyval_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.149    keyval[3]
    V19                                                               r  keyval[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyval_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.366ns (80.751%)  route 0.326ns (19.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDSE                                         r  keyval_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.164     1.634 r  keyval_reg[2]/Q
                         net (fo=1, routed)           0.326     1.960    keyval_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.162 r  keyval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.162    keyval[2]
    U19                                                               r  keyval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyval_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.347ns (71.253%)  route 0.543ns (28.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.587     1.470    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  keyval_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDSE (Prop_fdse_C_Q)         0.141     1.611 r  keyval_reg[0]/Q
                         net (fo=1, routed)           0.543     2.155    keyval_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.360 r  keyval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.360    keyval[0]
    U16                                                               r  keyval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyval_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.372ns (64.319%)  route 0.761ns (35.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.588     1.471    clk_IBUF_BUFG
    SLICE_X3Y18          FDSE                                         r  keyval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDSE (Prop_fdse_C_Q)         0.141     1.612 r  keyval_reg[1]/Q
                         net (fo=1, routed)           0.761     2.373    keyval_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.604 r  keyval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.604    keyval[1]
    E19                                                               r  keyval[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            keyval_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.112ns  (logic 2.055ns (25.331%)  route 6.057ns (74.669%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=9, routed)           4.567     6.020    sw_IBUF[13]
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.150     6.170 r  keyval[3]_i_11/O
                         net (fo=6, routed)           0.826     6.995    keyval[3]_i_11_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.328     7.323 r  keyval[3]_i_7/O
                         net (fo=1, routed)           0.665     7.988    keyval[3]_i_7_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I4_O)        0.124     8.112 r  keyval[3]_i_3/O
                         net (fo=1, routed)           0.000     8.112    keyval[3]_i_3_n_0
    SLICE_X3Y19          FDSE                                         r  keyval_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.508     4.849    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  keyval_reg[3]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            keyval_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.109ns  (logic 1.951ns (24.063%)  route 6.158ns (75.937%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=9, routed)           4.197     5.652    sw_IBUF[14]
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.776 r  keyval[3]_i_14/O
                         net (fo=2, routed)           0.444     6.220    keyval[3]_i_14_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.344 r  keyval[3]_i_10/O
                         net (fo=1, routed)           0.631     6.975    keyval[3]_i_10_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  keyval[3]_i_5/O
                         net (fo=1, routed)           0.495     7.594    keyval[3]_i_5_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.718 r  keyval[3]_i_2/O
                         net (fo=4, routed)           0.391     8.109    p_0_out
    SLICE_X3Y18          FDSE                                         r  keyval_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.509     4.850    clk_IBUF_BUFG
    SLICE_X3Y18          FDSE                                         r  keyval_reg[1]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            keyval_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.068ns  (logic 1.951ns (24.184%)  route 6.117ns (75.816%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=9, routed)           4.197     5.652    sw_IBUF[14]
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.776 r  keyval[3]_i_14/O
                         net (fo=2, routed)           0.444     6.220    keyval[3]_i_14_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.344 r  keyval[3]_i_10/O
                         net (fo=1, routed)           0.631     6.975    keyval[3]_i_10_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  keyval[3]_i_5/O
                         net (fo=1, routed)           0.495     7.594    keyval[3]_i_5_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.718 r  keyval[3]_i_2/O
                         net (fo=4, routed)           0.350     8.068    p_0_out
    SLICE_X3Y19          FDSE                                         r  keyval_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.508     4.849    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  keyval_reg[0]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            keyval_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.068ns  (logic 1.951ns (24.184%)  route 6.117ns (75.816%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=9, routed)           4.197     5.652    sw_IBUF[14]
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.776 r  keyval[3]_i_14/O
                         net (fo=2, routed)           0.444     6.220    keyval[3]_i_14_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.344 r  keyval[3]_i_10/O
                         net (fo=1, routed)           0.631     6.975    keyval[3]_i_10_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  keyval[3]_i_5/O
                         net (fo=1, routed)           0.495     7.594    keyval[3]_i_5_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.718 r  keyval[3]_i_2/O
                         net (fo=4, routed)           0.350     8.068    p_0_out
    SLICE_X2Y19          FDSE                                         r  keyval_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.508     4.849    clk_IBUF_BUFG
    SLICE_X2Y19          FDSE                                         r  keyval_reg[2]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            keyval_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.068ns  (logic 1.951ns (24.184%)  route 6.117ns (75.816%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=9, routed)           4.197     5.652    sw_IBUF[14]
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.776 r  keyval[3]_i_14/O
                         net (fo=2, routed)           0.444     6.220    keyval[3]_i_14_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.344 r  keyval[3]_i_10/O
                         net (fo=1, routed)           0.631     6.975    keyval[3]_i_10_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.099 r  keyval[3]_i_5/O
                         net (fo=1, routed)           0.495     7.594    keyval[3]_i_5_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.718 r  keyval[3]_i_2/O
                         net (fo=4, routed)           0.350     8.068    p_0_out
    SLICE_X3Y19          FDSE                                         r  keyval_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.508     4.849    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  keyval_reg[3]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            keyval_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.952ns  (logic 2.055ns (25.840%)  route 5.898ns (74.160%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=9, routed)           4.567     6.020    sw_IBUF[13]
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.150     6.170 r  keyval[3]_i_11/O
                         net (fo=6, routed)           0.898     7.068    keyval[3]_i_11_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.328     7.396 r  keyval[1]_i_2/O
                         net (fo=1, routed)           0.433     7.828    keyval[1]_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.124     7.952 r  keyval[1]_i_1/O
                         net (fo=1, routed)           0.000     7.952    keyval[1]_i_1_n_0
    SLICE_X3Y18          FDSE                                         r  keyval_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.509     4.850    clk_IBUF_BUFG
    SLICE_X3Y18          FDSE                                         r  keyval_reg[1]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            keyval_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.855ns  (logic 1.825ns (23.232%)  route 6.030ns (76.768%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=9, routed)           4.567     6.020    sw_IBUF[13]
    SLICE_X2Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.144 r  keyval[2]_i_4/O
                         net (fo=1, routed)           0.969     7.113    keyval[2]_i_4_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I2_O)        0.124     7.237 r  keyval[2]_i_3/O
                         net (fo=1, routed)           0.494     7.731    keyval[2]_i_3_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.124     7.855 r  keyval[2]_i_1/O
                         net (fo=1, routed)           0.000     7.855    keyval[2]_i_1_n_0
    SLICE_X2Y19          FDSE                                         r  keyval_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.508     4.849    clk_IBUF_BUFG
    SLICE_X2Y19          FDSE                                         r  keyval_reg[2]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            keyval_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.637ns  (logic 2.055ns (26.906%)  route 5.582ns (73.094%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=9, routed)           4.567     6.020    sw_IBUF[13]
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.150     6.170 r  keyval[3]_i_11/O
                         net (fo=6, routed)           0.506     6.676    keyval[3]_i_11_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I2_O)        0.328     7.004 r  keyval[3]_i_6/O
                         net (fo=2, routed)           0.510     7.513    keyval[3]_i_6_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I3_O)        0.124     7.637 r  keyval[0]_i_1/O
                         net (fo=1, routed)           0.000     7.637    keyval[0]_i_1_n_0
    SLICE_X3Y19          FDSE                                         r  keyval_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.508     4.849    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  keyval_reg[0]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            keyval_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.389ns  (logic 1.827ns (24.730%)  route 5.561ns (75.270%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=9, routed)           4.215     5.670    sw_IBUF[14]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.794 r  keyval[3]_i_8/O
                         net (fo=1, routed)           0.151     5.945    keyval[3]_i_8_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.124     6.069 r  keyval[3]_i_4/O
                         net (fo=2, routed)           0.166     6.235    keyval[3]_i_4_n_0
    SLICE_X3Y17          LUT5 (Prop_lut5_I2_O)        0.124     6.359 r  keyval[3]_i_1/O
                         net (fo=4, routed)           1.029     7.389    keyval[3]_i_1_n_0
    SLICE_X3Y19          FDSE                                         r  keyval_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.508     4.849    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  keyval_reg[0]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            keyval_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.389ns  (logic 1.827ns (24.730%)  route 5.561ns (75.270%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=9, routed)           4.215     5.670    sw_IBUF[14]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.794 r  keyval[3]_i_8/O
                         net (fo=1, routed)           0.151     5.945    keyval[3]_i_8_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.124     6.069 r  keyval[3]_i_4/O
                         net (fo=2, routed)           0.166     6.235    keyval[3]_i_4_n_0
    SLICE_X3Y17          LUT5 (Prop_lut5_I2_O)        0.124     6.359 r  keyval[3]_i_1/O
                         net (fo=4, routed)           1.029     7.389    keyval[3]_i_1_n_0
    SLICE_X2Y19          FDSE                                         r  keyval_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.508     4.849    clk_IBUF_BUFG
    SLICE_X2Y19          FDSE                                         r  keyval_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            keyval_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.266ns (36.005%)  route 0.473ns (63.995%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           0.473     0.694    sw_IBUF[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.045     0.739 r  keyval[1]_i_1/O
                         net (fo=1, routed)           0.000     0.739    keyval[1]_i_1_n_0
    SLICE_X3Y18          FDSE                                         r  keyval_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.857     1.984    clk_IBUF_BUFG
    SLICE_X3Y18          FDSE                                         r  keyval_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            keyval_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.277ns (31.032%)  route 0.615ns (68.968%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=8, routed)           0.615     0.847    sw_IBUF[2]
    SLICE_X3Y19          LUT5 (Prop_lut5_I3_O)        0.045     0.892 r  keyval[3]_i_3/O
                         net (fo=1, routed)           0.000     0.892    keyval[3]_i_3_n_0
    SLICE_X3Y19          FDSE                                         r  keyval_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  keyval_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            keyval_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.277ns (30.997%)  route 0.616ns (69.003%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=8, routed)           0.616     0.848    sw_IBUF[2]
    SLICE_X3Y19          LUT5 (Prop_lut5_I2_O)        0.045     0.893 r  keyval[0]_i_1/O
                         net (fo=1, routed)           0.000     0.893    keyval[0]_i_1_n_0
    SLICE_X3Y19          FDSE                                         r  keyval_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  keyval_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            keyval_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.274ns (29.361%)  route 0.660ns (70.639%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           0.532     0.761    sw_IBUF[1]
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.806 r  keyval[3]_i_2/O
                         net (fo=4, routed)           0.128     0.934    p_0_out
    SLICE_X3Y18          FDSE                                         r  keyval_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.857     1.984    clk_IBUF_BUFG
    SLICE_X3Y18          FDSE                                         r  keyval_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            keyval_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.274ns (29.314%)  route 0.662ns (70.686%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           0.532     0.761    sw_IBUF[1]
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.806 r  keyval[3]_i_2/O
                         net (fo=4, routed)           0.129     0.936    p_0_out
    SLICE_X3Y19          FDSE                                         r  keyval_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  keyval_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            keyval_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.274ns (29.314%)  route 0.662ns (70.686%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           0.532     0.761    sw_IBUF[1]
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.806 r  keyval[3]_i_2/O
                         net (fo=4, routed)           0.129     0.936    p_0_out
    SLICE_X2Y19          FDSE                                         r  keyval_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y19          FDSE                                         r  keyval_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            keyval_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.274ns (29.314%)  route 0.662ns (70.686%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           0.532     0.761    sw_IBUF[1]
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.806 r  keyval[3]_i_2/O
                         net (fo=4, routed)           0.129     0.936    p_0_out
    SLICE_X3Y19          FDSE                                         r  keyval_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  keyval_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            keyval_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.277ns (28.448%)  route 0.696ns (71.552%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=8, routed)           0.696     0.928    sw_IBUF[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.973 r  keyval[2]_i_1/O
                         net (fo=1, routed)           0.000     0.973    keyval[2]_i_1_n_0
    SLICE_X2Y19          FDSE                                         r  keyval_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y19          FDSE                                         r  keyval_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            keyval_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.274ns (26.235%)  route 0.771ns (73.765%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           0.504     0.733    sw_IBUF[1]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.045     0.778 r  keyval[3]_i_1/O
                         net (fo=4, routed)           0.267     1.046    keyval[3]_i_1_n_0
    SLICE_X3Y18          FDSE                                         r  keyval_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.857     1.984    clk_IBUF_BUFG
    SLICE_X3Y18          FDSE                                         r  keyval_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            keyval_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.274ns (23.496%)  route 0.893ns (76.504%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           0.504     0.733    sw_IBUF[1]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.045     0.778 r  keyval[3]_i_1/O
                         net (fo=4, routed)           0.389     1.168    keyval[3]_i_1_n_0
    SLICE_X3Y19          FDSE                                         r  keyval_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  keyval_reg[0]/C





