#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  1 14:21:36 2021
# Process ID: 12827
# Current directory: /home/chuck/ece544_final_project/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.runs/BD_gpio_wrapper_0_0_synth_1
# Command line: vivado -log BD_gpio_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_gpio_wrapper_0_0.tcl
# Log file: /home/chuck/ece544_final_project/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.runs/BD_gpio_wrapper_0_0_synth_1/BD_gpio_wrapper_0_0.vds
# Journal file: /home/chuck/ece544_final_project/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.runs/BD_gpio_wrapper_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source BD_gpio_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1444.133 ; gain = 0.023 ; free physical = 120 ; free virtual = 2915
Command: synth_design -top BD_gpio_wrapper_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'BD_gpio_wrapper_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12923 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1652.852 ; gain = 208.633 ; free physical = 198 ; free virtual = 2539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BD_gpio_wrapper_0_0' [/home/chuck/ece544_final_project/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_gpio_wrapper_0_0/synth/BD_gpio_wrapper_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'gpio_wrapper' [/home/chuck/ece544_final_project/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_wrapper.v:22]
INFO: [Synth 8-6157] synthesizing module 'gpio_top' [/home/chuck/ece544_final_project/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v:115]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 8 - type: integer 
	Parameter gw bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/chuck/ece544_final_project/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v:987]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/chuck/ece544_final_project/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v:987]
INFO: [Synth 8-6155] done synthesizing module 'gpio_top' (1#1) [/home/chuck/ece544_final_project/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v:115]
WARNING: [Synth 8-7023] instance 'gpio' of module 'gpio_top' has 17 connections declared, but only 15 given [/home/chuck/ece544_final_project/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_wrapper.v:45]
INFO: [Synth 8-6155] done synthesizing module 'gpio_wrapper' (2#1) [/home/chuck/ece544_final_project/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio/gpio_wrapper.v:22]
INFO: [Synth 8-6155] done synthesizing module 'BD_gpio_wrapper_0_0' (3#1) [/home/chuck/ece544_final_project/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_gpio_wrapper_0_0/synth/BD_gpio_wrapper_0_0.v:58]
WARNING: [Synth 8-3331] design gpio_wrapper has unconnected port wb_adr_i[7]
WARNING: [Synth 8-3331] design gpio_wrapper has unconnected port wb_adr_i[6]
WARNING: [Synth 8-3331] design gpio_wrapper has unconnected port wb_adr_i[1]
WARNING: [Synth 8-3331] design gpio_wrapper has unconnected port wb_adr_i[0]
WARNING: [Synth 8-3331] design gpio_wrapper has unconnected port wb_sel_i[3]
WARNING: [Synth 8-3331] design gpio_wrapper has unconnected port wb_sel_i[2]
WARNING: [Synth 8-3331] design gpio_wrapper has unconnected port wb_sel_i[1]
WARNING: [Synth 8-3331] design gpio_wrapper has unconnected port wb_sel_i[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 1714.602 ; gain = 270.383 ; free physical = 280 ; free virtual = 2561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1717.570 ; gain = 273.352 ; free physical = 263 ; free virtual = 2546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1725.574 ; gain = 281.355 ; free physical = 263 ; free virtual = 2546
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 1742.488 ; gain = 298.270 ; free physical = 242 ; free virtual = 2528
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gpio_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design BD_gpio_wrapper_0_0 has unconnected port wb_adr_i[7]
WARNING: [Synth 8-3331] design BD_gpio_wrapper_0_0 has unconnected port wb_adr_i[6]
WARNING: [Synth 8-3331] design BD_gpio_wrapper_0_0 has unconnected port wb_adr_i[1]
WARNING: [Synth 8-3331] design BD_gpio_wrapper_0_0 has unconnected port wb_adr_i[0]
WARNING: [Synth 8-3331] design BD_gpio_wrapper_0_0 has unconnected port wb_sel_i[3]
WARNING: [Synth 8-3331] design BD_gpio_wrapper_0_0 has unconnected port wb_sel_i[2]
WARNING: [Synth 8-3331] design BD_gpio_wrapper_0_0 has unconnected port wb_sel_i[1]
WARNING: [Synth 8-3331] design BD_gpio_wrapper_0_0 has unconnected port wb_sel_i[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gpio/sync_clk_reg )
INFO: [Synth 8-3886] merging instance 'inst/gpio/clk_s_reg' (FDC) to 'inst/gpio/wb_err_o_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gpio/wb_err_o_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:25 . Memory (MB): peak = 1881.848 ; gain = 437.629 ; free physical = 146 ; free virtual = 2207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:27 . Memory (MB): peak = 1881.848 ; gain = 437.629 ; free physical = 139 ; free virtual = 2201
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:28 . Memory (MB): peak = 1881.848 ; gain = 437.629 ; free physical = 133 ; free virtual = 2194
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:52 . Memory (MB): peak = 1881.848 ; gain = 437.629 ; free physical = 135 ; free virtual = 2039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:52 . Memory (MB): peak = 1881.848 ; gain = 437.629 ; free physical = 135 ; free virtual = 2039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:52 . Memory (MB): peak = 1881.848 ; gain = 437.629 ; free physical = 156 ; free virtual = 2060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:52 . Memory (MB): peak = 1881.848 ; gain = 437.629 ; free physical = 168 ; free virtual = 2072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:52 . Memory (MB): peak = 1881.848 ; gain = 437.629 ; free physical = 172 ; free virtual = 2076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:52 . Memory (MB): peak = 1881.848 ; gain = 437.629 ; free physical = 172 ; free virtual = 2076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    65|
|3     |LUT3 |    35|
|4     |LUT4 |     4|
|5     |LUT5 |    77|
|6     |LUT6 |    98|
|7     |FDCE |   420|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   700|
|2     |  inst   |gpio_wrapper |   700|
|3     |    gpio |gpio_top     |   700|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:52 . Memory (MB): peak = 1881.848 ; gain = 437.629 ; free physical = 171 ; free virtual = 2075
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:01:52 . Memory (MB): peak = 1881.848 ; gain = 437.629 ; free physical = 172 ; free virtual = 2076
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:52 . Memory (MB): peak = 1881.855 ; gain = 437.629 ; free physical = 166 ; free virtual = 2071
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1892.754 ; gain = 0.000 ; free physical = 154 ; free virtual = 2087
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.484 ; gain = 0.000 ; free physical = 138 ; free virtual = 1990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:02:11 . Memory (MB): peak = 1987.484 ; gain = 543.352 ; free physical = 268 ; free virtual = 2121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.484 ; gain = 0.000 ; free physical = 266 ; free virtual = 2122
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/chuck/ece544_final_project/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.runs/BD_gpio_wrapper_0_0_synth_1/BD_gpio_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:01:14 . Memory (MB): peak = 2378.496 ; gain = 391.012 ; free physical = 286 ; free virtual = 1658
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2381.465 ; gain = 0.000 ; free physical = 350 ; free virtual = 1745
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/chuck/ece544_final_project/chuck/RVfpgaSoC-May21_2021/RVfpgaSoC/Labs/LabResources/Lab1/Lab1.runs/BD_gpio_wrapper_0_0_synth_1/BD_gpio_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BD_gpio_wrapper_0_0_utilization_synth.rpt -pb BD_gpio_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  1 14:25:55 2021...
