ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccmhO2X7.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"os_memory_mmu.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.align	1
  16              		.p2align 2,,3
  17              		.global	OS_MMU_SETUP
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	OS_MMU_SETUP:
  25              	.LFB0:
  26              		.file 1 "C:\\Users\\president\\Desktop\\sbx\\input\\src\\os_base\\os_memory_mmu.c"
   1:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** #include "os_firstinc.h"
   2:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** #include "os_memory_mmu.h"
   3:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** /*
   4:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** RQ: the MMU might be configured for every task, because every task has own ACL / access rights!!
   5:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** for documentation of the MPU please read:
   6:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    ST  AN4838
   7:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    Application note
   8:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    Managing memory protection unit (MPU) in STM32 MCUs
   9:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** */
  10:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** void OS_MMU_SETUP(void)
  11:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** {
  27              		.loc 1 11 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  12:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** #if(CFG_PROCESSOR == MCU_CORTEX_M4)
  13:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* assign every task a mmu region + the scheduler an own region */
  14:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* the mmu needs to be reconfigured before and after every task switch, because the tasks might 
  15:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****       hardware register access shall be only possible in supervisor / kernel mode via system call..
  16:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* the MPU is implementation depended in STM32F4 MCU..., the eval board does have a MPU with 8 r
  17:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** 
  18:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* FLASH: Start Addr: 0x08000000, Length: 1024K */
  19:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** 
  20:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* RAM:   Start Addr: 0x20000000, Length: 112kB *//* + 64kB CCM, 16 kB SysRAM */
  21:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** 
  22:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* peripherie Start Addr: 0x40000000, Length: 0xFFFFFFFF - 0x40000000 + 1 *//* + 64kB CCM, 16 kB
  23:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** 
  24:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* interrupts are still disabled at this point of startup, no 2nd disable required... */
  25:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* region 0 FLASH */
  26:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RNR  = 0u;
  32              		.loc 1 26 4 view .LVU1
ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccmhO2X7.s 			page 2


  33              		.loc 1 26 14 is_stmt 0 view .LVU2
  34 0000 1349     		ldr	r1, .L4
  27:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RBAR = 0x08000000u;/* FLASH Start */
  35              		.loc 1 27 14 view .LVU3
  36 0002 144A     		ldr	r2, .L4+4
  28:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_RO_UNPRIV_RO | MPU_ASR_REGION_SIZE_FLASH 
  37              		.loc 1 28 14 view .LVU4
  38 0004 144B     		ldr	r3, .L4+8
  39 0006 1548     		ldr	r0, .L4+12
  11:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** #if(CFG_PROCESSOR == MCU_CORTEX_M4)
  40              		.loc 1 11 1 view .LVU5
  41 0008 F0B4     		push	{r4, r5, r6, r7}
  42              		.cfi_def_cfa_offset 16
  43              		.cfi_offset 4, -16
  44              		.cfi_offset 5, -12
  45              		.cfi_offset 6, -8
  46              		.cfi_offset 7, -4
  26:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RBAR = 0x08000000u;/* FLASH Start */
  47              		.loc 1 26 14 view .LVU6
  48 000a 0027     		movs	r7, #0
  49 000c 0F60     		str	r7, [r1]
  27:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_RO_UNPRIV_RO | MPU_ASR_REGION_SIZE_FLASH 
  50              		.loc 1 27 4 is_stmt 1 view .LVU7
  27:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_RO_UNPRIV_RO | MPU_ASR_REGION_SIZE_FLASH 
  51              		.loc 1 27 14 is_stmt 0 view .LVU8
  52 000e 4FF00067 		mov	r7, #134217728
  53 0012 1760     		str	r7, [r2]
  54              		.loc 1 28 4 is_stmt 1 view .LVU9
  55              		.loc 1 28 14 is_stmt 0 view .LVU10
  56 0014 1860     		str	r0, [r3]
  29:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** 
  30:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* region 1 RAM */
  31:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RNR  = 1u;
  57              		.loc 1 31 4 is_stmt 1 view .LVU11
  58              		.loc 1 31 14 is_stmt 0 view .LVU12
  59 0016 0120     		movs	r0, #1
  60 0018 0860     		str	r0, [r1]
  32:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RBAR = 0x20000000u;/* RAM Start */
  61              		.loc 1 32 4 is_stmt 1 view .LVU13
  33:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_SIZE_
  62              		.loc 1 33 14 is_stmt 0 view .LVU14
  63 001a 114E     		ldr	r6, .L4+16
  34:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** 
  35:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* region 2 Peripherie */
  36:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RNR  = 2u;
  37:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RBAR = 0x40000000u;/* Peripherie Start */
  38:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RASR = MPU_ASR_STRONGLY_ORDERED | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_S
  64              		.loc 1 38 14 view .LVU15
  65 001c 114C     		ldr	r4, .L4+20
  39:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* region 3 Peripherie 2 */
  40:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RNR  = 3u;
  41:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RBAR = 0xE0000000u;/* Peripherie Start */
  42:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RASR = MPU_ASR_STRONGLY_ORDERED | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_S
  43:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* region 4 StackCookie */
  44:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RNR  = 4u;
  45:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RBAR = 0x20000000u;/* Cookie Start */
  46:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_NOACCESS_UNPRIV_NOACCESS | MPU_ASR_REGION
ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccmhO2X7.s 			page 3


  66              		.loc 1 46 14 view .LVU16
  67 001e 124D     		ldr	r5, .L4+24
  32:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_SIZE_
  68              		.loc 1 32 14 view .LVU17
  69 0020 4FF00050 		mov	r0, #536870912
  70 0024 1060     		str	r0, [r2]
  33:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** 
  71              		.loc 1 33 4 is_stmt 1 view .LVU18
  33:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** 
  72              		.loc 1 33 14 is_stmt 0 view .LVU19
  73 0026 1E60     		str	r6, [r3]
  36:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RBAR = 0x40000000u;/* Peripherie Start */
  74              		.loc 1 36 4 is_stmt 1 view .LVU20
  36:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RBAR = 0x40000000u;/* Peripherie Start */
  75              		.loc 1 36 14 is_stmt 0 view .LVU21
  76 0028 0226     		movs	r6, #2
  77 002a 0E60     		str	r6, [r1]
  37:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RASR = MPU_ASR_STRONGLY_ORDERED | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_S
  78              		.loc 1 37 4 is_stmt 1 view .LVU22
  37:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RASR = MPU_ASR_STRONGLY_ORDERED | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_S
  79              		.loc 1 37 14 is_stmt 0 view .LVU23
  80 002c 4FF08046 		mov	r6, #1073741824
  81 0030 1660     		str	r6, [r2]
  38:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* region 3 Peripherie 2 */
  82              		.loc 1 38 4 is_stmt 1 view .LVU24
  40:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RBAR = 0xE0000000u;/* Peripherie Start */
  83              		.loc 1 40 14 is_stmt 0 view .LVU25
  84 0032 0326     		movs	r6, #3
  38:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* region 3 Peripherie 2 */
  85              		.loc 1 38 14 view .LVU26
  86 0034 1C60     		str	r4, [r3]
  40:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RBAR = 0xE0000000u;/* Peripherie Start */
  87              		.loc 1 40 4 is_stmt 1 view .LVU27
  40:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RBAR = 0xE0000000u;/* Peripherie Start */
  88              		.loc 1 40 14 is_stmt 0 view .LVU28
  89 0036 0E60     		str	r6, [r1]
  41:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RASR = MPU_ASR_STRONGLY_ORDERED | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_S
  90              		.loc 1 41 4 is_stmt 1 view .LVU29
  41:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RASR = MPU_ASR_STRONGLY_ORDERED | MPU_ASR_ACCESS_PRIV_RW_UNPRIV_NOACCESS | MPU_ASR_REGION_S
  91              		.loc 1 41 14 is_stmt 0 view .LVU30
  92 0038 4FF06046 		mov	r6, #-536870912
  93 003c 1660     		str	r6, [r2]
  42:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* region 4 StackCookie */
  94              		.loc 1 42 4 is_stmt 1 view .LVU31
  44:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RBAR = 0x20000000u;/* Cookie Start */
  95              		.loc 1 44 14 is_stmt 0 view .LVU32
  96 003e 0426     		movs	r6, #4
  42:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* region 4 StackCookie */
  97              		.loc 1 42 14 view .LVU33
  98 0040 1C60     		str	r4, [r3]
  44:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RBAR = 0x20000000u;/* Cookie Start */
  99              		.loc 1 44 4 is_stmt 1 view .LVU34
  44:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RBAR = 0x20000000u;/* Cookie Start */
 100              		.loc 1 44 14 is_stmt 0 view .LVU35
 101 0042 0E60     		str	r6, [r1]
  45:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_NOACCESS_UNPRIV_NOACCESS | MPU_ASR_REGION
 102              		.loc 1 45 4 is_stmt 1 view .LVU36
ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccmhO2X7.s 			page 4


  45:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    *MPU_RASR = MPU_ASR_NON_CACHABLE | MPU_ASR_ACCESS_PRIV_NOACCESS_UNPRIV_NOACCESS | MPU_ASR_REGION
 103              		.loc 1 45 14 is_stmt 0 view .LVU37
 104 0044 1060     		str	r0, [r2]
 105              		.loc 1 46 4 is_stmt 1 view .LVU38
 106              		.loc 1 46 14 is_stmt 0 view .LVU39
 107 0046 1D60     		str	r5, [r3]
  47:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* region 5 */
  48:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* region 6 */
  49:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* region 7 */
  50:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** #endif
  51:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    /* now activate the MPU */
  52:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c ****    LLF_MPU_ENABLE();
 108              		.loc 1 52 4 is_stmt 1 view .LVU40
  53:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** }
 109              		.loc 1 53 1 is_stmt 0 view .LVU41
 110 0048 F0BC     		pop	{r4, r5, r6, r7}
 111              		.cfi_restore 7
 112              		.cfi_restore 6
 113              		.cfi_restore 5
 114              		.cfi_restore 4
 115              		.cfi_def_cfa_offset 0
  52:C:\Users\president\Desktop\sbx\input\src\os_base\os_memory_mmu.c **** }
 116              		.loc 1 52 4 view .LVU42
 117 004a FFF7FEBF 		b	LLF_MPU_ENABLE
 118              	.LVL0:
 119              	.L5:
 120 004e 00BF     		.align	2
 121              	.L4:
 122 0050 98ED00E0 		.word	-536810088
 123 0054 9CED00E0 		.word	-536810084
 124 0058 A0ED00E0 		.word	-536810080
 125 005c 01000827 		.word	654835713
 126 0060 01000821 		.word	554172417
 127 0064 01000021 		.word	553648129
 128 0068 11000800 		.word	524305
 129              		.cfi_endproc
 130              	.LFE0:
 132              	.Letext0:
 133              		.file 2 "c:\\users\\president\\desktop\\sbx\\input\\src\\os_base\\os_base_types.h"
 134              		.file 3 "c:\\users\\president\\desktop\\sbx\\input\\src\\os_base\\os_common.h"
 135              		.file 4 "c:\\users\\president\\desktop\\sbx\\input\\src\\os_drivers\\lld_core.h"
 136              		.file 5 "c:\\users\\president\\desktop\\sbx\\input\\src\\os_base\\os_task_common.h"
 137              		.file 6 "C:\\Users\\president\\Desktop\\sbx\\input\\src\\os_base\\os_main.h"
 138              		.file 7 "c:\\users\\president\\desktop\\sbx\\input\\src\\os_base\\os_ram.h"
 139              		.file 8 "c:\\users\\president\\desktop\\sbx\\input\\src\\os_base\\os_ram_stack.h"
 140              		.file 9 "c:\\users\\president\\desktop\\sbx\\input\\src\\os_drivers\\lld_global.h"
ARM GAS  C:\Users\PRESID~1\AppData\Local\Temp\ccmhO2X7.s 			page 5


DEFINED SYMBOLS
                            *ABS*:00000000 os_memory_mmu.c
C:\Users\PRESID~1\AppData\Local\Temp\ccmhO2X7.s:15     .text:00000000 $t
C:\Users\PRESID~1\AppData\Local\Temp\ccmhO2X7.s:24     .text:00000000 OS_MMU_SETUP
C:\Users\PRESID~1\AppData\Local\Temp\ccmhO2X7.s:122    .text:00000050 $d
                           .group:00000000 wm4.0.e31f5ef4b602e0fe12ffa66337bb63a5
                           .group:00000000 wm4.os_config.h.2.f6eac9d90a921b6f21f0ccaa4f0194d3
                           .group:00000000 wm4.os_common.h.2.552e5427eb955534308d342b866fde4e
                           .group:00000000 wm4.os_task_config.h.2.6666b50e8a518cf90a10402c04d546aa
                           .group:00000000 wm4.os_task_common.h.95.8d8bf4690dc541f58a865736bc15fd8a
                           .group:00000000 wm4.os_memory_mmu.h.2.8d0406fd9d8f7481a3c9e8450f5cd9e7

UNDEFINED SYMBOLS
LLF_MPU_ENABLE
