<sld_project_info>
  <project>
    <hash md5_digest_80b="18139c2567852655df20"/>
  </project>
  <file_info>
    <file device="EP4CE115F29C7" path="MooreVerilog.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
