/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx */
.set Rx__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx__0__MASK, 0x40
.set Rx__0__PC, CYREG_PRT12_PC6
.set Rx__0__PORT, 12
.set Rx__0__SHIFT, 6
.set Rx__AG, CYREG_PRT12_AG
.set Rx__BIE, CYREG_PRT12_BIE
.set Rx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx__BYP, CYREG_PRT12_BYP
.set Rx__DM0, CYREG_PRT12_DM0
.set Rx__DM1, CYREG_PRT12_DM1
.set Rx__DM2, CYREG_PRT12_DM2
.set Rx__DR, CYREG_PRT12_DR
.set Rx__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx__MASK, 0x40
.set Rx__PORT, 12
.set Rx__PRT, CYREG_PRT12_PRT
.set Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx__PS, CYREG_PRT12_PS
.set Rx__SHIFT, 6
.set Rx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx__SLW, CYREG_PRT12_SLW

/* Tx */
.set Tx__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx__0__MASK, 0x80
.set Tx__0__PC, CYREG_PRT12_PC7
.set Tx__0__PORT, 12
.set Tx__0__SHIFT, 7
.set Tx__AG, CYREG_PRT12_AG
.set Tx__BIE, CYREG_PRT12_BIE
.set Tx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx__BYP, CYREG_PRT12_BYP
.set Tx__DM0, CYREG_PRT12_DM0
.set Tx__DM1, CYREG_PRT12_DM1
.set Tx__DM2, CYREG_PRT12_DM2
.set Tx__DR, CYREG_PRT12_DR
.set Tx__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx__MASK, 0x80
.set Tx__PORT, 12
.set Tx__PRT, CYREG_PRT12_PRT
.set Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx__PS, CYREG_PRT12_PS
.set Tx__SHIFT, 7
.set Tx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx__SLW, CYREG_PRT12_SLW

/* PWM */
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB09_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB09_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB09_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB09_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB09_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB09_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x02
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x04
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x04

/* Clock */
.set Clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock__CFG2_SRC_SEL_MASK, 0x07
.set Clock__INDEX, 0x01
.set Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock__PM_ACT_MSK, 0x02
.set Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock__PM_STBY_MSK, 0x02

/* I2C_RTC */
.set I2C_RTC_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_RTC_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_RTC_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_RTC_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_RTC_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_RTC_I2C_FF__D, CYREG_I2C_D
.set I2C_RTC_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_RTC_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_RTC_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_RTC_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_RTC_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_RTC_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_RTC_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_RTC_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_RTC_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_RTC_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_RTC_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_RTC_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_RTC_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_RTC_I2C_IRQ__INTC_NUMBER, 15
.set I2C_RTC_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_RTC_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_RTC_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_RTC_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set I2C_RTC_SCL__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set I2C_RTC_SCL__0__MASK, 0x40
.set I2C_RTC_SCL__0__PC, CYREG_PRT0_PC6
.set I2C_RTC_SCL__0__PORT, 0
.set I2C_RTC_SCL__0__SHIFT, 6
.set I2C_RTC_SCL__AG, CYREG_PRT0_AG
.set I2C_RTC_SCL__AMUX, CYREG_PRT0_AMUX
.set I2C_RTC_SCL__BIE, CYREG_PRT0_BIE
.set I2C_RTC_SCL__BIT_MASK, CYREG_PRT0_BIT_MASK
.set I2C_RTC_SCL__BYP, CYREG_PRT0_BYP
.set I2C_RTC_SCL__CTL, CYREG_PRT0_CTL
.set I2C_RTC_SCL__DM0, CYREG_PRT0_DM0
.set I2C_RTC_SCL__DM1, CYREG_PRT0_DM1
.set I2C_RTC_SCL__DM2, CYREG_PRT0_DM2
.set I2C_RTC_SCL__DR, CYREG_PRT0_DR
.set I2C_RTC_SCL__INP_DIS, CYREG_PRT0_INP_DIS
.set I2C_RTC_SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set I2C_RTC_SCL__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set I2C_RTC_SCL__LCD_EN, CYREG_PRT0_LCD_EN
.set I2C_RTC_SCL__MASK, 0x40
.set I2C_RTC_SCL__PORT, 0
.set I2C_RTC_SCL__PRT, CYREG_PRT0_PRT
.set I2C_RTC_SCL__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set I2C_RTC_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set I2C_RTC_SCL__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set I2C_RTC_SCL__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set I2C_RTC_SCL__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set I2C_RTC_SCL__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set I2C_RTC_SCL__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set I2C_RTC_SCL__PS, CYREG_PRT0_PS
.set I2C_RTC_SCL__SHIFT, 6
.set I2C_RTC_SCL__SLW, CYREG_PRT0_SLW
.set I2C_RTC_SDA__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set I2C_RTC_SDA__0__MASK, 0x80
.set I2C_RTC_SDA__0__PC, CYREG_PRT0_PC7
.set I2C_RTC_SDA__0__PORT, 0
.set I2C_RTC_SDA__0__SHIFT, 7
.set I2C_RTC_SDA__AG, CYREG_PRT0_AG
.set I2C_RTC_SDA__AMUX, CYREG_PRT0_AMUX
.set I2C_RTC_SDA__BIE, CYREG_PRT0_BIE
.set I2C_RTC_SDA__BIT_MASK, CYREG_PRT0_BIT_MASK
.set I2C_RTC_SDA__BYP, CYREG_PRT0_BYP
.set I2C_RTC_SDA__CTL, CYREG_PRT0_CTL
.set I2C_RTC_SDA__DM0, CYREG_PRT0_DM0
.set I2C_RTC_SDA__DM1, CYREG_PRT0_DM1
.set I2C_RTC_SDA__DM2, CYREG_PRT0_DM2
.set I2C_RTC_SDA__DR, CYREG_PRT0_DR
.set I2C_RTC_SDA__INP_DIS, CYREG_PRT0_INP_DIS
.set I2C_RTC_SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set I2C_RTC_SDA__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set I2C_RTC_SDA__LCD_EN, CYREG_PRT0_LCD_EN
.set I2C_RTC_SDA__MASK, 0x80
.set I2C_RTC_SDA__PORT, 0
.set I2C_RTC_SDA__PRT, CYREG_PRT0_PRT
.set I2C_RTC_SDA__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set I2C_RTC_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set I2C_RTC_SDA__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set I2C_RTC_SDA__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set I2C_RTC_SDA__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set I2C_RTC_SDA__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set I2C_RTC_SDA__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set I2C_RTC_SDA__PS, CYREG_PRT0_PS
.set I2C_RTC_SDA__SHIFT, 7
.set I2C_RTC_SDA__SLW, CYREG_PRT0_SLW

/* isr_PWM */
.set isr_PWM__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_PWM__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_PWM__INTC_MASK, 0x02
.set isr_PWM__INTC_NUMBER, 1
.set isr_PWM__INTC_PRIOR_NUM, 7
.set isr_PWM__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_PWM__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_PWM__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CapSense */
.set CapSense_BufCH0__CFG0, CYREG_CAPSR_CFG0
.set CapSense_BufCH0__CFG1, CYREG_CAPSR_CFG1
.set CapSense_BufCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_BufCH0__PM_ACT_MSK, 0x20
.set CapSense_BufCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_BufCH0__PM_STBY_MSK, 0x20
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_REG, CYREG_B0_UDB09_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__A1_REG, CYREG_B0_UDB09_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_REG, CYREG_B0_UDB09_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__D1_REG, CYREG_B0_UDB09_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_REG, CYREG_B0_UDB09_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__F1_REG, CYREG_B0_UDB09_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_REG, CYREG_B0_UDB10_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__A1_REG, CYREG_B0_UDB10_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_REG, CYREG_B0_UDB10_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__D1_REG, CYREG_B0_UDB10_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_REG, CYREG_B0_UDB10_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__F1_REG, CYREG_B0_UDB10_F1
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_REG, CYREG_B0_UDB13_CTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_REG, CYREG_B0_UDB13_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PERIOD_REG, CYREG_B0_UDB13_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK, 0x01
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS, 0
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK, 0x02
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS, 1
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK, 0x04
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS, 2
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG, CYREG_B0_UDB14_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK, 0x07
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG, CYREG_B0_UDB13_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG, CYREG_B0_UDB13_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG, CYREG_B0_UDB13_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG, CYREG_B0_UDB13_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG, CYREG_B0_UDB13_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG, CYREG_B0_UDB13_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CapSense_CmodCH0__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set CapSense_CmodCH0__0__MASK, 0x10
.set CapSense_CmodCH0__0__PC, CYREG_PRT1_PC4
.set CapSense_CmodCH0__0__PORT, 1
.set CapSense_CmodCH0__0__SHIFT, 4
.set CapSense_CmodCH0__AG, CYREG_PRT1_AG
.set CapSense_CmodCH0__AMUX, CYREG_PRT1_AMUX
.set CapSense_CmodCH0__BIE, CYREG_PRT1_BIE
.set CapSense_CmodCH0__BIT_MASK, CYREG_PRT1_BIT_MASK
.set CapSense_CmodCH0__BYP, CYREG_PRT1_BYP
.set CapSense_CmodCH0__Cmod_CH0__INTTYPE, CYREG_PICU1_INTTYPE4
.set CapSense_CmodCH0__Cmod_CH0__MASK, 0x10
.set CapSense_CmodCH0__Cmod_CH0__PC, CYREG_PRT1_PC4
.set CapSense_CmodCH0__Cmod_CH0__PORT, 1
.set CapSense_CmodCH0__Cmod_CH0__SHIFT, 4
.set CapSense_CmodCH0__CTL, CYREG_PRT1_CTL
.set CapSense_CmodCH0__DM0, CYREG_PRT1_DM0
.set CapSense_CmodCH0__DM1, CYREG_PRT1_DM1
.set CapSense_CmodCH0__DM2, CYREG_PRT1_DM2
.set CapSense_CmodCH0__DR, CYREG_PRT1_DR
.set CapSense_CmodCH0__INP_DIS, CYREG_PRT1_INP_DIS
.set CapSense_CmodCH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set CapSense_CmodCH0__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set CapSense_CmodCH0__LCD_EN, CYREG_PRT1_LCD_EN
.set CapSense_CmodCH0__MASK, 0x10
.set CapSense_CmodCH0__PORT, 1
.set CapSense_CmodCH0__PRT, CYREG_PRT1_PRT
.set CapSense_CmodCH0__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set CapSense_CmodCH0__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set CapSense_CmodCH0__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set CapSense_CmodCH0__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set CapSense_CmodCH0__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set CapSense_CmodCH0__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set CapSense_CmodCH0__PS, CYREG_PRT1_PS
.set CapSense_CmodCH0__SHIFT, 4
.set CapSense_CmodCH0__SLW, CYREG_PRT1_SLW
.set CapSense_CompCH0_ctComp__CLK, CYREG_CMP3_CLK
.set CapSense_CompCH0_ctComp__CMP_MASK, 0x08
.set CapSense_CompCH0_ctComp__CMP_NUMBER, 3
.set CapSense_CompCH0_ctComp__CR, CYREG_CMP3_CR
.set CapSense_CompCH0_ctComp__LUT__CR, CYREG_LUT3_CR
.set CapSense_CompCH0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_CompCH0_ctComp__LUT__MSK_MASK, 0x08
.set CapSense_CompCH0_ctComp__LUT__MSK_SHIFT, 3
.set CapSense_CompCH0_ctComp__LUT__MX, CYREG_LUT3_MX
.set CapSense_CompCH0_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_CompCH0_ctComp__LUT__SR_MASK, 0x08
.set CapSense_CompCH0_ctComp__LUT__SR_SHIFT, 3
.set CapSense_CompCH0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_CompCH0_ctComp__PM_ACT_MSK, 0x08
.set CapSense_CompCH0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_CompCH0_ctComp__PM_STBY_MSK, 0x08
.set CapSense_CompCH0_ctComp__SW0, CYREG_CMP3_SW0
.set CapSense_CompCH0_ctComp__SW2, CYREG_CMP3_SW2
.set CapSense_CompCH0_ctComp__SW3, CYREG_CMP3_SW3
.set CapSense_CompCH0_ctComp__SW4, CYREG_CMP3_SW4
.set CapSense_CompCH0_ctComp__SW6, CYREG_CMP3_SW6
.set CapSense_CompCH0_ctComp__TR0, CYREG_CMP3_TR0
.set CapSense_CompCH0_ctComp__TR1, CYREG_CMP3_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set CapSense_CompCH0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set CapSense_CompCH0_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set CapSense_CompCH0_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_CompCH0_ctComp__WRK_MASK, 0x08
.set CapSense_CompCH0_ctComp__WRK_SHIFT, 3
.set CapSense_IdacCH0_viDAC8__CR0, CYREG_DAC1_CR0
.set CapSense_IdacCH0_viDAC8__CR1, CYREG_DAC1_CR1
.set CapSense_IdacCH0_viDAC8__D, CYREG_DAC1_D
.set CapSense_IdacCH0_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_IdacCH0_viDAC8__PM_ACT_MSK, 0x02
.set CapSense_IdacCH0_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_IdacCH0_viDAC8__PM_STBY_MSK, 0x02
.set CapSense_IdacCH0_viDAC8__STROBE, CYREG_DAC1_STROBE
.set CapSense_IdacCH0_viDAC8__SW0, CYREG_DAC1_SW0
.set CapSense_IdacCH0_viDAC8__SW2, CYREG_DAC1_SW2
.set CapSense_IdacCH0_viDAC8__SW3, CYREG_DAC1_SW3
.set CapSense_IdacCH0_viDAC8__SW4, CYREG_DAC1_SW4
.set CapSense_IdacCH0_viDAC8__TR, CYREG_DAC1_TR
.set CapSense_IdacCH0_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set CapSense_IdacCH0_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set CapSense_IdacCH0_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set CapSense_IdacCH0_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set CapSense_IdacCH0_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set CapSense_IdacCH0_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set CapSense_IdacCH0_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set CapSense_IdacCH0_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set CapSense_IdacCH0_viDAC8__TST, CYREG_DAC1_TST
.set CapSense_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CapSense_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CapSense_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CapSense_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set CapSense_IntClock__INDEX, 0x00
.set CapSense_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CapSense_IntClock__PM_ACT_MSK, 0x01
.set CapSense_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CapSense_IntClock__PM_STBY_MSK, 0x01
.set CapSense_IsrCH0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_IsrCH0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_IsrCH0__INTC_MASK, 0x01
.set CapSense_IsrCH0__INTC_NUMBER, 0
.set CapSense_IsrCH0__INTC_PRIOR_NUM, 7
.set CapSense_IsrCH0__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set CapSense_IsrCH0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_IsrCH0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_REG, CYREG_B0_UDB08_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__A1_REG, CYREG_B0_UDB08_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_REG, CYREG_B0_UDB08_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__D1_REG, CYREG_B0_UDB08_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_REG, CYREG_B0_UDB08_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__F1_REG, CYREG_B0_UDB08_F1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_REG, CYREG_B0_UDB12_A0
.set CapSense_MeasureCH0_UDB_Window_u0__A1_REG, CYREG_B0_UDB12_A1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_REG, CYREG_B0_UDB12_D0
.set CapSense_MeasureCH0_UDB_Window_u0__D1_REG, CYREG_B0_UDB12_D1
.set CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set CapSense_MeasureCH0_UDB_Window_u0__F0_REG, CYREG_B0_UDB12_F0
.set CapSense_MeasureCH0_UDB_Window_u0__F1_REG, CYREG_B0_UDB12_F1

/* isr_UART */
.set isr_UART__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_UART__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_UART__INTC_MASK, 0x08
.set isr_UART__INTC_NUMBER, 3
.set isr_UART__INTC_PRIOR_NUM, 7
.set isr_UART__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_UART__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_UART__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Timer */
.set isr_Timer__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Timer__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Timer__INTC_MASK, 0x04
.set isr_Timer__INTC_NUMBER, 2
.set isr_Timer__INTC_PRIOR_NUM, 7
.set isr_Timer__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_Timer__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Timer__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* OneWirePin */
.set OneWirePin__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set OneWirePin__0__MASK, 0x40
.set OneWirePin__0__PC, CYREG_PRT2_PC6
.set OneWirePin__0__PORT, 2
.set OneWirePin__0__SHIFT, 6
.set OneWirePin__AG, CYREG_PRT2_AG
.set OneWirePin__AMUX, CYREG_PRT2_AMUX
.set OneWirePin__BIE, CYREG_PRT2_BIE
.set OneWirePin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set OneWirePin__BYP, CYREG_PRT2_BYP
.set OneWirePin__CTL, CYREG_PRT2_CTL
.set OneWirePin__DM0, CYREG_PRT2_DM0
.set OneWirePin__DM1, CYREG_PRT2_DM1
.set OneWirePin__DM2, CYREG_PRT2_DM2
.set OneWirePin__DR, CYREG_PRT2_DR
.set OneWirePin__INP_DIS, CYREG_PRT2_INP_DIS
.set OneWirePin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set OneWirePin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set OneWirePin__LCD_EN, CYREG_PRT2_LCD_EN
.set OneWirePin__MASK, 0x40
.set OneWirePin__PORT, 2
.set OneWirePin__PRT, CYREG_PRT2_PRT
.set OneWirePin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set OneWirePin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set OneWirePin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set OneWirePin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set OneWirePin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set OneWirePin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set OneWirePin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set OneWirePin__PS, CYREG_PRT2_PS
.set OneWirePin__SHIFT, 6
.set OneWirePin__SLW, CYREG_PRT2_SLW

/* LED_Heating */
.set LED_Heating__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED_Heating__0__MASK, 0x02
.set LED_Heating__0__PC, CYREG_PRT2_PC1
.set LED_Heating__0__PORT, 2
.set LED_Heating__0__SHIFT, 1
.set LED_Heating__AG, CYREG_PRT2_AG
.set LED_Heating__AMUX, CYREG_PRT2_AMUX
.set LED_Heating__BIE, CYREG_PRT2_BIE
.set LED_Heating__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_Heating__BYP, CYREG_PRT2_BYP
.set LED_Heating__CTL, CYREG_PRT2_CTL
.set LED_Heating__DM0, CYREG_PRT2_DM0
.set LED_Heating__DM1, CYREG_PRT2_DM1
.set LED_Heating__DM2, CYREG_PRT2_DM2
.set LED_Heating__DR, CYREG_PRT2_DR
.set LED_Heating__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_Heating__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_Heating__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_Heating__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_Heating__MASK, 0x02
.set LED_Heating__PORT, 2
.set LED_Heating__PRT, CYREG_PRT2_PRT
.set LED_Heating__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_Heating__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_Heating__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_Heating__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_Heating__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_Heating__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_Heating__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_Heating__PS, CYREG_PRT2_PS
.set LED_Heating__SHIFT, 1
.set LED_Heating__SLW, CYREG_PRT2_SLW

/* OneWirePin2 */
.set OneWirePin2__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set OneWirePin2__0__MASK, 0x80
.set OneWirePin2__0__PC, CYREG_PRT2_PC7
.set OneWirePin2__0__PORT, 2
.set OneWirePin2__0__SHIFT, 7
.set OneWirePin2__AG, CYREG_PRT2_AG
.set OneWirePin2__AMUX, CYREG_PRT2_AMUX
.set OneWirePin2__BIE, CYREG_PRT2_BIE
.set OneWirePin2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set OneWirePin2__BYP, CYREG_PRT2_BYP
.set OneWirePin2__CTL, CYREG_PRT2_CTL
.set OneWirePin2__DM0, CYREG_PRT2_DM0
.set OneWirePin2__DM1, CYREG_PRT2_DM1
.set OneWirePin2__DM2, CYREG_PRT2_DM2
.set OneWirePin2__DR, CYREG_PRT2_DR
.set OneWirePin2__INP_DIS, CYREG_PRT2_INP_DIS
.set OneWirePin2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set OneWirePin2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set OneWirePin2__LCD_EN, CYREG_PRT2_LCD_EN
.set OneWirePin2__MASK, 0x80
.set OneWirePin2__PORT, 2
.set OneWirePin2__PRT, CYREG_PRT2_PRT
.set OneWirePin2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set OneWirePin2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set OneWirePin2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set OneWirePin2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set OneWirePin2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set OneWirePin2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set OneWirePin2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set OneWirePin2__PS, CYREG_PRT2_PS
.set OneWirePin2__SHIFT, 7
.set OneWirePin2__SLW, CYREG_PRT2_SLW

/* Servo_motor */
.set Servo_motor__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Servo_motor__0__MASK, 0x04
.set Servo_motor__0__PC, CYREG_PRT2_PC2
.set Servo_motor__0__PORT, 2
.set Servo_motor__0__SHIFT, 2
.set Servo_motor__AG, CYREG_PRT2_AG
.set Servo_motor__AMUX, CYREG_PRT2_AMUX
.set Servo_motor__BIE, CYREG_PRT2_BIE
.set Servo_motor__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Servo_motor__BYP, CYREG_PRT2_BYP
.set Servo_motor__CTL, CYREG_PRT2_CTL
.set Servo_motor__DM0, CYREG_PRT2_DM0
.set Servo_motor__DM1, CYREG_PRT2_DM1
.set Servo_motor__DM2, CYREG_PRT2_DM2
.set Servo_motor__DR, CYREG_PRT2_DR
.set Servo_motor__INP_DIS, CYREG_PRT2_INP_DIS
.set Servo_motor__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Servo_motor__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Servo_motor__LCD_EN, CYREG_PRT2_LCD_EN
.set Servo_motor__MASK, 0x04
.set Servo_motor__PORT, 2
.set Servo_motor__PRT, CYREG_PRT2_PRT
.set Servo_motor__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Servo_motor__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Servo_motor__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Servo_motor__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Servo_motor__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Servo_motor__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Servo_motor__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Servo_motor__PS, CYREG_PRT2_PS
.set Servo_motor__SHIFT, 2
.set Servo_motor__SLW, CYREG_PRT2_SLW

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x03
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x08
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x08

/* Timer_TimerUDB */
.set Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB11_ST
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set Timer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Timer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Timer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Timer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Timer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Timer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Timer_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Timer_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_B0_UDB11_A0
.set Timer_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_B0_UDB11_A1
.set Timer_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Timer_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_B0_UDB11_D0
.set Timer_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_B0_UDB11_D1
.set Timer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Timer_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_B0_UDB11_F0
.set Timer_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_B0_UDB11_F1
.set Timer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000800F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
