--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Processor_Top.twx Processor_Top.ncd -o Processor_Top.twr
Processor_Top.pcf -ucf ProcessorUCF.ucf

Design file:              Processor_Top.ncd
Physical constraint file: Processor_Top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_MOUSE   |   -0.090(R)|    1.167(R)|CLK_BUFGP         |   0.000|
DATA_MOUSE  |    1.633(R)|    1.032(R)|CLK_BUFGP         |   0.000|
RESET       |    5.708(R)|    0.246(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN0         |    9.311(R)|CLK_BUFGP         |   0.000|
AN1         |    8.523(R)|CLK_BUFGP         |   0.000|
AN2         |    8.454(R)|CLK_BUFGP         |   0.000|
AN3         |    9.207(R)|CLK_BUFGP         |   0.000|
CA          |    8.158(R)|CLK_BUFGP         |   0.000|
CB          |    9.407(R)|CLK_BUFGP         |   0.000|
CC          |    8.721(R)|CLK_BUFGP         |   0.000|
CD          |    9.084(R)|CLK_BUFGP         |   0.000|
CE          |    8.676(R)|CLK_BUFGP         |   0.000|
CF          |    8.358(R)|CLK_BUFGP         |   0.000|
CG          |    8.685(R)|CLK_BUFGP         |   0.000|
CLK_MOUSE   |   10.010(R)|CLK_BUFGP         |   0.000|
DATA_MOUSE  |   10.949(R)|CLK_BUFGP         |   0.000|
IR_LED      |    6.853(R)|CLK_BUFGP         |   0.000|
LEDs<0>     |    7.607(R)|CLK_BUFGP         |   0.000|
LEDs<1>     |    8.515(R)|CLK_BUFGP         |   0.000|
LEDs<2>     |    7.766(R)|CLK_BUFGP         |   0.000|
LEDs<3>     |    7.739(R)|CLK_BUFGP         |   0.000|
LEDs<4>     |    7.671(R)|CLK_BUFGP         |   0.000|
LEDs<5>     |    7.472(R)|CLK_BUFGP         |   0.000|
LEDs<6>     |    7.676(R)|CLK_BUFGP         |   0.000|
LEDs<7>     |    7.773(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.074|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 24 19:52:10 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



