FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"NIM_IN\I";
2"VEE\G";
3"UN$1$10E116$I14$A";
4"VBB_TRANS\G";
5"ECL_OUT\I";
6"GND\g";
7"GND\g";
%"RSMD0805"
"1","(-575,3050)","1","resistors","I1";
;
$LOCATION"R241"
CDS_LOCATION"R241"
$SEC"1"
CDS_SEC"1"
VALUE"1000"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
TOL"1%"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POSTOL"5%"
PACKTYPE"0805";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"3;
%"MMBTH10"
"1","(-575,3475)","0","transistors","I12";
;
$LOCATION"U133"
CDS_LOCATION"U133"
$SEC"1"
CDS_SEC"1"
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125";
"E"
$PN"2"3;
"B"
$PN"1"1;
"C"
$PN"3"6;
%"GND"
"1","(-325,3750)","0","misc","I13";
;
HDL_POWER"GND"
BODY_TYPE"PLUMBING"
CDS_LIB"misc";
"G\NAC"6;
%"10E116"
"1","(-25,3175)","0","ecl","I14";
SECTION"1";
$LOCATION"U38"
CDS_LOCATION"U38"
$SEC"4"
CDS_SEC"4"
PACK_TYPE"PLCC"
ABBREV"10E116"
TITLE"10E116"
CDS_LIB"ecl";
"A <SIZE-1..0>"
$PN"5"3;
"B <SIZE-1..0>* \B"
$PN"6"4;
"REF"
$PN"2"4;
"Y <SIZE-1..0>"
$PN"11"5;
"Y <SIZE-1..0>* \B"
$PN"12"0;
%"GND"
"1","(-300,2750)","0","misc","I2";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
CDS_LIB"misc";
"G\NAC"7;
%"CSMD0805"
"1","(-300,2900)","1","capacitors","I3";
;
$LOCATION"C92"
CDS_LOCATION"C92"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"5%";
"B<0>"
$PN"2"4;
"A<0>"
$PN"1"7;
END.
