Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 18 16:58:05 2024
| Host         : Magic running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_fsm_div_timing_summary_routed.rpt -pb top_fsm_div_timing_summary_routed.pb -rpx top_fsm_div_timing_summary_routed.rpx -warn_on_violation
| Design       : top_fsm_div
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.573        0.000                      0                   43        0.131        0.000                      0                   43        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             6.573        0.000                      0                   43        0.131        0.000                      0                   43        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.766ns (26.076%)  route 2.172ns (73.924%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    clk_div1/CLK
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  clk_div1/clk_counter_reg[0]/Q
                         net (fo=4, routed)           1.322     7.167    clk_div1/clk_counter[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  clk_div1/clk_counter[13]_i_2/O
                         net (fo=1, routed)           0.162     7.453    clk_div1/clk_counter[13]_i_2_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.688     8.265    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  clk_div1/clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    clk_div1/CLK
    SLICE_X3Y95          FDRE                                         r  clk_div1/clk_counter_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    clk_div1/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.766ns (26.076%)  route 2.172ns (73.924%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    clk_div1/CLK
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  clk_div1/clk_counter_reg[0]/Q
                         net (fo=4, routed)           1.322     7.167    clk_div1/clk_counter[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  clk_div1/clk_counter[13]_i_2/O
                         net (fo=1, routed)           0.162     7.453    clk_div1/clk_counter[13]_i_2_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.688     8.265    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  clk_div1/clk_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    clk_div1/CLK
    SLICE_X3Y95          FDRE                                         r  clk_div1/clk_counter_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    clk_div1/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.766ns (26.076%)  route 2.172ns (73.924%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    clk_div1/CLK
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  clk_div1/clk_counter_reg[0]/Q
                         net (fo=4, routed)           1.322     7.167    clk_div1/clk_counter[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  clk_div1/clk_counter[13]_i_2/O
                         net (fo=1, routed)           0.162     7.453    clk_div1/clk_counter[13]_i_2_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.688     8.265    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  clk_div1/clk_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    clk_div1/CLK
    SLICE_X3Y95          FDRE                                         r  clk_div1/clk_counter_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    clk_div1/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.766ns (26.076%)  route 2.172ns (73.924%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    clk_div1/CLK
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  clk_div1/clk_counter_reg[0]/Q
                         net (fo=4, routed)           1.322     7.167    clk_div1/clk_counter[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  clk_div1/clk_counter[13]_i_2/O
                         net (fo=1, routed)           0.162     7.453    clk_div1/clk_counter[13]_i_2_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.688     8.265    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  clk_div1/clk_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    clk_div1/CLK
    SLICE_X3Y95          FDRE                                         r  clk_div1/clk_counter_reg[8]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    clk_div1/clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.766ns (27.328%)  route 2.037ns (72.672%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    clk_div1/CLK
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  clk_div1/clk_counter_reg[0]/Q
                         net (fo=4, routed)           1.322     7.167    clk_div1/clk_counter[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  clk_div1/clk_counter[13]_i_2/O
                         net (fo=1, routed)           0.162     7.453    clk_div1/clk_counter[13]_i_2_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.553     8.131    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  clk_div1/clk_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.606    15.029    clk_div1/CLK
    SLICE_X3Y97          FDRE                                         r  clk_div1/clk_counter_reg[13]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    clk_div1/clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.766ns (27.453%)  route 2.024ns (72.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    clk_div1/CLK
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  clk_div1/clk_counter_reg[0]/Q
                         net (fo=4, routed)           1.322     7.167    clk_div1/clk_counter[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  clk_div1/clk_counter[13]_i_2/O
                         net (fo=1, routed)           0.162     7.453    clk_div1/clk_counter[13]_i_2_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.541     8.118    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  clk_div1/clk_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    clk_div1/CLK
    SLICE_X3Y96          FDRE                                         r  clk_div1/clk_counter_reg[10]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    clk_div1/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.766ns (27.453%)  route 2.024ns (72.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    clk_div1/CLK
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  clk_div1/clk_counter_reg[0]/Q
                         net (fo=4, routed)           1.322     7.167    clk_div1/clk_counter[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  clk_div1/clk_counter[13]_i_2/O
                         net (fo=1, routed)           0.162     7.453    clk_div1/clk_counter[13]_i_2_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.541     8.118    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  clk_div1/clk_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    clk_div1/CLK
    SLICE_X3Y96          FDRE                                         r  clk_div1/clk_counter_reg[11]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    clk_div1/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.766ns (27.453%)  route 2.024ns (72.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    clk_div1/CLK
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  clk_div1/clk_counter_reg[0]/Q
                         net (fo=4, routed)           1.322     7.167    clk_div1/clk_counter[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  clk_div1/clk_counter[13]_i_2/O
                         net (fo=1, routed)           0.162     7.453    clk_div1/clk_counter[13]_i_2_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.541     8.118    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  clk_div1/clk_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    clk_div1/CLK
    SLICE_X3Y96          FDRE                                         r  clk_div1/clk_counter_reg[12]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    clk_div1/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.766ns (27.453%)  route 2.024ns (72.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    clk_div1/CLK
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  clk_div1/clk_counter_reg[0]/Q
                         net (fo=4, routed)           1.322     7.167    clk_div1/clk_counter[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  clk_div1/clk_counter[13]_i_2/O
                         net (fo=1, routed)           0.162     7.453    clk_div1/clk_counter[13]_i_2_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.541     8.118    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  clk_div1/clk_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    clk_div1/CLK
    SLICE_X3Y96          FDRE                                         r  clk_div1/clk_counter_reg[9]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    clk_div1/clk_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 clk_div1/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.766ns (29.133%)  route 1.863ns (70.867%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    clk_div1/CLK
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  clk_div1/clk_counter_reg[0]/Q
                         net (fo=4, routed)           1.322     7.167    clk_div1/clk_counter[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.124     7.291 r  clk_div1/clk_counter[13]_i_2/O
                         net (fo=1, routed)           0.162     7.453    clk_div1/clk_counter[13]_i_2_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  clk_div1/clk_counter[13]_i_1/O
                         net (fo=14, routed)          0.380     7.957    clk_div1/clk_counter[13]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    clk_div1/CLK
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.524    14.768    clk_div1/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  6.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_filter/IN_SIGNAL_SYNC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    btn_reset_filter/CLK
    SLICE_X0Y95          FDRE                                         r  btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/Q
                         net (fo=1, routed)           0.065     1.730    btn_reset_filter/IN_SIGNAL_SYNC__0[0]
    SLICE_X0Y95          FDRE                                         r  btn_reset_filter/IN_SIGNAL_SYNC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    btn_reset_filter/CLK
    SLICE_X0Y95          FDRE                                         r  btn_reset_filter/IN_SIGNAL_SYNC_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.075     1.598    btn_reset_filter/IN_SIGNAL_SYNC_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 btn_reset_filter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_filter/OUT_SIGNAL_ENABLE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    btn_reset_filter/CLK
    SLICE_X1Y93          FDRE                                         r  btn_reset_filter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btn_reset_filter/counter_reg[0]/Q
                         net (fo=6, routed)           0.130     1.795    btn_reset_filter/counter_reg[0]
    SLICE_X0Y93          LUT5 (Prop_lut5_I2_O)        0.045     1.840 r  btn_reset_filter/OUT_SIGNAL_ENABLE_i_1/O
                         net (fo=1, routed)           0.000     1.840    btn_reset_filter/OUT_SIGNAL_ENABLE0
    SLICE_X0Y93          FDRE                                         r  btn_reset_filter/OUT_SIGNAL_ENABLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    btn_reset_filter/CLK
    SLICE_X0Y93          FDRE                                         r  btn_reset_filter/OUT_SIGNAL_ENABLE_reg/C
                         clock pessimism             -0.505     1.536    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.091     1.627    btn_reset_filter/OUT_SIGNAL_ENABLE_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 btn_reset_filter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_filter/OUT_SIGNAL_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    btn_reset_filter/CLK
    SLICE_X1Y93          FDRE                                         r  btn_reset_filter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btn_reset_filter/counter_reg[0]/Q
                         net (fo=6, routed)           0.131     1.796    btn_reset_filter/counter_reg[0]
    SLICE_X0Y93          LUT6 (Prop_lut6_I2_O)        0.045     1.841 r  btn_reset_filter/OUT_SIGNAL_i_1/O
                         net (fo=1, routed)           0.000     1.841    btn_reset_filter/OUT_SIGNAL_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  btn_reset_filter/OUT_SIGNAL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    btn_reset_filter/CLK
    SLICE_X0Y93          FDRE                                         r  btn_reset_filter/OUT_SIGNAL_reg/C
                         clock pessimism             -0.505     1.536    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.092     1.628    btn_reset_filter/OUT_SIGNAL_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 clk_div1/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.244%)  route 0.184ns (49.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    clk_div1/CLK
    SLICE_X3Y94          FDRE                                         r  clk_div1/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  clk_div1/clk_counter_reg[1]/Q
                         net (fo=3, routed)           0.184     1.849    clk_div1/clk_counter[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.045     1.894 r  clk_div1/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.894    clk_div1/clk_div_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  clk_div1/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    clk_div1/CLK
    SLICE_X2Y95          FDRE                                         r  clk_div1/clk_div_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.120     1.659    clk_div1/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 btn_reset_filter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_filter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.433%)  route 0.166ns (46.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    btn_reset_filter/CLK
    SLICE_X1Y93          FDRE                                         r  btn_reset_filter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btn_reset_filter/counter_reg[2]/Q
                         net (fo=4, routed)           0.166     1.830    btn_reset_filter/counter_reg[2]
    SLICE_X1Y93          LUT4 (Prop_lut4_I2_O)        0.049     1.879 r  btn_reset_filter/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.879    btn_reset_filter/p_0_in__0[3]
    SLICE_X1Y93          FDRE                                         r  btn_reset_filter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    btn_reset_filter/CLK
    SLICE_X1Y93          FDRE                                         r  btn_reset_filter/counter_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.107     1.630    btn_reset_filter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 btn_reset_filter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_filter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.903%)  route 0.166ns (47.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    btn_reset_filter/CLK
    SLICE_X1Y93          FDRE                                         r  btn_reset_filter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  btn_reset_filter/counter_reg[2]/Q
                         net (fo=4, routed)           0.166     1.830    btn_reset_filter/counter_reg[2]
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.045     1.875 r  btn_reset_filter/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    btn_reset_filter/counter[2]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  btn_reset_filter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    btn_reset_filter/CLK
    SLICE_X1Y93          FDRE                                         r  btn_reset_filter/counter_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.092     1.615    btn_reset_filter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/digit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.841%)  route 0.184ns (50.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  seg/digit_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     1.848    seg/digit_counter[1]
    SLICE_X0Y93          LUT5 (Prop_lut5_I3_O)        0.042     1.890 r  seg/digit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.890    seg/digit_counter[2]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.107     1.630    seg/digit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_div1/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    clk_div1/CLK
    SLICE_X3Y96          FDRE                                         r  clk_div1/clk_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  clk_div1/clk_counter_reg[12]/Q
                         net (fo=3, routed)           0.118     1.782    clk_div1/clk_counter[12]
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  clk_div1/clk_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.890    clk_div1/p_1_in[12]
    SLICE_X3Y96          FDRE                                         r  clk_div1/clk_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    clk_div1/CLK
    SLICE_X3Y96          FDRE                                         r  clk_div1/clk_counter_reg[12]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    clk_div1/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div1/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    clk_div1/CLK
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  clk_div1/clk_counter_reg[0]/Q
                         net (fo=4, routed)           0.175     1.863    clk_div1/clk_counter[0]
    SLICE_X2Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.908 r  clk_div1/clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.908    clk_div1/p_1_in[0]
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    clk_div1/CLK
    SLICE_X2Y94          FDRE                                         r  clk_div1/clk_counter_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.120     1.643    clk_div1/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div1/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    clk_div1/CLK
    SLICE_X3Y94          FDRE                                         r  clk_div1/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  clk_div1/clk_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.785    clk_div1/clk_counter[4]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  clk_div1/clk_counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.893    clk_div1/p_1_in[4]
    SLICE_X3Y94          FDRE                                         r  clk_div1/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    clk_div1/CLK
    SLICE_X3Y94          FDRE                                         r  clk_div1/clk_counter_reg[4]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    clk_div1/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95     btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95     btn_reset_filter/IN_SIGNAL_SYNC_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     btn_reset_filter/OUT_SIGNAL_ENABLE_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     btn_reset_filter/OUT_SIGNAL_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     btn_reset_filter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     btn_reset_filter/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     btn_reset_filter/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     btn_reset_filter/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     clk_div1/clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     btn_reset_filter/IN_SIGNAL_SYNC_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     btn_reset_filter/IN_SIGNAL_SYNC_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     btn_reset_filter/OUT_SIGNAL_ENABLE_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     btn_reset_filter/OUT_SIGNAL_ENABLE_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     btn_reset_filter/OUT_SIGNAL_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     btn_reset_filter/OUT_SIGNAL_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     btn_reset_filter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     btn_reset_filter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     btn_reset_filter/IN_SIGNAL_SYNC_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     btn_reset_filter/IN_SIGNAL_SYNC_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     btn_reset_filter/OUT_SIGNAL_ENABLE_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     btn_reset_filter/OUT_SIGNAL_ENABLE_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     btn_reset_filter/OUT_SIGNAL_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     btn_reset_filter/OUT_SIGNAL_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     btn_reset_filter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     btn_reset_filter/counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.293ns  (logic 4.947ns (40.241%)  route 7.346ns (59.759%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    A10                  IBUF (Prop_ibuf_I_O)         1.016     1.016 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           3.865     4.881    seg/SW_IBUF[2]
    SLICE_X0Y101         LUT5 (Prop_lut5_I1_O)        0.152     5.033 r  seg/CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.482     8.514    CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    12.293 r  CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.293    CATH[0]
    T10                                                               r  CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.935ns  (logic 4.695ns (39.342%)  route 7.240ns (60.658%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    A10                  IBUF (Prop_ibuf_I_O)         1.016     1.016 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           4.066     5.081    seg/SW_IBUF[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.124     5.205 r  seg/CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.174     8.380    CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.935 r  CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.935    CATH[1]
    R10                                                               r  CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.849ns  (logic 4.929ns (41.599%)  route 6.920ns (58.401%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    A9                   IBUF (Prop_ibuf_I_O)         1.011     1.011 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           4.137     5.148    seg/SW_IBUF[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I0_O)        0.154     5.302 r  seg/CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.783     8.085    CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    11.849 r  CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.849    CATH[5]
    T11                                                               r  CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.311ns  (logic 4.669ns (41.277%)  route 6.642ns (58.723%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    A9                   IBUF (Prop_ibuf_I_O)         1.011     1.011 f  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           4.137     5.148    seg/SW_IBUF[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.124     5.272 r  seg/CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.505     7.778    CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.311 r  CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.311    CATH[4]
    P15                                                               r  CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.894ns  (logic 4.913ns (45.102%)  route 5.980ns (54.898%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    A10                  IBUF (Prop_ibuf_I_O)         1.016     1.016 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           4.066     5.081    seg/SW_IBUF[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.152     5.233 r  seg/CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.915     7.148    CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    10.894 r  CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.894    CATH[6]
    L18                                                               r  CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.658ns  (logic 4.690ns (44.005%)  route 5.968ns (55.995%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    A10                  IBUF (Prop_ibuf_I_O)         1.016     1.016 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           3.865     4.881    seg/SW_IBUF[2]
    SLICE_X0Y101         LUT5 (Prop_lut5_I1_O)        0.124     5.005 r  seg/CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.103     7.108    CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.658 r  CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.658    CATH[3]
    K13                                                               r  CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.035ns  (logic 4.628ns (46.125%)  route 5.406ns (53.875%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    A9                   IBUF (Prop_ibuf_I_O)         1.011     1.011 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           3.878     4.889    seg/SW_IBUF[1]
    SLICE_X0Y100         LUT5 (Prop_lut5_I4_O)        0.124     5.013 r  seg/CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.529     6.542    CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.035 r  CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.035    CATH[2]
    K16                                                               r  CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.049ns  (logic 1.465ns (48.034%)  route 1.585ns (51.966%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    C10                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           1.303     1.528    seg/SW_IBUF[3]
    SLICE_X0Y100         LUT5 (Prop_lut5_I2_O)        0.045     1.573 r  seg/CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.282     1.855    CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.049 r  CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.049    CATH[2]
    K16                                                               r  CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.254ns  (logic 1.478ns (45.409%)  route 1.776ns (54.591%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.254     1.436    seg/SW_IBUF[0]
    SLICE_X0Y101         LUT5 (Prop_lut5_I3_O)        0.045     1.481 r  seg/CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.003    CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.254 r  CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.254    CATH[3]
    K13                                                               r  CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.303ns  (logic 1.536ns (46.502%)  route 1.767ns (53.498%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.339     1.521    seg/SW_IBUF[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.049     1.570 r  seg/CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.428     1.998    CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.303 r  CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.303    CATH[6]
    L18                                                               r  CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.586ns  (logic 1.505ns (41.962%)  route 2.081ns (58.038%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    C10                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           1.391     1.616    seg/SW_IBUF[3]
    SLICE_X0Y95          LUT5 (Prop_lut5_I0_O)        0.045     1.661 r  seg/CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.690     2.352    CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.586 r  CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.586    CATH[4]
    P15                                                               r  CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.800ns  (logic 1.594ns (41.942%)  route 2.206ns (58.058%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    C10                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           1.391     1.616    seg/SW_IBUF[3]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.042     1.658 r  seg/CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.815     2.473    CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.326     3.800 r  CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.800    CATH[5]
    T11                                                               r  CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.801ns  (logic 1.483ns (39.012%)  route 2.318ns (60.988%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.339     1.521    seg/SW_IBUF[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.045     1.566 r  seg/CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.979     2.545    CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.801 r  CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.801    CATH[1]
    R10                                                               r  CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.944ns  (logic 1.569ns (39.786%)  route 2.375ns (60.214%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           1.254     1.436    seg/SW_IBUF[0]
    SLICE_X0Y101         LUT5 (Prop_lut5_I3_O)        0.048     1.484 r  seg/CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.121     2.604    CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.339     3.944 r  CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.944    CATH[0]
    T10                                                               r  CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.088ns  (logic 4.877ns (48.347%)  route 5.211ns (51.653%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  seg/digit_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     6.575    seg/digit_counter[0]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.327     6.902 f  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.900     7.802    seg/AN_OBUF[0]
    SLICE_X0Y101         LUT5 (Prop_lut5_I2_O)        0.352     8.154 r  seg/CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.482    11.636    CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.415 r  CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.415    CATH[0]
    T10                                                               r  CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.306ns  (logic 4.627ns (49.724%)  route 4.679ns (50.276%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  seg/digit_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     6.575    seg/digit_counter[0]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.327     6.902 f  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.676     7.578    seg/AN_OBUF[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.326     7.904 r  seg/CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.174    11.079    CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.634 r  CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.634    CATH[1]
    R10                                                               r  CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.093ns  (logic 4.865ns (53.500%)  route 4.228ns (46.500%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  seg/digit_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     6.575    seg/digit_counter[0]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.327     6.902 f  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.617     7.519    seg/AN_OBUF[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.355     7.874 r  seg/CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.783    10.657    CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    14.421 r  CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.421    CATH[5]
    T11                                                               r  CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.556ns  (logic 4.606ns (53.828%)  route 3.950ns (46.172%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  seg/digit_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     6.575    seg/digit_counter[0]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.327     6.902 f  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.617     7.519    seg/AN_OBUF[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.326     7.845 r  seg/CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.505    10.350    CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.884 r  CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.884    CATH[4]
    P15                                                               r  CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.455ns  (logic 4.622ns (54.672%)  route 3.832ns (45.328%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  seg/digit_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     6.575    seg/digit_counter[0]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.327     6.902 f  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.900     7.802    seg/AN_OBUF[0]
    SLICE_X0Y101         LUT5 (Prop_lut5_I4_O)        0.326     8.128 r  seg/CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.103    10.232    CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.782 r  CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.782    CATH[3]
    K13                                                               r  CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.265ns  (logic 4.845ns (58.624%)  route 3.420ns (41.376%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  seg/digit_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     6.575    seg/digit_counter[0]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.327     6.902 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.676     7.578    seg/AN_OBUF[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.354     7.932 r  seg/CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.915     9.847    CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    13.593 r  CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.593    CATH[6]
    L18                                                               r  CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.158ns  (logic 4.565ns (55.961%)  route 3.592ns (44.039%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  seg/digit_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     6.575    seg/digit_counter[0]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.327     6.902 f  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.235     8.137    seg/AN_OBUF[0]
    SLICE_X0Y100         LUT5 (Prop_lut5_I0_O)        0.326     8.463 r  seg/CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.529     9.992    CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.485 r  CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.485    CATH[2]
    K16                                                               r  CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 4.271ns (55.358%)  route 3.444ns (44.642%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  seg/digit_counter_reg[0]/Q
                         net (fo=6, routed)           0.471     6.218    seg/digit_counter[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.299     6.517 r  seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.974     9.490    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    13.044 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.044    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.448ns  (logic 4.484ns (60.199%)  route 2.964ns (39.801%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  seg/digit_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     6.575    seg/digit_counter[0]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.327     6.902 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           2.136     9.038    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    12.776 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.776    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.188ns  (logic 4.268ns (59.378%)  route 2.920ns (40.622%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  seg/digit_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     6.575    seg/digit_counter[0]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.299     6.874 r  seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.091     8.966    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    12.516 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.516    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.477ns (68.558%)  route 0.677ns (31.442%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  seg/digit_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     1.826    seg/digit_counter[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.098     1.924 r  seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.502     2.427    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.677 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.677    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.527ns (67.372%)  route 0.740ns (32.628%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  seg/digit_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     1.826    seg/digit_counter[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.101     1.927 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.565     2.492    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.790 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.790    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.639ns (65.770%)  route 0.853ns (34.230%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  seg/digit_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     1.826    seg/digit_counter[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.101     1.927 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.250     2.177    seg/AN_OBUF[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.105     2.282 r  seg/CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.428     2.710    CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     4.016 r  CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.016    CATH[6]
    L18                                                               r  CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.440ns (56.860%)  route 1.093ns (43.140%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  seg/digit_counter_reg[1]/Q
                         net (fo=5, routed)           0.187     1.851    seg/digit_counter[1]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.045     1.896 r  seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.906     2.802    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     4.056 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.056    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.530ns (58.607%)  route 1.081ns (41.393%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  seg/digit_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     1.826    seg/digit_counter[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.101     1.927 f  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.624     2.551    seg/AN_OBUF[0]
    SLICE_X0Y100         LUT5 (Prop_lut5_I0_O)        0.107     2.658 r  seg/CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.940    CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.134 r  CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.134    CATH[2]
    K16                                                               r  CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.646ns  (logic 1.587ns (59.985%)  route 1.059ns (40.015%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  seg/digit_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     1.826    seg/digit_counter[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.101     1.927 f  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.361     2.288    seg/AN_OBUF[0]
    SLICE_X0Y101         LUT5 (Prop_lut5_I4_O)        0.107     2.395 r  seg/CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.918    CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.169 r  CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.169    CATH[3]
    K13                                                               r  CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.570ns (58.746%)  route 1.103ns (41.254%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  seg/digit_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     1.826    seg/digit_counter[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.101     1.927 f  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.238     2.165    seg/AN_OBUF[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.107     2.272 r  seg/CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.690     2.962    CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.197 r  CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.197    CATH[4]
    P15                                                               r  CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.662ns (57.522%)  route 1.228ns (42.478%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  seg/digit_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     1.826    seg/digit_counter[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.101     1.927 f  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.238     2.165    seg/AN_OBUF[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.107     2.272 r  seg/CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.815     3.087    CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.326     4.413 r  CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.413    CATH[5]
    T11                                                               r  CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.996ns  (logic 1.592ns (53.135%)  route 1.404ns (46.865%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  seg/digit_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     1.826    seg/digit_counter[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.101     1.927 f  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.250     2.177    seg/AN_OBUF[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.107     2.284 r  seg/CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.979     3.264    CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.520 r  CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.520    CATH[1]
    R10                                                               r  CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.329ns  (logic 1.672ns (50.233%)  route 1.657ns (49.767%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    seg/CLK
    SLICE_X0Y93          FDRE                                         r  seg/digit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  seg/digit_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     1.826    seg/digit_counter[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.101     1.927 f  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.361     2.288    seg/AN_OBUF[0]
    SLICE_X0Y101         LUT5 (Prop_lut5_I2_O)        0.104     2.392 r  seg/CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.121     3.513    CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.339     4.853 r  CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.853    CATH[0]
    T10                                                               r  CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_reset_in
                            (input port)
  Destination:            btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.258ns  (logic 1.118ns (26.265%)  route 3.140ns (73.735%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  btn_reset_in (IN)
                         net (fo=0)                   0.000     0.000    btn_reset_in
    C11                  IBUF (Prop_ibuf_I_O)         0.994     0.994 f  btn_reset_in_IBUF_inst/O
                         net (fo=1, routed)           3.140     4.134    btn_reset_filter/btn_reset_in_IBUF
    SLICE_X0Y95          LUT1 (Prop_lut1_I0_O)        0.124     4.258 r  btn_reset_filter/IN_SIGNAL_SYNC[0]_i_1/O
                         net (fo=1, routed)           0.000     4.258    btn_reset_filter/p_0_in[0]
    SLICE_X0Y95          FDRE                                         r  btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605     5.028    btn_reset_filter/CLK
    SLICE_X0Y95          FDRE                                         r  btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_reset_in
                            (input port)
  Destination:            btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.268ns (18.094%)  route 1.213ns (81.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  btn_reset_in (IN)
                         net (fo=0)                   0.000     0.000    btn_reset_in
    C11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 f  btn_reset_in_IBUF_inst/O
                         net (fo=1, routed)           1.213     1.435    btn_reset_filter/btn_reset_in_IBUF
    SLICE_X0Y95          LUT1 (Prop_lut1_I0_O)        0.045     1.480 r  btn_reset_filter/IN_SIGNAL_SYNC[0]_i_1/O
                         net (fo=1, routed)           0.000     1.480    btn_reset_filter/p_0_in[0]
    SLICE_X0Y95          FDRE                                         r  btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    btn_reset_filter/CLK
    SLICE_X0Y95          FDRE                                         r  btn_reset_filter/IN_SIGNAL_SYNC_reg[0]/C





