// Seed: 1671482482
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4(
      .id_0(1), .id_1(""), .id_2(id_2)
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    output tri0  id_2
    , id_6,
    input  tri0  id_3,
    output tri1  id_4
);
  wire id_7;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  output wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire id_28;
  input wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge 1) begin : LABEL_0
    #1;
    id_12 <= id_16 >= id_10;
    id_24 <= 1'b0;
    id_25 <= id_29;
    deassign id_3;
    if (id_18 && 1 ** id_8) {id_6, 1} <= id_14 ? 1 == id_16 : 1;
  end
  and primCall (
      id_12,
      id_18,
      id_1,
      id_11,
      id_24,
      id_6,
      id_29,
      id_15,
      id_8,
      id_10,
      id_17,
      id_27,
      id_30,
      id_25,
      id_16
  );
  module_0 modCall_1 (
      id_8,
      id_18,
      id_18
  );
endmodule
