var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[53.2011, 31.9048, 23.9429, 58.6067, 70.4216], "total":[238955, 409136, 1590, 1069, 1682], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[1720, 2581, 61, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 4 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 4 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"patch.cl:73 (_aLoader_aFeeder_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"patch.cl", "line":73}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"patch.cl:74 (_aFeeder_X_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"patch.cl", "line":74}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"patch.cl:75 (_bLoader_bFeeder_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"patch.cl", "line":75}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"patch.cl:76 (_bFeeder_Y_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"patch.cl", "line":76}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"patch.cl:77 (_Out_Add_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"patch.cl", "line":77}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"patch.cl:78 (_aLoader_T_aFeeder_T_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"patch.cl", "line":78}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"patch.cl:79 (_aFeeder_T_X_T_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"patch.cl", "line":79}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"patch.cl:80 (_bLoader_T_bFeeder_T_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"patch.cl", "line":80}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"patch.cl:81 (_bFeeder_T_Y_T_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"patch.cl", "line":81}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"patch.cl:82 (_Out_T_Add_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"patch.cl", "line":82}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"patch.cl:83 (_Add_unloader_channel)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":83}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.30677, 0.180009, 0.141093, 0, 0], "total_kernel_resources":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_Add", "compute_units":1, "type":"function", "total_percent":[0.45759, 0.316011, 0.174099, 0, 0.527009], "total_kernel_resources":[2100, 2975, 0, 8, 30], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_Add_s0_i\' (patch.cl:1421)\\n - \'_Add_s0_j\' (patch.cl:1425)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1421}], [{"filename":"patch.cl", "line":1425}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Add_s0_i\' (patch.cl:1421)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1421}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Add_s0_ii_jj_iii\' (patch.cl:1427)", "type":"resource", "data":[7, 17, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1427}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 13 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 13 width by 1 depth"}]}, {"name":"kernel_Add.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 97, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 63, 0, 0, 0]}, {"name":"patch.cl:1421", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1421}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:1421", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1421}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Add.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:1437", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1437}]]}]}]}, {"name":"kernel_Add.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 36, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 36, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[25, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"patch.cl:1421", "type":"resource", "data":[23.6667, 79, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1421}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"patch.cl:1421", "type":"resource", "data":[159, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1421}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1425", "type":"resource", "data":[168, 35, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1425}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Add.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 38, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 38, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[31, 54, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:1421", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1421}]]}, {"name":"patch.cl:1425", "type":"resource", "data":[23, 49, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1425}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:1425", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1425}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Add.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[21, 69, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[21, 69, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[48, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:1421", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1421}]]}, {"name":"patch.cl:1425", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1425}]]}, {"name":"patch.cl:1427", "type":"resource", "data":[24, 19, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1427}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:1425", "type":"resource", "data":[0.5, 0.5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1425}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1427", "type":"resource", "data":[22.5, 1.5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1427}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0.5, 0, 0, 0]}, {"name":"13-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"13-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1429", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1429}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1430", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1430}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1431", "type":"resource", "data":[0, 0, 0, 8, 0], "debug":[[{"filename":"patch.cl", "line":1431}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}], "replace_name":"true"}, {"name":"patch.cl:1432", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1432}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[4.42276, 2.46149, 2.13653, 4.42315, 33.7945], "total_kernel_resources":[14311, 36509, 120, 513.5, 336], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_256\' (patch.cl:571)\\n - \'_261\' (patch.cl:583)\\n - \'_263\' (patch.cl:586)\\n - \'_aFeeder_X_channel_array\' (patch.cl:518)", "type":"resource", "data":[635, 3019, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":518}], [{"filename":"patch.cl", "line":571}], [{"filename":"patch.cl", "line":583}], [{"filename":"patch.cl", "line":586}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_265\' (patch.cl:590)\\n - \'_270\' (patch.cl:602)\\n - \'_272\' (patch.cl:605)\\n - \'_bFeeder_Y_channel_array\' (patch.cl:517)", "type":"resource", "data":[533, 2629, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":517}], [{"filename":"patch.cl", "line":590}], [{"filename":"patch.cl", "line":602}], [{"filename":"patch.cl", "line":605}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_281\' (patch.cl:621)\\n - \'_Z_shreg\' (patch.cl:510)", "type":"resource", "data":[112, 240, 64, 0, 0], "debug":[[{"filename":"patch.cl", "line":510}], [{"filename":"patch.cl", "line":621}]], "details":[{"type":"text", "text":"Type: Shift Register (32 or fewer tap points)"}, {"type":"text", "text":"16 registers of width 11 and depth 1"}, {"type":"text", "text":"16 registers of width 64 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n16 regs, 11 width by 1 depth,\\n16 regs, 64 width by 1024 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (patch.cl:530)\\n - \'_308\' (patch.cl:670)\\n - \'_310\' (patch.cl:672)\\n - \'_311\' (patch.cl:673)\\n - \'_318\' (patch.cl:680)", "type":"resource", "data":[7, 19, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":530}], [{"filename":"patch.cl", "line":670}], [{"filename":"patch.cl", "line":672}], [{"filename":"patch.cl", "line":673}], [{"filename":"patch.cl", "line":680}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 15 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 15 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (patch.cl:521)\\n - \'_330\' (patch.cl:706)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":521}], [{"filename":"patch.cl", "line":706}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (patch.cl:520)\\n - \'_346\' (patch.cl:741)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":520}], [{"filename":"patch.cl", "line":741}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_i_j\' (patch.cl:525)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":525}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_k\' (patch.cl:528)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":528}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (patch.cl:530)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":530}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (patch.cl:520)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":520}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (patch.cl:511)", "type":"resource", "data":[84, 180, 48, 0, 0], "debug":[[{"filename":"patch.cl", "line":511}]], "details":[{"type":"text", "text":"Type: Shift Register (24 or fewer tap points)"}, {"type":"text", "text":"12 registers of width 11 and depth 1"}, {"type":"text", "text":"12 registers of width 64 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n12 regs, 11 width by 1 depth,\\n12 regs, 64 width by 1024 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 264, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 133, 0, 0, 0]}, {"name":"patch.cl:524", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":524}]]}, {"name":"patch.cl:525", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":525}]]}, {"name":"patch.cl:657", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":657}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:524", "type":"resource", "data":[128, 0, 0, 1.5, 0], "debug":[[{"filename":"patch.cl", "line":524}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:525", "type":"resource", "data":[200, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":525}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:657", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":657}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:746", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":746}]]}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:511", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":511}]]}, {"name":"patch.cl:525", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":525}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:511", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":511}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:525", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":525}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:528", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":528}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 41, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 73, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"patch.cl:511", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":511}]]}, {"name":"patch.cl:520", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":520}]]}, {"name":"patch.cl:525", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":525}]]}, {"name":"patch.cl:528", "type":"resource", "data":[32, 22, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":528}]]}, {"name":"patch.cl:642", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":642}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"patch.cl:511", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":511}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:528", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":528}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:530", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":530}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:642", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":642}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:658", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":658}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3648, 24552, 1, 0, 308], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3648, 24552, 1, 0, 308]}]}, {"name":"Feedback", "type":"resource", "data":[1188, 1103, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[432.6, 249.667, 0, 0, 0]}, {"name":"patch.cl:510", "type":"resource", "data":[104, 52, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":510}]]}, {"name":"patch.cl:511", "type":"resource", "data":[89, 49.6667, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":511}]]}, {"name":"patch.cl:517", "type":"resource", "data":[76.8, 76.8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":517}]]}, {"name":"patch.cl:518", "type":"resource", "data":[51.2001, 51.2001, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":518}]]}, {"name":"patch.cl:520", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":520}]]}, {"name":"patch.cl:521", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":521}]]}, {"name":"patch.cl:525", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":525}]]}, {"name":"patch.cl:528", "type":"resource", "data":[56, 66, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":528}]]}, {"name":"patch.cl:530", "type":"resource", "data":[32, 55, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":530}]]}, {"name":"patch.cl:558", "type":"resource", "data":[12.8, 12.8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":558}]]}, {"name":"patch.cl:561", "type":"resource", "data":[19.2, 19.2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":561}]]}, {"name":"patch.cl:571", "type":"resource", "data":[19.2, 19.2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":571}]]}, {"name":"patch.cl:590", "type":"resource", "data":[12.8, 12.8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":590}]]}, {"name":"patch.cl:642", "type":"resource", "data":[107, 54.6667, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":642}]]}, {"name":"patch.cl:658", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":658}]]}, {"name":"patch.cl:660", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":660}]]}, {"name":"patch.cl:735", "type":"resource", "data":[78, 39, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":735}]]}, {"name":"patch.cl:741", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":741}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 7, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[2904.5, 1280.5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":0}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":56, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"11-bit Integer Subtract", "type":"resource", "count":56, "data":[154, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":320, "data":[2736, 1280, 0, 0, 0]}]}, {"name":"patch.cl:510", "type":"resource", "data":[48.25, 0.25, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":510}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":16, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"11-bit Integer Subtract", "type":"resource", "count":16, "data":[44, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":32, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:511", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":511}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":12, "data":[33, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":24, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:517", "type":"resource", "data":[569.667, 80, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":517}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[569.667, 80, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:518", "type":"resource", "data":[449, 176, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":518}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[449, 176, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:528", "type":"resource", "data":[3, 0.333333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":528}]], "children":[{"name":"1-bit Or", "type":"resource", "count":7, "data":[3, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:530", "type":"resource", "data":[58.5, 1.33333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":530}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[2.5, 0.333333, 0, 0, 0]}, {"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"15-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:555", "type":"resource", "data":[36.6667, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":555}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:558", "type":"resource", "data":[139.667, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":558}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[138.667, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:561", "type":"resource", "data":[209, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":561}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[208, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:571", "type":"resource", "data":[208, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":571}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[208, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:590", "type":"resource", "data":[138.667, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":590}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[138.667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:613", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":613}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:634", "type":"resource", "data":[0, 0, 0, 341.333, 0], "debug":[[{"filename":"patch.cl", "line":634}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":128, "data":[0, 0, 0, 341.333, 0]}], "replace_name":"true"}, {"name":"patch.cl:635", "type":"resource", "data":[0, 0, 0, 170.667, 0], "debug":[[{"filename":"patch.cl", "line":635}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 0, 0, 170.667, 0]}], "replace_name":"true"}, {"name":"patch.cl:642", "type":"resource", "data":[48.25, 0.25, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":642}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":16, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"11-bit Integer Subtract", "type":"resource", "count":16, "data":[44, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":32, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:654", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":654}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:659", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":659}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:660", "type":"resource", "data":[832, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":660}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[832, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:682", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":682}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:685", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":685}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:686", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":686}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:707", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":707}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:708", "type":"resource", "data":[35.8333, 1.33333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":708}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0.333333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:712", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":712}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:735", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":735}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":12, "data":[33, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":24, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:741", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":741}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_Out_T", "compute_units":1, "type":"function", "total_percent":[4.59268, 2.54717, 2.22542, 4.42315, 33.7945], "total_kernel_resources":[15263, 38028, 120, 513.5, 325], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_X_T_s0_kk_jj_ii\' (patch.cl:1197)\\n - \'_655\' (patch.cl:1337)\\n - \'_657\' (patch.cl:1339)\\n - \'_658\' (patch.cl:1340)\\n - \'_665\' (patch.cl:1347)", "type":"resource", "data":[7, 19, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1197}], [{"filename":"patch.cl", "line":1337}], [{"filename":"patch.cl", "line":1339}], [{"filename":"patch.cl", "line":1340}], [{"filename":"patch.cl", "line":1347}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 15 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 15 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_T_pipe_base_temp\' (patch.cl:1185)\\n - \'_677\' (patch.cl:1373)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1185}], [{"filename":"patch.cl", "line":1373}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_T_pipe_iter_temp\' (patch.cl:1184)\\n - \'_693\' (patch.cl:1408)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1184}], [{"filename":"patch.cl", "line":1408}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_T_shreg\' (patch.cl:1173)\\n - \'_628\' (patch.cl:1288)", "type":"resource", "data":[112, 240, 64, 0, 0], "debug":[[{"filename":"patch.cl", "line":1173}], [{"filename":"patch.cl", "line":1288}]], "details":[{"type":"text", "text":"Type: Shift Register (32 or fewer tap points)"}, {"type":"text", "text":"16 registers of width 11 and depth 1"}, {"type":"text", "text":"16 registers of width 64 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n16 regs, 11 width by 1 depth,\\n16 regs, 64 width by 1024 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_aFeeder_T_X_T_channel_array\' (patch.cl:1182)\\n - \'_603\' (patch.cl:1238)\\n - \'_608\' (patch.cl:1250)\\n - \'_610\' (patch.cl:1253)", "type":"resource", "data":[635, 3019, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1182}], [{"filename":"patch.cl", "line":1238}], [{"filename":"patch.cl", "line":1250}], [{"filename":"patch.cl", "line":1253}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_bFeeder_T_Y_T_channel_array\' (patch.cl:1181)\\n - \'_612\' (patch.cl:1257)\\n - \'_617\' (patch.cl:1269)\\n - \'_619\' (patch.cl:1272)", "type":"resource", "data":[754, 3474, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1181}], [{"filename":"patch.cl", "line":1257}], [{"filename":"patch.cl", "line":1269}], [{"filename":"patch.cl", "line":1272}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_T_s0_j_i\' (patch.cl:1191)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1191}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_T_s0_k\' (patch.cl:1195)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1195}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_T_s0_kk_jj_ii\' (patch.cl:1197)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1197}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_T_pipe_iter_temp\' (patch.cl:1184)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1184}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_T_pipe_shreg\' (patch.cl:1174)", "type":"resource", "data":[84, 180, 48, 0, 0], "debug":[[{"filename":"patch.cl", "line":1174}]], "details":[{"type":"text", "text":"Type: Shift Register (24 or fewer tap points)"}, {"type":"text", "text":"12 registers of width 11 and depth 1"}, {"type":"text", "text":"12 registers of width 64 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n12 regs, 11 width by 1 depth,\\n12 regs, 64 width by 1024 depth"}]}, {"name":"kernel_Out_T.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 264, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 133, 0, 0, 0]}, {"name":"patch.cl:1190", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1190}]]}, {"name":"patch.cl:1191", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1191}]]}, {"name":"patch.cl:1324", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1324}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:1190", "type":"resource", "data":[128, 0, 0, 1.5, 0], "debug":[[{"filename":"patch.cl", "line":1190}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1191", "type":"resource", "data":[200, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1191}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1324", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1324}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_T.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:1414", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1414}]]}]}]}, {"name":"kernel_Out_T.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:1174", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1174}]]}, {"name":"patch.cl:1191", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1191}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:1174", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1174}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1191", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1191}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1195", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1195}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_T.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 41, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 73, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"patch.cl:1174", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1174}]]}, {"name":"patch.cl:1184", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1184}]]}, {"name":"patch.cl:1191", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1191}]]}, {"name":"patch.cl:1195", "type":"resource", "data":[32, 22, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1195}]]}, {"name":"patch.cl:1309", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1309}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"patch.cl:1174", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1174}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1195", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1195}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1197", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1197}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1309", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1309}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1325", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1325}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_T.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3660, 24167, 1, 0, 297], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3660, 24167, 1, 0, 297]}]}, {"name":"Feedback", "type":"resource", "data":[1189, 1106, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[433.933, 251, 0, 0, 0]}, {"name":"patch.cl:1173", "type":"resource", "data":[104, 52, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1173}]]}, {"name":"patch.cl:1174", "type":"resource", "data":[86.3333, 47, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1174}]]}, {"name":"patch.cl:1181", "type":"resource", "data":[76.8, 76.8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1181}]]}, {"name":"patch.cl:1182", "type":"resource", "data":[51.2001, 51.2001, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1182}]]}, {"name":"patch.cl:1184", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1184}]]}, {"name":"patch.cl:1185", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1185}]]}, {"name":"patch.cl:1191", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1191}]]}, {"name":"patch.cl:1195", "type":"resource", "data":[56, 66, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1195}]]}, {"name":"patch.cl:1197", "type":"resource", "data":[33, 58, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1197}]]}, {"name":"patch.cl:1225", "type":"resource", "data":[12.8, 12.8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1225}]]}, {"name":"patch.cl:1228", "type":"resource", "data":[19.2, 19.2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1228}]]}, {"name":"patch.cl:1238", "type":"resource", "data":[19.2, 19.2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1238}]]}, {"name":"patch.cl:1257", "type":"resource", "data":[12.8, 12.8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1257}]]}, {"name":"patch.cl:1309", "type":"resource", "data":[108.333, 56, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1309}]]}, {"name":"patch.cl:1325", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1325}]]}, {"name":"patch.cl:1327", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1327}]]}, {"name":"patch.cl:1402", "type":"resource", "data":[78, 39, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1402}]]}, {"name":"patch.cl:1408", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1408}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 7, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[2943.5, 1488.5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":0}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":56, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"11-bit Integer Subtract", "type":"resource", "count":56, "data":[154, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":320, "data":[2775, 1488, 0, 0, 0]}]}, {"name":"patch.cl:1173", "type":"resource", "data":[48.25, 0.25, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1173}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":16, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"11-bit Integer Subtract", "type":"resource", "count":16, "data":[44, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":32, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1174", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1174}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":12, "data":[33, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":24, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1181", "type":"resource", "data":[608.666, 288, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1181}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[608.666, 288, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1182", "type":"resource", "data":[449, 176, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1182}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[449, 176, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1195", "type":"resource", "data":[3, 0.333333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1195}]], "children":[{"name":"1-bit Or", "type":"resource", "count":7, "data":[3, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1197", "type":"resource", "data":[58.5, 1.33333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1197}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[2.5, 0.333333, 0, 0, 0]}, {"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"15-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1222", "type":"resource", "data":[36.6667, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1222}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1225", "type":"resource", "data":[139.667, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1225}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[138.667, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1228", "type":"resource", "data":[209, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1228}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[208, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1238", "type":"resource", "data":[208, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1238}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[208, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1257", "type":"resource", "data":[138.667, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1257}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[138.667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1280", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1280}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1301", "type":"resource", "data":[640, 640, 0, 341.333, 0], "debug":[[{"filename":"patch.cl", "line":1301}]], "children":[{"name":"32-bit Xor", "type":"resource", "count":128, "data":[640, 640, 0, 0, 0]}, {"name":"Hardened Dot Product of Size 8", "type":"resource", "count":128, "data":[0, 0, 0, 341.333, 0]}], "replace_name":"true"}, {"name":"patch.cl:1302", "type":"resource", "data":[0, 0, 0, 170.667, 0], "debug":[[{"filename":"patch.cl", "line":1302}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 0, 0, 170.667, 0]}], "replace_name":"true"}, {"name":"patch.cl:1309", "type":"resource", "data":[48.25, 0.25, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1309}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":16, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"11-bit Integer Subtract", "type":"resource", "count":16, "data":[44, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":32, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1321", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1321}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1326", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1326}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1327", "type":"resource", "data":[832, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1327}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[832, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1349", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1349}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1352", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1352}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1353", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1353}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1374", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1374}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1375", "type":"resource", "data":[35.8333, 1.33333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1375}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0.333333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1379", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1379}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1402", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1402}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":12, "data":[33, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":24, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1408", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1408}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aFeeder", "compute_units":1, "type":"function", "total_percent":[1.72341, 1.06952, 0.748069, 3.83339, 0], "total_kernel_resources":[5738, 12783, 104, 0, 170], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_aFeeder_cycle_temp\' (patch.cl:163)\\n - \'_118\' (patch.cl:290)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":163}], [{"filename":"patch.cl", "line":290}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_aFeeder_value_shreg\' (patch.cl:160)\\n - \'_aFeeder_in_v_temp\' (patch.cl:162)\\n - \'_47\' (patch.cl:209)", "type":"resource", "data":[197, 901, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":160}], [{"filename":"patch.cl", "line":162}], [{"filename":"patch.cl", "line":209}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aFeeder_X_channel_array\' (patch.cl:159)", "type":"resource", "data":[1026, 4514, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":159}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"patch.cl:164 (_aFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"patch.cl", "line":164}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4 (banked on bits 6, 7)", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. "}, {"type":"text", "text":"Banked on bits 6, 7 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n262144B requested,\\n262144B implemented."}]}, {"name":"kernel_aFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:164", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":164}]]}, {"name":"patch.cl:175", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":175}]]}]}]}, {"name":"kernel_aFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[386, 3862, 0, 0, 64], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[386, 3862, 0, 0, 64]}]}, {"name":"Feedback", "type":"resource", "data":[88, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:162", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":162}]]}, {"name":"patch.cl:163", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":163}]]}, {"name":"patch.cl:285", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":285}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 106], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[512, 512, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 512, 0, 0, 0]}]}, {"name":"patch.cl:162", "type":"resource", "data":[446, 160, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":162}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[446, 160, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:181", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":181}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:184", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":184}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:221", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":221}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:228", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":228}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:232", "type":"resource", "data":[8, 4, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":232}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:250", "type":"resource", "data":[136, 96, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":250}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"patch.cl", "line":"164"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"patch.cl:257", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":257}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:273", "type":"resource", "data":[1064, 2084, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":273}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[1064, 2084, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"patch.cl", "line":"164"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"patch.cl:282", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":282}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:285", "type":"resource", "data":[1359, 578, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":285}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[1356, 576, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:290", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":290}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aFeeder_T", "compute_units":1, "type":"function", "total_percent":[1.74952, 1.03944, 0.794827, 3.83339, 0], "total_kernel_resources":[5841, 13582, 104, 0, 152], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_aFeeder_T_cycle_temp\' (patch.cl:826)\\n - \'_464\' (patch.cl:952)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":826}], [{"filename":"patch.cl", "line":952}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_aFeeder_T_value_shreg\' (patch.cl:823)\\n - \'_aFeeder_T_in_v_temp\' (patch.cl:825)\\n - \'_394\' (patch.cl:872)", "type":"resource", "data":[197, 901, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":823}], [{"filename":"patch.cl", "line":825}], [{"filename":"patch.cl", "line":872}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aFeeder_T_X_T_channel_array\' (patch.cl:822)", "type":"resource", "data":[1009, 4449, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":822}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"patch.cl:827 (_aFeeder_T_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"patch.cl", "line":827}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4 (banked on bits 6, 7)", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. "}, {"type":"text", "text":"Banked on bits 6, 7 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n262144B requested,\\n262144B implemented."}]}, {"name":"kernel_aFeeder_T.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:827", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":827}]]}, {"name":"patch.cl:838", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":838}]]}]}]}, {"name":"kernel_aFeeder_T.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[512, 4758, 0, 0, 46], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[512, 4758, 0, 0, 46]}]}, {"name":"Feedback", "type":"resource", "data":[88, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:825", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":825}]]}, {"name":"patch.cl:826", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":826}]]}, {"name":"patch.cl:947", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":947}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 106], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[506, 480, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[506, 480, 0, 0, 0]}]}, {"name":"patch.cl:825", "type":"resource", "data":[446, 160, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":825}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[446, 160, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:844", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":844}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:847", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":847}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:884", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":884}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:891", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":891}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:895", "type":"resource", "data":[8, 4, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":895}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:913", "type":"resource", "data":[136, 96, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":913}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"patch.cl", "line":"827"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"patch.cl:920", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":920}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:935", "type":"resource", "data":[1064, 2084, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":935}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[1064, 2084, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"patch.cl", "line":"827"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"patch.cl:944", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":944}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:947", "type":"resource", "data":[1359, 578, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":947}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[1356, 576, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:952", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":952}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aLoader", "compute_units":1, "type":"function", "total_percent":[2.24601, 1.45693, 0.926615, 1.99042, 0.592885], "total_kernel_resources":[10988, 15834, 54, 8.5, 73], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"patch.cl", "line":"108"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_aLoader_s0_i\' (patch.cl:96)\\n - \'_aLoader_s0_j\' (patch.cl:103)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":96}], [{"filename":"patch.cl", "line":103}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (patch.cl:92)\\n - \'_30\' (patch.cl:145)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":92}], [{"filename":"patch.cl", "line":145}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_i\' (patch.cl:96)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":96}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_j\' (patch.cl:103)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":103}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_k\' (patch.cl:106)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":106}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii_iii\' (patch.cl:108)", "type":"resource", "data":[7, 16, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":108}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 12 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 12 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (patch.cl:92)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":92}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_aLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[26, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 63, 0, 0, 0]}, {"name":"patch.cl:100", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":100}]]}, {"name":"patch.cl:106", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":106}]]}, {"name":"patch.cl:94", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":94}]]}, {"name":"patch.cl:96", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":96}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:96", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":96}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:106", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":106}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:151", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":151}]]}]}]}, {"name":"kernel_aLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[298, 929, 0, 0, 13], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[298, 929, 0, 0, 13]}]}, {"name":"Feedback", "type":"resource", "data":[65, 177, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"patch.cl:92", "type":"resource", "data":[26, 33, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":92}]]}, {"name":"patch.cl:96", "type":"resource", "data":[38.6667, 144, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":96}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 5, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:92", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":92}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:96", "type":"resource", "data":[257, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":96}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:99", "type":"resource", "data":[742, 160, 4, 7, 0], "debug":[[{"filename":"patch.cl", "line":99}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[742, 160, 4, 7, 0]}], "replace_name":"true"}, {"name":"patch.cl:103", "type":"resource", "data":[200, 34, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":103}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:106", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":106}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:114", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":114}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:125", "type":"resource", "data":[21, 0, 0, 1.5, 0], "debug":[[{"filename":"patch.cl", "line":125}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[21, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B3", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[42, 205, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[42, 205, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}]}]}]}, {"name":"kernel_aLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 202, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 202, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[96, 250, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.86667, 12, 0, 0, 0]}, {"name":"patch.cl:103", "type":"resource", "data":[22.4, 49, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":103}]]}, {"name":"patch.cl:106", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":106}]]}, {"name":"patch.cl:114", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":114}]]}, {"name":"patch.cl:124", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":124}]]}, {"name":"patch.cl:125", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":125}]]}, {"name":"patch.cl:92", "type":"resource", "data":[9, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":92}]]}, {"name":"patch.cl:96", "type":"resource", "data":[29.7333, 71, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":96}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:103", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":103}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:110", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":110}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 372, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 372, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[122, 233, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"patch.cl:103", "type":"resource", "data":[32, 20, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":103}]]}, {"name":"patch.cl:106", "type":"resource", "data":[16, 12, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":106}]]}, {"name":"patch.cl:110", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":110}]]}, {"name":"patch.cl:114", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":114}]]}, {"name":"patch.cl:124", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":124}]]}, {"name":"patch.cl:125", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":125}]]}, {"name":"patch.cl:145", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":145}]]}, {"name":"patch.cl:92", "type":"resource", "data":[8.5, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":92}]]}, {"name":"patch.cl:96", "type":"resource", "data":[29.3333, 71, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":96}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 31], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"patch.cl:106", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":106}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:108", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":108}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:111", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":111}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:112", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":112}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:115", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":115}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[994, 7424, 17, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[994, 7424, 17, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[181, 365, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"patch.cl:103", "type":"resource", "data":[32, 20, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":103}]]}, {"name":"patch.cl:106", "type":"resource", "data":[20, 12.5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":106}]]}, {"name":"patch.cl:108", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":108}]]}, {"name":"patch.cl:110", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":110}]]}, {"name":"patch.cl:114", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":114}]]}, {"name":"patch.cl:115", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":115}]]}, {"name":"patch.cl:124", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":124}]]}, {"name":"patch.cl:125", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":125}]]}, {"name":"patch.cl:145", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":145}]]}, {"name":"patch.cl:92", "type":"resource", "data":[25.5, 101, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":92}]]}, {"name":"patch.cl:96", "type":"resource", "data":[30.3333, 74, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":96}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 13, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"patch.cl:106", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":106}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:108", "type":"resource", "data":[21.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":108}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.83333, 0.833333, 0, 0, 0]}, {"name":"12-bit Integer Add", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}, {"name":"12-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:115", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":115}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:128", "type":"resource", "data":[4827, 96, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":128}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4827, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"patch.cl:129", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":129}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:131", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"patch.cl", "line":131}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"patch.cl:141", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":141}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:145", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":145}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aLoader_T", "compute_units":1, "type":"function", "total_percent":[2.20706, 1.43399, 0.908766, 1.69554, 0.592885], "total_kernel_resources":[10952, 15529, 46, 8.5, 65], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"patch.cl", "line":"771"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_aLoader_T_s0_j\' (patch.cl:759)\\n - \'_aLoader_T_s0_i\' (patch.cl:766)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":759}], [{"filename":"patch.cl", "line":766}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (patch.cl:755)\\n - \'_377\' (patch.cl:808)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":755}], [{"filename":"patch.cl", "line":808}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_T_s0_i\' (patch.cl:766)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":766}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_T_s0_j\' (patch.cl:759)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":759}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_T_s0_k\' (patch.cl:769)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":769}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_T_s0_kk_ii_iii\' (patch.cl:771)", "type":"resource", "data":[7, 16, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":771}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 12 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 12 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (patch.cl:755)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":755}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_aLoader_T.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[26, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 63, 0, 0, 0]}, {"name":"patch.cl:757", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":757}]]}, {"name":"patch.cl:759", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":759}]]}, {"name":"patch.cl:763", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":763}]]}, {"name":"patch.cl:769", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":769}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:759", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":759}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:769", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":769}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader_T.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:814", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":814}]]}]}]}, {"name":"kernel_aLoader_T.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[234, 770, 0, 0, 11], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[234, 770, 0, 0, 11]}]}, {"name":"Feedback", "type":"resource", "data":[65, 177, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"patch.cl:755", "type":"resource", "data":[26, 33, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":755}]]}, {"name":"patch.cl:759", "type":"resource", "data":[38.6667, 144, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":759}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:755", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":755}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:759", "type":"resource", "data":[141, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":759}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:762", "type":"resource", "data":[742, 160, 4, 7, 0], "debug":[[{"filename":"patch.cl", "line":762}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[742, 160, 4, 7, 0]}], "replace_name":"true"}, {"name":"patch.cl:766", "type":"resource", "data":[200, 34, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":766}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:769", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":769}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:777", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":777}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader_T.B3", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[42, 205, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[42, 205, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}]}]}]}, {"name":"kernel_aLoader_T.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[76, 289, 0, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[76, 289, 0, 0, 6]}]}, {"name":"Feedback", "type":"resource", "data":[73, 144, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.86667, 12, 0, 0, 0]}, {"name":"patch.cl:755", "type":"resource", "data":[9, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":755}]]}, {"name":"patch.cl:759", "type":"resource", "data":[21.7333, 34, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":759}]]}, {"name":"patch.cl:766", "type":"resource", "data":[23.4, 52, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":766}]]}, {"name":"patch.cl:769", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":769}]]}, {"name":"patch.cl:777", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":777}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:759", "type":"resource", "data":[116, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":759}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:766", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":766}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:773", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":773}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:788", "type":"resource", "data":[21, 0, 0, 1.5, 0], "debug":[[{"filename":"patch.cl", "line":788}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[21, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader_T.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 275, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 275, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[114, 196, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"patch.cl:755", "type":"resource", "data":[8.5, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":755}]]}, {"name":"patch.cl:759", "type":"resource", "data":[21.3333, 34, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":759}]]}, {"name":"patch.cl:766", "type":"resource", "data":[32, 20, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":766}]]}, {"name":"patch.cl:769", "type":"resource", "data":[16, 12, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":769}]]}, {"name":"patch.cl:773", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":773}]]}, {"name":"patch.cl:777", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":777}]]}, {"name":"patch.cl:787", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":787}]]}, {"name":"patch.cl:788", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":788}]]}, {"name":"patch.cl:808", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":808}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 24], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"patch.cl:769", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":769}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:771", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":771}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:774", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":774}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:775", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":775}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:778", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":778}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader_T.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[964, 7391, 14, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[964, 7391, 14, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[177, 340, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"patch.cl:755", "type":"resource", "data":[25.5, 101, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":755}]]}, {"name":"patch.cl:759", "type":"resource", "data":[23.3333, 40, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":759}]]}, {"name":"patch.cl:766", "type":"resource", "data":[34, 26, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":766}]]}, {"name":"patch.cl:769", "type":"resource", "data":[21, 15.5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":769}]]}, {"name":"patch.cl:771", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":771}]]}, {"name":"patch.cl:773", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":773}]]}, {"name":"patch.cl:777", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":777}]]}, {"name":"patch.cl:778", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":778}]]}, {"name":"patch.cl:787", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":787}]]}, {"name":"patch.cl:788", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":788}]]}, {"name":"patch.cl:808", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":808}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 11, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"patch.cl:769", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":769}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:771", "type":"resource", "data":[21.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":771}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.83333, 0.833333, 0, 0, 0]}, {"name":"12-bit Integer Add", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}, {"name":"12-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:778", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":778}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:791", "type":"resource", "data":[4827, 96, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":791}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4827, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"patch.cl:792", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":792}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:794", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"patch.cl", "line":794}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"patch.cl:804", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":804}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:808", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":808}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bFeeder", "compute_units":1, "type":"function", "total_percent":[1.74149, 1.03488, 0.791023, 3.83339, 0], "total_kernel_resources":[5802, 13517, 104, 0, 152], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_bFeeder_cycle_temp\' (patch.cl:373)\\n - \'_236\' (patch.cl:499)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":373}], [{"filename":"patch.cl", "line":499}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_bFeeder_value_shreg\' (patch.cl:370)\\n - \'_bFeeder_in_v_temp\' (patch.cl:372)\\n - \'_166\' (patch.cl:419)", "type":"resource", "data":[163, 771, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":370}], [{"filename":"patch.cl", "line":372}], [{"filename":"patch.cl", "line":419}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bFeeder_Y_channel_array\' (patch.cl:369)", "type":"resource", "data":[1026, 4514, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":369}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"patch.cl:374 (_bFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"patch.cl", "line":374}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4 (banked on bits 6, 7)", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. "}, {"type":"text", "text":"Banked on bits 6, 7 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n262144B requested,\\n262144B implemented."}]}, {"name":"kernel_bFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:374", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":374}]]}, {"name":"patch.cl:385", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":385}]]}]}]}, {"name":"kernel_bFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[496, 4790, 0, 0, 46], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[496, 4790, 0, 0, 46]}]}, {"name":"Feedback", "type":"resource", "data":[88, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:372", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":372}]]}, {"name":"patch.cl:373", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":373}]]}, {"name":"patch.cl:494", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":494}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 106], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[506, 480, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[506, 480, 0, 0, 0]}]}, {"name":"patch.cl:372", "type":"resource", "data":[434, 96, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":372}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[434, 96, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:391", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":391}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:394", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":394}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:431", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":431}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:438", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":438}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:442", "type":"resource", "data":[8, 4, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":442}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:460", "type":"resource", "data":[136, 96, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":460}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"patch.cl", "line":"374"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"patch.cl:467", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":467}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:482", "type":"resource", "data":[1064, 2084, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":482}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[1064, 2084, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"patch.cl", "line":"374"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"patch.cl:491", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":491}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:494", "type":"resource", "data":[1365, 610, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":494}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[1362, 608, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:499", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":499}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bFeeder_T", "compute_units":1, "type":"function", "total_percent":[1.71051, 1.06414, 0.740461, 3.83339, 0], "total_kernel_resources":[5692, 12653, 104, 0, 170], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_bFeeder_T_cycle_temp\' (patch.cl:1035)\\n - \'_583\' (patch.cl:1162)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1035}], [{"filename":"patch.cl", "line":1162}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_bFeeder_T_value_shreg\' (patch.cl:1032)\\n - \'_bFeeder_T_in_v_temp\' (patch.cl:1034)\\n - \'_512\' (patch.cl:1081)", "type":"resource", "data":[163, 771, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1032}], [{"filename":"patch.cl", "line":1034}], [{"filename":"patch.cl", "line":1081}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bFeeder_T_Y_T_channel_array\' (patch.cl:1031)", "type":"resource", "data":[1026, 4514, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1031}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"patch.cl:1036 (_bFeeder_T_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"patch.cl", "line":1036}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4 (banked on bits 6, 7)", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. "}, {"type":"text", "text":"Banked on bits 6, 7 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n262144B requested,\\n262144B implemented."}]}, {"name":"kernel_bFeeder_T.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:1036", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1036}]]}, {"name":"patch.cl:1047", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1047}]]}]}]}, {"name":"kernel_bFeeder_T.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[386, 3926, 0, 0, 64], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[386, 3926, 0, 0, 64]}]}, {"name":"Feedback", "type":"resource", "data":[88, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:1034", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1034}]]}, {"name":"patch.cl:1035", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1035}]]}, {"name":"patch.cl:1157", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1157}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 106], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[512, 512, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 512, 0, 0, 0]}]}, {"name":"patch.cl:1034", "type":"resource", "data":[434, 96, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1034}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[434, 96, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1053", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1053}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1056", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1056}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1093", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1093}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1100", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1100}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1104", "type":"resource", "data":[8, 4, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1104}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1122", "type":"resource", "data":[136, 96, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1122}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"patch.cl", "line":"1036"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"patch.cl:1129", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1129}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1145", "type":"resource", "data":[1064, 2084, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1145}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[1064, 2084, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"patch.cl", "line":"1036"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"patch.cl:1154", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1154}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1157", "type":"resource", "data":[1359, 578, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1157}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[1356, 576, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1162", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1162}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bLoader", "compute_units":1, "type":"function", "total_percent":[2.20903, 1.43411, 0.910464, 1.69554, 0.592885], "total_kernel_resources":[10953, 15558, 46, 8.5, 65], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"patch.cl", "line":"318"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (patch.cl:302)\\n - \'_149\' (patch.cl:355)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":302}], [{"filename":"patch.cl", "line":355}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_bLoader_s0_i\' (patch.cl:306)\\n - \'_bLoader_s0_j\' (patch.cl:313)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":306}], [{"filename":"patch.cl", "line":313}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (patch.cl:302)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":302}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_i\' (patch.cl:306)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":306}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_j\' (patch.cl:313)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":313}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_k\' (patch.cl:316)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":316}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_kk_jj_jjj\' (patch.cl:318)", "type":"resource", "data":[7, 16, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":318}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 12 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 12 width by 1 depth"}]}, {"name":"kernel_bLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[26, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 63, 0, 0, 0]}, {"name":"patch.cl:304", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":304}]]}, {"name":"patch.cl:306", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":306}]]}, {"name":"patch.cl:310", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":310}]]}, {"name":"patch.cl:316", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":316}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:306", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":306}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:316", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":316}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:361", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":361}]]}]}]}, {"name":"kernel_bLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[234, 770, 0, 0, 11], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[234, 770, 0, 0, 11]}]}, {"name":"Feedback", "type":"resource", "data":[65, 177, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"patch.cl:302", "type":"resource", "data":[26, 33, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":302}]]}, {"name":"patch.cl:306", "type":"resource", "data":[38.6667, 144, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":306}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:302", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":302}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:306", "type":"resource", "data":[141, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":306}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:309", "type":"resource", "data":[742, 160, 4, 7, 0], "debug":[[{"filename":"patch.cl", "line":309}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[742, 160, 4, 7, 0]}], "replace_name":"true"}, {"name":"patch.cl:313", "type":"resource", "data":[200, 34, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":313}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:316", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":316}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:324", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":324}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B3", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[42, 205, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[42, 205, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}]}]}]}, {"name":"kernel_bLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[78, 321, 0, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[78, 321, 0, 0, 6]}]}, {"name":"Feedback", "type":"resource", "data":[72, 141, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.86667, 12, 0, 0, 0]}, {"name":"patch.cl:302", "type":"resource", "data":[9, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":302}]]}, {"name":"patch.cl:306", "type":"resource", "data":[21.7333, 34, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":306}]]}, {"name":"patch.cl:313", "type":"resource", "data":[22.4, 49, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":313}]]}, {"name":"patch.cl:316", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":316}]]}, {"name":"patch.cl:324", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":324}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:306", "type":"resource", "data":[116, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":306}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:313", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":313}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:320", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":320}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:335", "type":"resource", "data":[21, 0, 0, 1.5, 0], "debug":[[{"filename":"patch.cl", "line":335}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[21, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 275, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 275, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[114, 196, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"patch.cl:302", "type":"resource", "data":[8.5, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":302}]]}, {"name":"patch.cl:306", "type":"resource", "data":[21.3333, 34, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":306}]]}, {"name":"patch.cl:313", "type":"resource", "data":[32, 20, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":313}]]}, {"name":"patch.cl:316", "type":"resource", "data":[16, 12, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":316}]]}, {"name":"patch.cl:320", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":320}]]}, {"name":"patch.cl:324", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":324}]]}, {"name":"patch.cl:334", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":334}]]}, {"name":"patch.cl:335", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":335}]]}, {"name":"patch.cl:355", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":355}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 24], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"patch.cl:316", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":316}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:318", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":318}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:321", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":321}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:322", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":322}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:325", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":325}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[964, 7391, 14, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[964, 7391, 14, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[177, 340, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"patch.cl:302", "type":"resource", "data":[25.5, 101, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":302}]]}, {"name":"patch.cl:306", "type":"resource", "data":[23.3333, 40, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":306}]]}, {"name":"patch.cl:313", "type":"resource", "data":[34, 26, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":313}]]}, {"name":"patch.cl:316", "type":"resource", "data":[21, 15.5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":316}]]}, {"name":"patch.cl:318", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":318}]]}, {"name":"patch.cl:320", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":320}]]}, {"name":"patch.cl:324", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":324}]]}, {"name":"patch.cl:325", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":325}]]}, {"name":"patch.cl:334", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":334}]]}, {"name":"patch.cl:335", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":335}]]}, {"name":"patch.cl:355", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":355}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 11, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"patch.cl:316", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":316}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:318", "type":"resource", "data":[21.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":318}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.83333, 0.833333, 0, 0, 0]}, {"name":"12-bit Integer Add", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}, {"name":"12-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:325", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":325}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:338", "type":"resource", "data":[4827, 96, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":338}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4827, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"patch.cl:339", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":339}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:341", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"patch.cl", "line":341}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"patch.cl:351", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":351}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:355", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":355}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bLoader_T", "compute_units":1, "type":"function", "total_percent":[2.24601, 1.45693, 0.926615, 1.99042, 0.592885], "total_kernel_resources":[10988, 15834, 54, 8.5, 73], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"patch.cl", "line":"980"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (patch.cl:964)\\n - \'_495\' (patch.cl:1017)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":964}], [{"filename":"patch.cl", "line":1017}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_bLoader_T_s0_j\' (patch.cl:968)\\n - \'_bLoader_T_s0_i\' (patch.cl:975)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":968}], [{"filename":"patch.cl", "line":975}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (patch.cl:964)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":964}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_T_s0_i\' (patch.cl:975)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":975}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_T_s0_j\' (patch.cl:968)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":968}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_T_s0_k\' (patch.cl:978)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":978}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_T_s0_kk_jj_jjj\' (patch.cl:980)", "type":"resource", "data":[7, 16, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":980}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 12 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 12 width by 1 depth"}]}, {"name":"kernel_bLoader_T.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[26, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 63, 0, 0, 0]}, {"name":"patch.cl:966", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":966}]]}, {"name":"patch.cl:968", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":968}]]}, {"name":"patch.cl:972", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":972}]]}, {"name":"patch.cl:978", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":978}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:968", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":968}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:978", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":978}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader_T.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:1023", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1023}]]}]}]}, {"name":"kernel_bLoader_T.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[298, 929, 0, 0, 13], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[298, 929, 0, 0, 13]}]}, {"name":"Feedback", "type":"resource", "data":[65, 177, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"patch.cl:964", "type":"resource", "data":[26, 33, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":964}]]}, {"name":"patch.cl:968", "type":"resource", "data":[38.6667, 144, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":968}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 5, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:964", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":964}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:968", "type":"resource", "data":[257, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":968}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:971", "type":"resource", "data":[742, 160, 4, 7, 0], "debug":[[{"filename":"patch.cl", "line":971}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[742, 160, 4, 7, 0]}], "replace_name":"true"}, {"name":"patch.cl:975", "type":"resource", "data":[200, 34, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":975}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:978", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":978}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:986", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":986}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:997", "type":"resource", "data":[21, 0, 0, 1.5, 0], "debug":[[{"filename":"patch.cl", "line":997}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[21, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader_T.B3", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[42, 205, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[42, 205, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}]}]}]}, {"name":"kernel_bLoader_T.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 202, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 202, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[96, 250, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.86667, 12, 0, 0, 0]}, {"name":"patch.cl:964", "type":"resource", "data":[9, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":964}]]}, {"name":"patch.cl:968", "type":"resource", "data":[29.7333, 71, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":968}]]}, {"name":"patch.cl:975", "type":"resource", "data":[22.4, 49, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":975}]]}, {"name":"patch.cl:978", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":978}]]}, {"name":"patch.cl:986", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":986}]]}, {"name":"patch.cl:996", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":996}]]}, {"name":"patch.cl:997", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":997}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:975", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":975}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:982", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":982}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader_T.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 372, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 372, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[122, 233, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"patch.cl:1017", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1017}]]}, {"name":"patch.cl:964", "type":"resource", "data":[8.5, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":964}]]}, {"name":"patch.cl:968", "type":"resource", "data":[29.3333, 71, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":968}]]}, {"name":"patch.cl:975", "type":"resource", "data":[32, 20, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":975}]]}, {"name":"patch.cl:978", "type":"resource", "data":[16, 12, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":978}]]}, {"name":"patch.cl:982", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":982}]]}, {"name":"patch.cl:986", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":986}]]}, {"name":"patch.cl:996", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":996}]]}, {"name":"patch.cl:997", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":997}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 31], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"patch.cl:978", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":978}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:980", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":980}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:983", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":983}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:984", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":984}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:987", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":987}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader_T.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[994, 7424, 17, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[994, 7424, 17, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[181, 365, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"patch.cl:1017", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1017}]]}, {"name":"patch.cl:964", "type":"resource", "data":[25.5, 101, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":964}]]}, {"name":"patch.cl:968", "type":"resource", "data":[30.3333, 74, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":968}]]}, {"name":"patch.cl:975", "type":"resource", "data":[32, 20, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":975}]]}, {"name":"patch.cl:978", "type":"resource", "data":[20, 12.5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":978}]]}, {"name":"patch.cl:980", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":980}]]}, {"name":"patch.cl:982", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":982}]]}, {"name":"patch.cl:986", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":986}]]}, {"name":"patch.cl:987", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":987}]]}, {"name":"patch.cl:996", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":996}]]}, {"name":"patch.cl:997", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":997}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 13, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"patch.cl:978", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":978}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:980", "type":"resource", "data":[21.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":980}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.83333, 0.833333, 0, 0, 0]}, {"name":"12-bit Integer Add", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}, {"name":"12-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:987", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":987}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1000", "type":"resource", "data":[4827, 96, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1000}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4827, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"patch.cl:1001", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1001}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1003", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"patch.cl", "line":1003}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"patch.cl:1013", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1013}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1017", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1017}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.749712, 0.452247, 0.335382, 0, 0], "total_kernel_resources":[2644, 5731, 0, 0, 61], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (patch.cl:1445)\\n - \'_707\' (patch.cl:1461)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1445}], [{"filename":"patch.cl", "line":1461}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_unloader_s0_i\' (patch.cl:1448)\\n - \'_unloader_s0_j\' (patch.cl:1452)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1448}], [{"filename":"patch.cl", "line":1452}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (patch.cl:1445)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1445}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (patch.cl:1448)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1448}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_ii_jj_iii\' (patch.cl:1454)", "type":"resource", "data":[7, 17, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1454}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 13 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 13 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 117, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"patch.cl:1448", "type":"resource", "data":[2, 54, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1448}]]}, {"name":"patch.cl:1450", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1450}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:1448", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1448}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:1466", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1466}]]}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 37, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 37, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 115, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"patch.cl:1445", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1445}]]}, {"name":"patch.cl:1448", "type":"resource", "data":[28.6667, 115, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1448}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}]}, {"name":"patch.cl:1445", "type":"resource", "data":[69, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1445}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1448", "type":"resource", "data":[173, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1448}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1452", "type":"resource", "data":[184, 35, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1452}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[48, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 70, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 70, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[32, 54, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"patch.cl:1445", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1445}]]}, {"name":"patch.cl:1448", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1448}]]}, {"name":"patch.cl:1452", "type":"resource", "data":[22, 49, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1452}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:1452", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1452}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1454", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1454}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 194, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 194, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"patch.cl:1445", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1445}]]}, {"name":"patch.cl:1448", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1448}]]}, {"name":"patch.cl:1452", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1452}]]}, {"name":"patch.cl:1454", "type":"resource", "data":[23, 19, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1454}]]}, {"name":"patch.cl:1461", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1461}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"patch.cl:1452", "type":"resource", "data":[0.5, 0.5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1452}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1454", "type":"resource", "data":[22.5, 1.5, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1454}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0.5, 0, 0, 0]}, {"name":"13-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"13-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1456", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1456}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"patch.cl:1459", "type":"resource", "data":[349, 2436, 0, 0, 31], "debug":[[{"filename":"patch.cl", "line":1459}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"patch.cl:1461", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"patch.cl", "line":1461}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[1720,2581,61,0,0],"details":[{"text":"Global interconnect for 4 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 4 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"patch.cl","line":73}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:73 (_aLoader_aFeeder_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"patch.cl","line":74}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:74 (_aFeeder_X_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"patch.cl","line":75}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:75 (_bLoader_bFeeder_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"patch.cl","line":76}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:76 (_bFeeder_Y_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"patch.cl","line":77}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:77 (_Out_Add_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"patch.cl","line":78}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:78 (_aLoader_T_aFeeder_T_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"patch.cl","line":79}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:79 (_aFeeder_T_X_T_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"patch.cl","line":80}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:80 (_bLoader_T_bFeeder_T_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"patch.cl","line":81}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:81 (_bFeeder_T_Y_T_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"patch.cl","line":82}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:82 (_Out_T_Add_channel)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"patch.cl","line":83}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"patch.cl:83 (_Add_unloader_channel)","type":"resource"}],"data":[125,33092,274,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[141,193,0,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Add_s0_i\' (patch.cl:1421)\\n - \'_Add_s0_j\' (patch.cl:1425)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Add_s0_i\' (patch.cl:1421)","type":"resource"},{"data":[7,17,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 13 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 13 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Add_s0_ii_jj_iii\' (patch.cl:1427)","type":"resource"},{"children":[{"count":4,"data":[37,206,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[46,206,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"33-bit Select","type":"resource"}],"data":[312,36,0,0,0],"debug":[[{"filename":"patch.cl","line":1421}]],"name":"patch.cl:1421","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"1-bit Or","type":"resource"}],"data":[213.5,35.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1425}]],"name":"patch.cl:1425","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1427}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1427}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1427}]],"name":"13-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1427}]],"name":"13-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1427}]],"name":"2-bit Select","type":"resource"}],"data":[22.5,1.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1427}]],"name":"patch.cl:1427","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1429}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1429}]],"name":"patch.cl:1429","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1430}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1430}]],"name":"patch.cl:1430","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"patch.cl","line":1431}]],"name":"Hardened Floating-point Add","type":"resource"}],"data":[0,0,0,8,0],"debug":[[{"filename":"patch.cl","line":1431}]],"name":"patch.cl:1431","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1432}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1432}]],"name":"patch.cl:1432","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2100,2975,0,8,30],"debug":[[{"filename":"patch.cl","line":1421}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Add","total_kernel_resources":[2100,2975,0,8,30],"total_percent":[0.45759,0.316011,0.174099,0,0.527009],"type":"function"},{"children":[{"data":[1309,1217,7,0,18],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[635,3019,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_256\' (patch.cl:571)\\n - \'_261\' (patch.cl:583)\\n - \'_263\' (patch.cl:586)\\n - \'_aFeeder_X_channel_array\' (patch.cl:518)","type":"resource"},{"data":[533,2629,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_265\' (patch.cl:590)\\n - \'_270\' (patch.cl:602)\\n - \'_272\' (patch.cl:605)\\n - \'_bFeeder_Y_channel_array\' (patch.cl:517)","type":"resource"},{"data":[112,240,64,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"16 registers of width 11 and depth 1","type":"text"},{"text":"16 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\\n16 regs, 11 width by 1 depth,\\n16 regs, 64 width by 1024 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_281\' (patch.cl:621)\\n - \'_Z_shreg\' (patch.cl:510)","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (patch.cl:530)\\n - \'_308\' (patch.cl:670)\\n - \'_310\' (patch.cl:672)\\n - \'_311\' (patch.cl:673)\\n - \'_318\' (patch.cl:680)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (patch.cl:521)\\n - \'_330\' (patch.cl:706)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (patch.cl:520)\\n - \'_346\' (patch.cl:741)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_i_j\' (patch.cl:525)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_k\' (patch.cl:528)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (patch.cl:530)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (patch.cl:520)","type":"resource"},{"data":[84,180,48,0,0],"details":[{"text":"Type: Shift Register (24 or fewer tap points)","type":"text"},{"text":"12 registers of width 11 and depth 1","type":"text"},{"text":"12 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\\n12 regs, 11 width by 1 depth,\\n12 regs, 64 width by 1024 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (patch.cl:511)","type":"resource"},{"children":[{"count":4,"data":[3650,24728,1,0,308],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":56,"data":[154,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Select","type":"resource"},{"count":320,"data":[2736,1280,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[6569.5,26008.5,1,0,308],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"patch.cl","line":524}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"patch.cl","line":524}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":524}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":524}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[128,32,0,1.5,0],"debug":[[{"filename":"patch.cl","line":524}]],"name":"patch.cl:524","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,69,0,0,0],"debug":[[{"filename":"patch.cl","line":525}]],"name":"patch.cl:525","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"patch.cl","line":657}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":657}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":657}]],"name":"patch.cl:657","type":"resource"},{"children":[{"count":2,"data":[36,0,0,0,0],"debug":[[{"filename":"patch.cl","line":511}]],"name":"33-bit Select","type":"resource"},{"count":12,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":511}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":24,"data":[3,0,0,0,0],"debug":[[{"filename":"patch.cl","line":511}]],"name":"11-bit Select","type":"resource"}],"data":[72,0,0,0,0],"debug":[[{"filename":"patch.cl","line":511}]],"name":"patch.cl:511","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":528}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[4,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":528}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":528}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":528}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":528}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":528}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[117,1.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":528}]],"name":"patch.cl:528","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"patch.cl","line":530}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":530}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2.5,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":530}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"patch.cl","line":530}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":530}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":530}]],"name":"2-bit Select","type":"resource"}],"data":[90.5,1.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":530}]],"name":"patch.cl:530","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"patch.cl","line":642}]],"name":"33-bit Select","type":"resource"},{"count":16,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":642}]],"name":"1-bit Xor","type":"resource"},{"count":16,"data":[44,0,0,0,0],"debug":[[{"filename":"patch.cl","line":642}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":32,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":642}]],"name":"11-bit Select","type":"resource"}],"data":[57.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":642}]],"name":"patch.cl:642","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":658}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":658}]],"name":"patch.cl:658","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":510}]],"name":"1-bit Xor","type":"resource"},{"count":16,"data":[44,0,0,0,0],"debug":[[{"filename":"patch.cl","line":510}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":32,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":510}]],"name":"11-bit Select","type":"resource"}],"data":[48.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":510}]],"name":"patch.cl:510","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[569.667,80,0,0,0],"debug":[[{"filename":"patch.cl","line":517}]],"name":"32-bit Select","type":"resource"}],"data":[569.667,80,0,0,0],"debug":[[{"filename":"patch.cl","line":517}]],"name":"patch.cl:517","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[449,176,0,0,0],"debug":[[{"filename":"patch.cl","line":518}]],"name":"32-bit Select","type":"resource"}],"data":[449,176,0,0,0],"debug":[[{"filename":"patch.cl","line":518}]],"name":"patch.cl:518","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":555}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":555}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36.6667,1,0,0,0],"debug":[[{"filename":"patch.cl","line":555}]],"name":"patch.cl:555","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[138.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":558}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":558}]],"name":"Channel Read","type":"resource"}],"data":[139.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":558}]],"name":"patch.cl:558","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[208,0,0,0,0],"debug":[[{"filename":"patch.cl","line":561}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":561}]],"name":"Channel Read","type":"resource"}],"data":[209,0,0,0,0],"debug":[[{"filename":"patch.cl","line":561}]],"name":"patch.cl:561","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[208,0,0,0,0],"debug":[[{"filename":"patch.cl","line":571}]],"name":"32-bit Select","type":"resource"}],"data":[208,0,0,0,0],"debug":[[{"filename":"patch.cl","line":571}]],"name":"patch.cl:571","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[138.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":590}]],"name":"32-bit Select","type":"resource"}],"data":[138.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":590}]],"name":"patch.cl:590","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"patch.cl","line":613}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":613}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"patch.cl","line":613}]],"name":"patch.cl:613","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,341.333,0],"debug":[[{"filename":"patch.cl","line":634}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,0,0,341.333,0],"debug":[[{"filename":"patch.cl","line":634}]],"name":"patch.cl:634","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,170.667,0],"debug":[[{"filename":"patch.cl","line":635}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,0,0,170.667,0],"debug":[[{"filename":"patch.cl","line":635}]],"name":"patch.cl:635","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"patch.cl","line":654}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"patch.cl","line":654}]],"name":"patch.cl:654","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"patch.cl","line":659}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"patch.cl","line":659}]],"name":"patch.cl:659","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[832,0,0,0,0],"debug":[[{"filename":"patch.cl","line":660}]],"name":"32-bit Select","type":"resource"}],"data":[832,0,0,0,0],"debug":[[{"filename":"patch.cl","line":660}]],"name":"patch.cl:660","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":682}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":682}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"patch.cl","line":682}]],"name":"patch.cl:682","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":685}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":685}]],"name":"patch.cl:685","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":686}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":686}]],"name":"patch.cl:686","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":707}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":707}]],"name":"patch.cl:707","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":708}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":708}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1.33333,0,0,0],"debug":[[{"filename":"patch.cl","line":708}]],"name":"patch.cl:708","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":712}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":712}]],"name":"patch.cl:712","replace_name":"true","type":"resource"},{"children":[{"count":12,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":735}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":24,"data":[3,0,0,0,0],"debug":[[{"filename":"patch.cl","line":735}]],"name":"11-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"patch.cl","line":735}]],"name":"patch.cl:735","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":741}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":741}]],"name":"patch.cl:741","replace_name":"true","type":"resource"}],"compute_units":1,"data":[14311.001,36508.999996,120,513.5,336],"debug":[[{"filename":"patch.cl","line":510}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[14311,36509,120,513.5,336],"total_percent":[4.42276,2.46149,2.13653,4.42315,33.7945],"type":"function"},{"children":[{"data":[1310,1220,7,0,18],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_T_s0_kk_jj_ii\' (patch.cl:1197)\\n - \'_655\' (patch.cl:1337)\\n - \'_657\' (patch.cl:1339)\\n - \'_658\' (patch.cl:1340)\\n - \'_665\' (patch.cl:1347)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_T_pipe_base_temp\' (patch.cl:1185)\\n - \'_677\' (patch.cl:1373)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_T_pipe_iter_temp\' (patch.cl:1184)\\n - \'_693\' (patch.cl:1408)","type":"resource"},{"data":[112,240,64,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"16 registers of width 11 and depth 1","type":"text"},{"text":"16 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\\n16 regs, 11 width by 1 depth,\\n16 regs, 64 width by 1024 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_T_shreg\' (patch.cl:1173)\\n - \'_628\' (patch.cl:1288)","type":"resource"},{"data":[635,3019,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_T_X_T_channel_array\' (patch.cl:1182)\\n - \'_603\' (patch.cl:1238)\\n - \'_608\' (patch.cl:1250)\\n - \'_610\' (patch.cl:1253)","type":"resource"},{"data":[754,3474,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_T_Y_T_channel_array\' (patch.cl:1181)\\n - \'_612\' (patch.cl:1257)\\n - \'_617\' (patch.cl:1269)\\n - \'_619\' (patch.cl:1272)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_T_s0_j_i\' (patch.cl:1191)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_T_s0_k\' (patch.cl:1195)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_T_s0_kk_jj_ii\' (patch.cl:1197)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_T_pipe_iter_temp\' (patch.cl:1184)","type":"resource"},{"data":[84,180,48,0,0],"details":[{"text":"Type: Shift Register (24 or fewer tap points)","type":"text"},{"text":"12 registers of width 11 and depth 1","type":"text"},{"text":"12 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\\n12 regs, 11 width by 1 depth,\\n12 regs, 64 width by 1024 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_T_pipe_shreg\' (patch.cl:1174)","type":"resource"},{"children":[{"count":4,"data":[3662,24343,1,0,297],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":56,"data":[154,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Select","type":"resource"},{"count":320,"data":[2775,1488,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[6620.5,25831.5,1,0,297],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1190}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1190}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":1190}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1190}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[128,32,0,1.5,0],"debug":[[{"filename":"patch.cl","line":1190}]],"name":"patch.cl:1190","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,69,0,0,0],"debug":[[{"filename":"patch.cl","line":1191}]],"name":"patch.cl:1191","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1324}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1324}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1324}]],"name":"patch.cl:1324","type":"resource"},{"children":[{"count":2,"data":[36,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1174}]],"name":"33-bit Select","type":"resource"},{"count":12,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1174}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":24,"data":[3,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1174}]],"name":"11-bit Select","type":"resource"}],"data":[72,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1174}]],"name":"patch.cl:1174","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1195}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[4,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":1195}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1195}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1195}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1195}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1195}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[117,1.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":1195}]],"name":"patch.cl:1195","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1197}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1197}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2.5,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":1197}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1197}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1197}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1197}]],"name":"2-bit Select","type":"resource"}],"data":[90.5,1.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":1197}]],"name":"patch.cl:1197","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1309}]],"name":"33-bit Select","type":"resource"},{"count":16,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":1309}]],"name":"1-bit Xor","type":"resource"},{"count":16,"data":[44,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1309}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":32,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1309}]],"name":"11-bit Select","type":"resource"}],"data":[57.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":1309}]],"name":"patch.cl:1309","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1325}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1325}]],"name":"patch.cl:1325","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":1173}]],"name":"1-bit Xor","type":"resource"},{"count":16,"data":[44,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1173}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":32,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1173}]],"name":"11-bit Select","type":"resource"}],"data":[48.25,0.25,0,0,0],"debug":[[{"filename":"patch.cl","line":1173}]],"name":"patch.cl:1173","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[608.666,288,0,0,0],"debug":[[{"filename":"patch.cl","line":1181}]],"name":"32-bit Select","type":"resource"}],"data":[608.666,288,0,0,0],"debug":[[{"filename":"patch.cl","line":1181}]],"name":"patch.cl:1181","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[449,176,0,0,0],"debug":[[{"filename":"patch.cl","line":1182}]],"name":"32-bit Select","type":"resource"}],"data":[449,176,0,0,0],"debug":[[{"filename":"patch.cl","line":1182}]],"name":"patch.cl:1182","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1222}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1222}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36.6667,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1222}]],"name":"patch.cl:1222","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[138.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1225}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1225}]],"name":"Channel Read","type":"resource"}],"data":[139.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1225}]],"name":"patch.cl:1225","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[208,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1228}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1228}]],"name":"Channel Read","type":"resource"}],"data":[209,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1228}]],"name":"patch.cl:1228","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[208,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1238}]],"name":"32-bit Select","type":"resource"}],"data":[208,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1238}]],"name":"patch.cl:1238","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[138.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1257}]],"name":"32-bit Select","type":"resource"}],"data":[138.667,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1257}]],"name":"patch.cl:1257","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1280}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1280}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1280}]],"name":"patch.cl:1280","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[640,640,0,0,0],"debug":[[{"filename":"patch.cl","line":1301}]],"name":"32-bit Xor","type":"resource"},{"count":128,"data":[0,0,0,341.333,0],"debug":[[{"filename":"patch.cl","line":1301}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[640,640,0,341.333,0],"debug":[[{"filename":"patch.cl","line":1301}]],"name":"patch.cl:1301","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,170.667,0],"debug":[[{"filename":"patch.cl","line":1302}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,0,0,170.667,0],"debug":[[{"filename":"patch.cl","line":1302}]],"name":"patch.cl:1302","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1321}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1321}]],"name":"patch.cl:1321","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1326}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1326}]],"name":"patch.cl:1326","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[832,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1327}]],"name":"32-bit Select","type":"resource"}],"data":[832,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1327}]],"name":"patch.cl:1327","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1349}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1349}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1349}]],"name":"patch.cl:1349","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1352}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1352}]],"name":"patch.cl:1352","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1353}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1353}]],"name":"patch.cl:1353","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1374}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1374}]],"name":"patch.cl:1374","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":1375}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1375}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1.33333,0,0,0],"debug":[[{"filename":"patch.cl","line":1375}]],"name":"patch.cl:1375","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1379}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1379}]],"name":"patch.cl:1379","replace_name":"true","type":"resource"},{"children":[{"count":12,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1402}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":24,"data":[3,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1402}]],"name":"11-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1402}]],"name":"patch.cl:1402","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1408}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1408}]],"name":"patch.cl:1408","replace_name":"true","type":"resource"}],"compute_units":1,"data":[15263,38027.999996,120,513.5,325],"debug":[[{"filename":"patch.cl","line":1173}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out_T","total_kernel_resources":[15263,38028,120,513.5,325],"total_percent":[4.59268,2.54717,2.22542,4.42315,33.7945],"type":"function"},{"children":[{"data":[120,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_cycle_temp\' (patch.cl:163)\\n - \'_118\' (patch.cl:290)","type":"resource"},{"data":[197,901,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_value_shreg\' (patch.cl:160)\\n - \'_aFeeder_in_v_temp\' (patch.cl:162)\\n - \'_47\' (patch.cl:209)","type":"resource"},{"data":[1026,4514,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aFeeder_X_channel_array\' (patch.cl:159)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"512 bits","Implemented size":"262144 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"262144 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n262144B requested,\\n262144B implemented.","type":"brief"}],"name":"patch.cl:164 (_aFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[386,3862,0,0,64],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[898,4374,0,0,64],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[446,160,0,0,0],"debug":[[{"filename":"patch.cl","line":162}]],"name":"32-bit Select","type":"resource"}],"data":[446,160,0,0,0],"debug":[[{"filename":"patch.cl","line":162}]],"name":"patch.cl:162","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":181}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":181}]],"name":"patch.cl:181","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":184}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":184}]],"name":"patch.cl:184","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":221}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":221}]],"name":"patch.cl:221","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":228}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":228}]],"name":"patch.cl:228","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"patch.cl","line":232}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":232}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"patch.cl","line":232}]],"name":"patch.cl:232","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":250}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":250}]],"name":"patch.cl:250","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":257}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":257}]],"name":"patch.cl:257","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":273}]],"name":"Load","type":"resource"}],"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":273}]],"name":"patch.cl:273","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":282}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":282}]],"name":"patch.cl:282","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[1356,576,0,0,0],"debug":[[{"filename":"patch.cl","line":285}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":285}]],"name":"Channel Write","type":"resource"}],"data":[1359,578,0,0,0],"debug":[[{"filename":"patch.cl","line":285}]],"name":"patch.cl:285","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":290}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":290}]],"name":"patch.cl:290","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5738,12783,104,0,170],"debug":[[{"filename":"patch.cl","line":159}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_aFeeder","total_kernel_resources":[5738,12783,104,0,170],"total_percent":[1.72341,1.06952,0.748069,3.83339,0],"type":"function"},{"children":[{"data":[120,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_T_cycle_temp\' (patch.cl:826)\\n - \'_464\' (patch.cl:952)","type":"resource"},{"data":[197,901,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_T_value_shreg\' (patch.cl:823)\\n - \'_aFeeder_T_in_v_temp\' (patch.cl:825)\\n - \'_394\' (patch.cl:872)","type":"resource"},{"data":[1009,4449,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aFeeder_T_X_T_channel_array\' (patch.cl:822)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"512 bits","Implemented size":"262144 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"262144 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n262144B requested,\\n262144B implemented.","type":"brief"}],"name":"patch.cl:827 (_aFeeder_T_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[512,4758,0,0,46],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[506,480,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1018,5238,0,0,46],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[446,160,0,0,0],"debug":[[{"filename":"patch.cl","line":825}]],"name":"32-bit Select","type":"resource"}],"data":[446,160,0,0,0],"debug":[[{"filename":"patch.cl","line":825}]],"name":"patch.cl:825","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":844}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":844}]],"name":"patch.cl:844","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":847}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":847}]],"name":"patch.cl:847","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":884}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":884}]],"name":"patch.cl:884","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":891}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":891}]],"name":"patch.cl:891","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"patch.cl","line":895}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":895}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"patch.cl","line":895}]],"name":"patch.cl:895","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":913}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":913}]],"name":"patch.cl:913","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":920}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":920}]],"name":"patch.cl:920","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":935}]],"name":"Load","type":"resource"}],"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":935}]],"name":"patch.cl:935","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":944}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":944}]],"name":"patch.cl:944","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[1356,576,0,0,0],"debug":[[{"filename":"patch.cl","line":947}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":947}]],"name":"Channel Write","type":"resource"}],"data":[1359,578,0,0,0],"debug":[[{"filename":"patch.cl","line":947}]],"name":"patch.cl:947","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":952}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":952}]],"name":"patch.cl:952","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5841,13582,104,0,152],"debug":[[{"filename":"patch.cl","line":822}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_aFeeder_T","total_kernel_resources":[5841,13582,104,0,152],"total_percent":[1.74952,1.03944,0.794827,3.83339,0],"type":"function"},{"children":[{"data":[549,1262,18,0,50],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aLoader_s0_i\' (patch.cl:96)\\n - \'_aLoader_s0_j\' (patch.cl:103)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (patch.cl:92)\\n - \'_30\' (patch.cl:145)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_i\' (patch.cl:96)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_j\' (patch.cl:103)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_k\' (patch.cl:106)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii_iii\' (patch.cl:108)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (patch.cl:92)","type":"resource"},{"children":[{"count":5,"data":[1310,8990,17,0,13],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":18,"data":[474,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[1786,9022,17,0,13],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":100}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":100}]],"name":"patch.cl:100","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":106}]],"name":"patch.cl:106","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":94}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":94}]],"name":"patch.cl:94","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[378,37,0,0,0],"debug":[[{"filename":"patch.cl","line":96}]],"name":"patch.cl:96","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":92}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":92}]],"name":"patch.cl:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":99}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":99}]],"name":"patch.cl:99","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":103}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"patch.cl","line":103}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":103}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":103}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":103}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":103}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,34,0,0,0],"debug":[[{"filename":"patch.cl","line":103}]],"name":"patch.cl:103","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":114}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":114}]],"name":"patch.cl:114","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":125}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":125}]],"name":"patch.cl:125","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":110}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":110}]],"name":"patch.cl:110","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":108}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":108}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":108}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"patch.cl","line":108}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":108}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":108}]],"name":"2-bit Select","type":"resource"}],"data":[53.83333,1.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":108}]],"name":"patch.cl:108","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":111}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":111}]],"name":"patch.cl:111","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":112}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":112}]],"name":"patch.cl:112","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":115}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":115}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":115}]],"name":"patch.cl:115","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":128}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":128}]],"name":"patch.cl:128","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":129}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":129}]],"name":"patch.cl:129","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":131}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":131}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"patch.cl","line":131}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"patch.cl","line":131}]],"name":"patch.cl:131","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":141}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":141}]],"name":"patch.cl:141","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":145}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":145}]],"name":"patch.cl:145","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10987.999996,15833.999999,54,8.5,73],"debug":[[{"filename":"patch.cl","line":92}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"patch.cl","line":108}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[10988,15834,54,8.5,73],"total_percent":[2.24601,1.45693,0.926615,1.99042,0.592885],"type":"function"},{"children":[{"data":[514,1094,13,0,38],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aLoader_T_s0_j\' (patch.cl:759)\\n - \'_aLoader_T_s0_i\' (patch.cl:766)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (patch.cl:755)\\n - \'_377\' (patch.cl:808)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_T_s0_i\' (patch.cl:766)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_T_s0_j\' (patch.cl:759)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_T_s0_k\' (patch.cl:769)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_T_s0_kk_ii_iii\' (patch.cl:771)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (patch.cl:755)","type":"resource"},{"children":[{"count":5,"data":[1292,8788,14,0,17],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":18,"data":[474,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[1768,8820,14,0,17],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":757}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":757}]],"name":"patch.cl:757","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[378,37,0,0,0],"debug":[[{"filename":"patch.cl","line":759}]],"name":"patch.cl:759","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":763}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":763}]],"name":"patch.cl:763","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":769}]],"name":"patch.cl:769","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":755}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":755}]],"name":"patch.cl:755","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":762}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":762}]],"name":"patch.cl:762","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":766}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"patch.cl","line":766}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":766}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":766}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":766}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":766}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,34,0,0,0],"debug":[[{"filename":"patch.cl","line":766}]],"name":"patch.cl:766","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":777}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":777}]],"name":"patch.cl:777","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":773}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":773}]],"name":"patch.cl:773","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":788}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":788}]],"name":"patch.cl:788","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":771}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":771}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":771}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"patch.cl","line":771}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":771}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":771}]],"name":"2-bit Select","type":"resource"}],"data":[53.83333,1.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":771}]],"name":"patch.cl:771","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":774}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":774}]],"name":"patch.cl:774","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":775}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":775}]],"name":"patch.cl:775","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":778}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":778}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":778}]],"name":"patch.cl:778","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":791}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":791}]],"name":"patch.cl:791","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":792}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":792}]],"name":"patch.cl:792","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":794}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":794}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"patch.cl","line":794}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"patch.cl","line":794}]],"name":"patch.cl:794","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":804}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":804}]],"name":"patch.cl:804","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":808}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":808}]],"name":"patch.cl:808","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10951.999996,15528.999999,46,8.5,65],"debug":[[{"filename":"patch.cl","line":755}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"patch.cl","line":771}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_aLoader_T","total_kernel_resources":[10952,15529,46,8.5,65],"total_percent":[2.20706,1.43399,0.908766,1.69554,0.592885],"type":"function"},{"children":[{"data":[120,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_cycle_temp\' (patch.cl:373)\\n - \'_236\' (patch.cl:499)","type":"resource"},{"data":[163,771,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_value_shreg\' (patch.cl:370)\\n - \'_bFeeder_in_v_temp\' (patch.cl:372)\\n - \'_166\' (patch.cl:419)","type":"resource"},{"data":[1026,4514,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bFeeder_Y_channel_array\' (patch.cl:369)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"512 bits","Implemented size":"262144 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"262144 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n262144B requested,\\n262144B implemented.","type":"brief"}],"name":"patch.cl:374 (_bFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[496,4790,0,0,46],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[506,480,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1002,5270,0,0,46],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[434,96,0,0,0],"debug":[[{"filename":"patch.cl","line":372}]],"name":"32-bit Select","type":"resource"}],"data":[434,96,0,0,0],"debug":[[{"filename":"patch.cl","line":372}]],"name":"patch.cl:372","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":391}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":391}]],"name":"patch.cl:391","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":394}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":394}]],"name":"patch.cl:394","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":431}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":431}]],"name":"patch.cl:431","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":438}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":438}]],"name":"patch.cl:438","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"patch.cl","line":442}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":442}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"patch.cl","line":442}]],"name":"patch.cl:442","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":460}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":460}]],"name":"patch.cl:460","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":467}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":467}]],"name":"patch.cl:467","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":482}]],"name":"Load","type":"resource"}],"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":482}]],"name":"patch.cl:482","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":491}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":491}]],"name":"patch.cl:491","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[1362,608,0,0,0],"debug":[[{"filename":"patch.cl","line":494}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":494}]],"name":"Channel Write","type":"resource"}],"data":[1365,610,0,0,0],"debug":[[{"filename":"patch.cl","line":494}]],"name":"patch.cl:494","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":499}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":499}]],"name":"patch.cl:499","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5802,13517,104,0,152],"debug":[[{"filename":"patch.cl","line":369}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_bFeeder","total_kernel_resources":[5802,13517,104,0,152],"total_percent":[1.74149,1.03488,0.791023,3.83339,0],"type":"function"},{"children":[{"data":[120,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_T_cycle_temp\' (patch.cl:1035)\\n - \'_583\' (patch.cl:1162)","type":"resource"},{"data":[163,771,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_T_value_shreg\' (patch.cl:1032)\\n - \'_bFeeder_T_in_v_temp\' (patch.cl:1034)\\n - \'_512\' (patch.cl:1081)","type":"resource"},{"data":[1026,4514,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bFeeder_T_Y_T_channel_array\' (patch.cl:1031)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"512 bits","Implemented size":"262144 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"262144 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n262144B requested,\\n262144B implemented.","type":"brief"}],"name":"patch.cl:1036 (_bFeeder_T_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[386,3926,0,0,64],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[898,4438,0,0,64],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[434,96,0,0,0],"debug":[[{"filename":"patch.cl","line":1034}]],"name":"32-bit Select","type":"resource"}],"data":[434,96,0,0,0],"debug":[[{"filename":"patch.cl","line":1034}]],"name":"patch.cl:1034","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1053}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1053}]],"name":"patch.cl:1053","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1056}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1056}]],"name":"patch.cl:1056","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":1093}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":1093}]],"name":"patch.cl:1093","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1100}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1100}]],"name":"patch.cl:1100","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"patch.cl","line":1104}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1104}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"patch.cl","line":1104}]],"name":"patch.cl:1104","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":1122}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"patch.cl","line":1122}]],"name":"patch.cl:1122","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":1129}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"patch.cl","line":1129}]],"name":"patch.cl:1129","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":1145}]],"name":"Load","type":"resource"}],"data":[1064,2084,0,0,0],"debug":[[{"filename":"patch.cl","line":1145}]],"name":"patch.cl:1145","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1154}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1154}]],"name":"patch.cl:1154","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[1356,576,0,0,0],"debug":[[{"filename":"patch.cl","line":1157}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1157}]],"name":"Channel Write","type":"resource"}],"data":[1359,578,0,0,0],"debug":[[{"filename":"patch.cl","line":1157}]],"name":"patch.cl:1157","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1162}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1162}]],"name":"patch.cl:1162","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5692,12653,104,0,170],"debug":[[{"filename":"patch.cl","line":1031}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_bFeeder_T","total_kernel_resources":[5692,12653,104,0,170],"total_percent":[1.71051,1.06414,0.740461,3.83339,0],"type":"function"},{"children":[{"data":[513,1091,13,0,38],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (patch.cl:302)\\n - \'_149\' (patch.cl:355)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bLoader_s0_i\' (patch.cl:306)\\n - \'_bLoader_s0_j\' (patch.cl:313)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (patch.cl:302)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_i\' (patch.cl:306)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_j\' (patch.cl:313)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_k\' (patch.cl:316)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_kk_jj_jjj\' (patch.cl:318)","type":"resource"},{"children":[{"count":5,"data":[1294,8820,14,0,17],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":18,"data":[474,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[1770,8852,14,0,17],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":304}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":304}]],"name":"patch.cl:304","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[378,37,0,0,0],"debug":[[{"filename":"patch.cl","line":306}]],"name":"patch.cl:306","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":310}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":310}]],"name":"patch.cl:310","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":316}]],"name":"patch.cl:316","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":302}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":302}]],"name":"patch.cl:302","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":309}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":309}]],"name":"patch.cl:309","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":313}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"patch.cl","line":313}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":313}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":313}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":313}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":313}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,34,0,0,0],"debug":[[{"filename":"patch.cl","line":313}]],"name":"patch.cl:313","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":324}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":324}]],"name":"patch.cl:324","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":320}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":320}]],"name":"patch.cl:320","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":335}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":335}]],"name":"patch.cl:335","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":318}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":318}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":318}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"patch.cl","line":318}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":318}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":318}]],"name":"2-bit Select","type":"resource"}],"data":[53.83333,1.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":318}]],"name":"patch.cl:318","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":321}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":321}]],"name":"patch.cl:321","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":322}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":322}]],"name":"patch.cl:322","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":325}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":325}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":325}]],"name":"patch.cl:325","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":338}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":338}]],"name":"patch.cl:338","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":339}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":339}]],"name":"patch.cl:339","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":341}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":341}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"patch.cl","line":341}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"patch.cl","line":341}]],"name":"patch.cl:341","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":351}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":351}]],"name":"patch.cl:351","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":355}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":355}]],"name":"patch.cl:355","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10952.999996,15557.999999,46,8.5,65],"debug":[[{"filename":"patch.cl","line":302}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"patch.cl","line":318}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_bLoader","total_kernel_resources":[10953,15558,46,8.5,65],"total_percent":[2.20903,1.43411,0.910464,1.69554,0.592885],"type":"function"},{"children":[{"data":[549,1262,18,0,50],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (patch.cl:964)\\n - \'_495\' (patch.cl:1017)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bLoader_T_s0_j\' (patch.cl:968)\\n - \'_bLoader_T_s0_i\' (patch.cl:975)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (patch.cl:964)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_T_s0_i\' (patch.cl:975)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_T_s0_j\' (patch.cl:968)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_T_s0_k\' (patch.cl:978)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_T_s0_kk_jj_jjj\' (patch.cl:980)","type":"resource"},{"children":[{"count":5,"data":[1310,8990,17,0,13],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":18,"data":[474,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[1786,9022,17,0,13],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":966}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":966}]],"name":"patch.cl:966","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[378,37,0,0,0],"debug":[[{"filename":"patch.cl","line":968}]],"name":"patch.cl:968","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":972}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"patch.cl","line":972}]],"name":"patch.cl:972","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":978}]],"name":"patch.cl:978","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":964}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":964}]],"name":"patch.cl:964","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":971}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"patch.cl","line":971}]],"name":"patch.cl:971","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":975}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"patch.cl","line":975}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":975}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":975}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":975}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":975}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,34,0,0,0],"debug":[[{"filename":"patch.cl","line":975}]],"name":"patch.cl:975","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":986}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"patch.cl","line":986}]],"name":"patch.cl:986","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":997}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[21,0,0,1.5,0],"debug":[[{"filename":"patch.cl","line":997}]],"name":"patch.cl:997","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":982}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":982}]],"name":"patch.cl:982","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":980}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":980}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":980}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"patch.cl","line":980}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":980}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":980}]],"name":"2-bit Select","type":"resource"}],"data":[53.83333,1.833333,0,0,0],"debug":[[{"filename":"patch.cl","line":980}]],"name":"patch.cl:980","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":983}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":983}]],"name":"patch.cl:983","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":984}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":984}]],"name":"patch.cl:984","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"patch.cl","line":987}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":987}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"patch.cl","line":987}]],"name":"patch.cl:987","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":1000}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"patch.cl","line":1000}]],"name":"patch.cl:1000","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1001}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1001}]],"name":"patch.cl:1001","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1003}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1003}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"patch.cl","line":1003}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"patch.cl","line":1003}]],"name":"patch.cl:1003","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1013}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1013}]],"name":"patch.cl:1013","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1017}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1017}]],"name":"patch.cl:1017","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10987.999996,15833.999999,54,8.5,73],"debug":[[{"filename":"patch.cl","line":964}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"patch.cl","line":980}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_bLoader_T","total_kernel_resources":[10988,15834,54,8.5,73],"total_percent":[2.24601,1.45693,0.926615,1.99042,0.592885],"type":"function"},{"children":[{"data":[152,229,0,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (patch.cl:1445)\\n - \'_707\' (patch.cl:1461)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_unloader_s0_i\' (patch.cl:1448)\\n - \'_unloader_s0_j\' (patch.cl:1452)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (patch.cl:1445)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (patch.cl:1448)","type":"resource"},{"data":[7,17,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 13 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 13 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_ii_jj_iii\' (patch.cl:1454)","type":"resource"},{"children":[{"count":4,"data":[35,332,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[51,332,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,54,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"State","type":"resource"},{"count":5,"data":[160,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[326,56,0,0,0],"debug":[[{"filename":"patch.cl","line":1448}]],"name":"patch.cl:1448","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1450}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1450}]],"name":"patch.cl:1450","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1445}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1445}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1445}]],"name":"33-bit Select","type":"resource"}],"data":[69,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1445}]],"name":"patch.cl:1445","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[48,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"1-bit Or","type":"resource"}],"data":[229.5,35.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1452}]],"name":"patch.cl:1452","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1454}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"patch.cl","line":1454}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1454}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1454}]],"name":"13-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1454}]],"name":"13-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1454}]],"name":"2-bit Select","type":"resource"}],"data":[54.5,1.5,0,0,0],"debug":[[{"filename":"patch.cl","line":1454}]],"name":"patch.cl:1454","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1456}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1456}]],"name":"patch.cl:1456","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[349,2436,0,0,31],"debug":[[{"filename":"patch.cl","line":1459}]],"name":"Store","type":"resource"}],"data":[349,2436,0,0,31],"debug":[[{"filename":"patch.cl","line":1459}]],"name":"patch.cl:1459","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1461}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"patch.cl","line":1461}]],"name":"patch.cl:1461","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2644,5731,0,0,61],"debug":[[{"filename":"patch.cl","line":1445}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[2644,5731,0,0,61],"total_percent":[0.749712,0.452247,0.335382,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[104455.000984,236683.999988,1193,1069,1682],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[238955,409136,1590,1069,1682],"total_percent":[53.2011,31.9048,23.9429,58.6067,70.4216],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_aFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_aFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_aFeeder.B1", "children":[{"type":"inst", "id":5, "name":"Channel Read", "debug":[[{"filename":"patch.cl", "line":184}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"patch.cl", "line":250}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"patch.cl", "line":273}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"patch.cl", "line":250}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"patch.cl", "line":273}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"patch.cl", "line":250}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"patch.cl", "line":273}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"patch.cl", "line":250}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"patch.cl", "line":273}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Channel Write", "debug":[[{"filename":"patch.cl", "line":285}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"26", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":17, "name":"Loop Input", "debug":[[{"filename":"patch.cl", "line":175}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"18"}]}, {"type":"inst", "id":18, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"26", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"26", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":19, "name":"Local Memory", "children":[{"type":"memsys", "id":20, "name":"_aFeeder_DB_0_ibuffer", "debug":[[{"filename":"patch.cl", "line":164}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"262144B requested\\n262144B implemented"}], "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":33, "name":"kernel_bFeeder", "children":[{"type":"bb", "id":34, "name":"kernel_bFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":35, "name":"kernel_bFeeder.B1", "children":[{"type":"inst", "id":36, "name":"Channel Read", "debug":[[{"filename":"patch.cl", "line":394}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":38, "name":"Store", "debug":[[{"filename":"patch.cl", "line":460}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"patch.cl", "line":482}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Store", "debug":[[{"filename":"patch.cl", "line":460}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"patch.cl", "line":482}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Store", "debug":[[{"filename":"patch.cl", "line":460}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"patch.cl", "line":482}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Store", "debug":[[{"filename":"patch.cl", "line":460}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Load", "debug":[[{"filename":"patch.cl", "line":482}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":46, "name":"Channel Write", "debug":[[{"filename":"patch.cl", "line":494}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"26", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":48, "name":"Loop Input", "debug":[[{"filename":"patch.cl", "line":385}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"49"}]}, {"type":"inst", "id":49, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"26", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"26", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":50, "name":"Local Memory", "children":[{"type":"memsys", "id":51, "name":"_bFeeder_DB_0_ibuffer", "debug":[[{"filename":"patch.cl", "line":374}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"262144B requested\\n262144B implemented"}], "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":64, "name":"kernel_Out", "children":[{"type":"bb", "id":65, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":66, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":67, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"69"}]}, {"type":"bb", "id":68, "name":"kernel_Out.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"71"}]}, {"type":"bb", "id":69, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":70, "name":"kernel_Out.B5", "children":[{"type":"inst", "id":72, "name":"Channel Read", "debug":[[{"filename":"patch.cl", "line":558}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":73, "name":"Channel Read", "debug":[[{"filename":"patch.cl", "line":561}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":74, "name":"Channel Write", "debug":[[{"filename":"patch.cl", "line":712}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"48", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":76, "name":"Loop Input", "debug":[[{"filename":"patch.cl", "line":530}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"77"}]}, {"type":"inst", "id":77, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"48", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"48", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":71, "name":"kernel_Out.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":78, "name":"kernel_aFeeder_T", "children":[{"type":"bb", "id":79, "name":"kernel_aFeeder_T.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":80, "name":"kernel_aFeeder_T.B1", "children":[{"type":"inst", "id":81, "name":"Channel Read", "debug":[[{"filename":"patch.cl", "line":847}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":83, "name":"Store", "debug":[[{"filename":"patch.cl", "line":913}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_T_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":84, "name":"Load", "debug":[[{"filename":"patch.cl", "line":935}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_T_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":85, "name":"Store", "debug":[[{"filename":"patch.cl", "line":913}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_T_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":86, "name":"Load", "debug":[[{"filename":"patch.cl", "line":935}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_T_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":87, "name":"Store", "debug":[[{"filename":"patch.cl", "line":913}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_T_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":88, "name":"Load", "debug":[[{"filename":"patch.cl", "line":935}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_T_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":89, "name":"Store", "debug":[[{"filename":"patch.cl", "line":913}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_T_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":90, "name":"Load", "debug":[[{"filename":"patch.cl", "line":935}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_T_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":91, "name":"Channel Write", "debug":[[{"filename":"patch.cl", "line":947}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"26", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":93, "name":"Loop Input", "debug":[[{"filename":"patch.cl", "line":838}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"94"}]}, {"type":"inst", "id":94, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"26", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"26", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":95, "name":"Local Memory", "children":[{"type":"memsys", "id":96, "name":"_aFeeder_T_DB_0_ibuffer", "debug":[[{"filename":"patch.cl", "line":827}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"262144B requested\\n262144B implemented"}], "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":109, "name":"kernel_bFeeder_T", "children":[{"type":"bb", "id":110, "name":"kernel_bFeeder_T.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":111, "name":"kernel_bFeeder_T.B1", "children":[{"type":"inst", "id":112, "name":"Channel Read", "debug":[[{"filename":"patch.cl", "line":1056}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":114, "name":"Store", "debug":[[{"filename":"patch.cl", "line":1122}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_T_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":115, "name":"Load", "debug":[[{"filename":"patch.cl", "line":1145}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_T_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":116, "name":"Store", "debug":[[{"filename":"patch.cl", "line":1122}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_T_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":117, "name":"Load", "debug":[[{"filename":"patch.cl", "line":1145}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_T_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":118, "name":"Store", "debug":[[{"filename":"patch.cl", "line":1122}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_T_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":119, "name":"Load", "debug":[[{"filename":"patch.cl", "line":1145}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_T_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":120, "name":"Store", "debug":[[{"filename":"patch.cl", "line":1122}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_T_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":121, "name":"Load", "debug":[[{"filename":"patch.cl", "line":1145}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_T_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":122, "name":"Channel Write", "debug":[[{"filename":"patch.cl", "line":1157}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"26", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":124, "name":"Loop Input", "debug":[[{"filename":"patch.cl", "line":1047}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"125"}]}, {"type":"inst", "id":125, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"26", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"26", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":126, "name":"Local Memory", "children":[{"type":"memsys", "id":127, "name":"_bFeeder_T_DB_0_ibuffer", "debug":[[{"filename":"patch.cl", "line":1036}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"262144B requested\\n262144B implemented"}], "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":140, "name":"kernel_Out_T", "children":[{"type":"bb", "id":141, "name":"kernel_Out_T.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":142, "name":"kernel_Out_T.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":143, "name":"kernel_Out_T.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"145"}]}, {"type":"bb", "id":144, "name":"kernel_Out_T.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"147"}]}, {"type":"bb", "id":145, "name":"kernel_Out_T.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":146, "name":"kernel_Out_T.B5", "children":[{"type":"inst", "id":148, "name":"Channel Read", "debug":[[{"filename":"patch.cl", "line":1225}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":149, "name":"Channel Read", "debug":[[{"filename":"patch.cl", "line":1228}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":150, "name":"Channel Write", "debug":[[{"filename":"patch.cl", "line":1379}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"48", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":152, "name":"Loop Input", "debug":[[{"filename":"patch.cl", "line":1197}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"153"}]}, {"type":"inst", "id":153, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"48", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"48", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":147, "name":"kernel_Out_T.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":154, "name":"kernel_Add", "children":[{"type":"bb", "id":155, "name":"kernel_Add.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":156, "name":"kernel_Add.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":157, "name":"kernel_Add.B2", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"159"}]}, {"type":"bb", "id":158, "name":"kernel_Add.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"160"}]}, {"type":"bb", "id":159, "name":"kernel_Add.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":160, "name":"kernel_Add.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":161, "name":"kernel_Add.B6", "children":[{"type":"inst", "id":162, "name":"Channel Read", "debug":[[{"filename":"patch.cl", "line":1429}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":163, "name":"Channel Read", "debug":[[{"filename":"patch.cl", "line":1430}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":164, "name":"Channel Write", "debug":[[{"filename":"patch.cl", "line":1432}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"12", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":166, "name":"Loop Input", "debug":[[{"filename":"patch.cl", "line":1427}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"167"}]}, {"type":"inst", "id":167, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":168, "name":"kernel_aLoader", "children":[{"type":"bb", "id":169, "name":"kernel_aLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":170, "name":"kernel_aLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":171, "name":"kernel_aLoader.B2", "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"172"}]}, {"type":"bb", "id":172, "name":"kernel_aLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":173, "name":"kernel_aLoader.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"175"}]}, {"type":"bb", "id":174, "name":"kernel_aLoader.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"176"}]}, {"type":"bb", "id":175, "name":"kernel_aLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":176, "name":"kernel_aLoader.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":177, "name":"kernel_aLoader.B8", "children":[{"type":"inst", "id":178, "name":"Load", "debug":[[{"filename":"patch.cl", "line":131}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"56", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":179, "name":"Channel Write", "debug":[[{"filename":"patch.cl", "line":141}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"185", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":180, "name":"Loop Input", "debug":[[{"filename":"patch.cl", "line":108}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"181"}]}, {"type":"inst", "id":181, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"185", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"185", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":183, "name":"kernel_bLoader", "children":[{"type":"bb", "id":184, "name":"kernel_bLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":185, "name":"kernel_bLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":186, "name":"kernel_bLoader.B2", "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"187"}]}, {"type":"bb", "id":187, "name":"kernel_bLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":188, "name":"kernel_bLoader.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"190"}]}, {"type":"bb", "id":189, "name":"kernel_bLoader.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"191"}]}, {"type":"bb", "id":190, "name":"kernel_bLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":191, "name":"kernel_bLoader.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":192, "name":"kernel_bLoader.B8", "children":[{"type":"inst", "id":193, "name":"Load", "debug":[[{"filename":"patch.cl", "line":341}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"56", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":194, "name":"Channel Write", "debug":[[{"filename":"patch.cl", "line":351}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"185", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":195, "name":"Loop Input", "debug":[[{"filename":"patch.cl", "line":318}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"196"}]}, {"type":"inst", "id":196, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"185", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"185", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":197, "name":"kernel_aLoader_T", "children":[{"type":"bb", "id":198, "name":"kernel_aLoader_T.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":199, "name":"kernel_aLoader_T.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":200, "name":"kernel_aLoader_T.B2", "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"201"}]}, {"type":"bb", "id":201, "name":"kernel_aLoader_T.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":202, "name":"kernel_aLoader_T.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"204"}]}, {"type":"bb", "id":203, "name":"kernel_aLoader_T.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"205"}]}, {"type":"bb", "id":204, "name":"kernel_aLoader_T.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":205, "name":"kernel_aLoader_T.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":206, "name":"kernel_aLoader_T.B8", "children":[{"type":"inst", "id":207, "name":"Load", "debug":[[{"filename":"patch.cl", "line":794}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"56", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":208, "name":"Channel Write", "debug":[[{"filename":"patch.cl", "line":804}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"185", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":209, "name":"Loop Input", "debug":[[{"filename":"patch.cl", "line":771}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"210"}]}, {"type":"inst", "id":210, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"185", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"185", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":211, "name":"kernel_bLoader_T", "children":[{"type":"bb", "id":212, "name":"kernel_bLoader_T.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":213, "name":"kernel_bLoader_T.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":214, "name":"kernel_bLoader_T.B2", "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"215"}]}, {"type":"bb", "id":215, "name":"kernel_bLoader_T.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":216, "name":"kernel_bLoader_T.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"218"}]}, {"type":"bb", "id":217, "name":"kernel_bLoader_T.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"219"}]}, {"type":"bb", "id":218, "name":"kernel_bLoader_T.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":219, "name":"kernel_bLoader_T.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":220, "name":"kernel_bLoader_T.B8", "children":[{"type":"inst", "id":221, "name":"Load", "debug":[[{"filename":"patch.cl", "line":1003}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"56", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":222, "name":"Channel Write", "debug":[[{"filename":"patch.cl", "line":1013}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"185", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":223, "name":"Loop Input", "debug":[[{"filename":"patch.cl", "line":980}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"224"}]}, {"type":"inst", "id":224, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"185", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"185", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":225, "name":"kernel_unloader", "children":[{"type":"bb", "id":226, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":227, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":228, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"230"}]}, {"type":"bb", "id":229, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"231"}]}, {"type":"bb", "id":230, "name":"kernel_unloader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":231, "name":"kernel_unloader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":232, "name":"kernel_unloader.B6", "children":[{"type":"inst", "id":233, "name":"Channel Read", "debug":[[{"filename":"patch.cl", "line":1456}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":234, "name":"Store", "debug":[[{"filename":"patch.cl", "line":1459}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":235, "name":"Loop Input", "debug":[[{"filename":"patch.cl", "line":1454}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"236"}]}, {"type":"inst", "id":236, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":237, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":238, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":182, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":165, "name":"_Add_unloader_channel", "debug":[[{"filename":"patch.cl", "line":1416}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":75, "name":"_Out_Add_channel", "debug":[[{"filename":"patch.cl", "line":504}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":151, "name":"_Out_T_Add_channel", "debug":[[{"filename":"patch.cl", "line":1167}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":92, "name":"_aFeeder_T_X_T_channel", "debug":[[{"filename":"patch.cl", "line":819}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":16, "name":"_aFeeder_X_channel", "debug":[[{"filename":"patch.cl", "line":156}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":82, "name":"_aLoader_T_aFeeder_T_channel", "debug":[[{"filename":"patch.cl", "line":819}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":6, "name":"_aLoader_aFeeder_channel", "debug":[[{"filename":"patch.cl", "line":156}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":123, "name":"_bFeeder_T_Y_T_channel", "debug":[[{"filename":"patch.cl", "line":1028}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":47, "name":"_bFeeder_Y_channel", "debug":[[{"filename":"patch.cl", "line":366}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":113, "name":"_bLoader_T_bFeeder_T_channel", "debug":[[{"filename":"patch.cl", "line":1028}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":37, "name":"_bLoader_bFeeder_channel", "debug":[[{"filename":"patch.cl", "line":366}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}], "links":[{"from":6, "to":5}, {"from":15, "to":16}, {"from":20, "to":8}, {"from":20, "to":10}, {"from":20, "to":12}, {"from":20, "to":14}, {"from":7, "to":20}, {"from":9, "to":20}, {"from":11, "to":20}, {"from":13, "to":20}, {"from":18, "to":17}, {"from":3, "to":17}, {"from":5, "to":18}, {"from":7, "to":18}, {"from":8, "to":18}, {"from":9, "to":18}, {"from":10, "to":18}, {"from":11, "to":18}, {"from":12, "to":18}, {"from":13, "to":18}, {"from":14, "to":18}, {"from":15, "to":18}, {"from":17, "to":5}, {"from":5, "to":7}, {"from":5, "to":8}, {"from":5, "to":9}, {"from":5, "to":10}, {"from":5, "to":11}, {"from":5, "to":12}, {"from":5, "to":13}, {"from":5, "to":14}, {"from":7, "to":15}, {"from":8, "to":15}, {"from":9, "to":15}, {"from":10, "to":15}, {"from":11, "to":15}, {"from":12, "to":15}, {"from":13, "to":15}, {"from":14, "to":15}, {"from":37, "to":36}, {"from":46, "to":47}, {"from":51, "to":39}, {"from":51, "to":41}, {"from":51, "to":43}, {"from":51, "to":45}, {"from":38, "to":51}, {"from":40, "to":51}, {"from":42, "to":51}, {"from":44, "to":51}, {"from":49, "to":48}, {"from":34, "to":48}, {"from":36, "to":49}, {"from":38, "to":49}, {"from":39, "to":49}, {"from":40, "to":49}, {"from":41, "to":49}, {"from":42, "to":49}, {"from":43, "to":49}, {"from":44, "to":49}, {"from":45, "to":49}, {"from":46, "to":49}, {"from":48, "to":36}, {"from":36, "to":38}, {"from":36, "to":39}, {"from":36, "to":40}, {"from":36, "to":41}, {"from":36, "to":42}, {"from":36, "to":43}, {"from":36, "to":44}, {"from":36, "to":45}, {"from":38, "to":46}, {"from":39, "to":46}, {"from":40, "to":46}, {"from":41, "to":46}, {"from":42, "to":46}, {"from":43, "to":46}, {"from":44, "to":46}, {"from":45, "to":46}, {"from":47, "to":72}, {"from":16, "to":73}, {"from":74, "to":75}, {"from":69, "to":66}, {"from":69, "to":67}, {"from":65, "to":67}, {"from":71, "to":68}, {"from":67, "to":68}, {"from":71, "to":69}, {"from":77, "to":76}, {"from":68, "to":76}, {"from":72, "to":77}, {"from":73, "to":77}, {"from":74, "to":77}, {"from":77, "to":71}, {"from":76, "to":72}, {"from":76, "to":73}, {"from":72, "to":74}, {"from":73, "to":74}, {"from":82, "to":81}, {"from":91, "to":92}, {"from":96, "to":84}, {"from":96, "to":86}, {"from":96, "to":88}, {"from":96, "to":90}, {"from":83, "to":96}, {"from":85, "to":96}, {"from":87, "to":96}, {"from":89, "to":96}, {"from":94, "to":93}, {"from":79, "to":93}, {"from":81, "to":94}, {"from":83, "to":94}, {"from":84, "to":94}, {"from":85, "to":94}, {"from":86, "to":94}, {"from":87, "to":94}, {"from":88, "to":94}, {"from":89, "to":94}, {"from":90, "to":94}, {"from":91, "to":94}, {"from":93, "to":81}, {"from":81, "to":83}, {"from":81, "to":84}, {"from":81, "to":85}, {"from":81, "to":86}, {"from":81, "to":87}, {"from":81, "to":88}, {"from":81, "to":89}, {"from":81, "to":90}, {"from":83, "to":91}, {"from":84, "to":91}, {"from":85, "to":91}, {"from":86, "to":91}, {"from":87, "to":91}, {"from":88, "to":91}, {"from":89, "to":91}, {"from":90, "to":91}, {"from":113, "to":112}, {"from":122, "to":123}, {"from":127, "to":115}, {"from":127, "to":117}, {"from":127, "to":119}, {"from":127, "to":121}, {"from":114, "to":127}, {"from":116, "to":127}, {"from":118, "to":127}, {"from":120, "to":127}, {"from":125, "to":124}, {"from":110, "to":124}, {"from":112, "to":125}, {"from":114, "to":125}, {"from":115, "to":125}, {"from":116, "to":125}, {"from":117, "to":125}, {"from":118, "to":125}, {"from":119, "to":125}, {"from":120, "to":125}, {"from":121, "to":125}, {"from":122, "to":125}, {"from":124, "to":112}, {"from":112, "to":114}, {"from":112, "to":115}, {"from":112, "to":116}, {"from":112, "to":117}, {"from":112, "to":118}, {"from":112, "to":119}, {"from":112, "to":120}, {"from":112, "to":121}, {"from":114, "to":122}, {"from":115, "to":122}, {"from":116, "to":122}, {"from":117, "to":122}, {"from":118, "to":122}, {"from":119, "to":122}, {"from":120, "to":122}, {"from":121, "to":122}, {"from":123, "to":148}, {"from":92, "to":149}, {"from":150, "to":151}, {"from":145, "to":142}, {"from":145, "to":143}, {"from":141, "to":143}, {"from":147, "to":144}, {"from":143, "to":144}, {"from":147, "to":145}, {"from":153, "to":152}, {"from":144, "to":152}, {"from":148, "to":153}, {"from":149, "to":153}, {"from":150, "to":153}, {"from":153, "to":147}, {"from":152, "to":148}, {"from":152, "to":149}, {"from":148, "to":150}, {"from":149, "to":150}, {"from":75, "to":162}, {"from":151, "to":163}, {"from":164, "to":165}, {"from":159, "to":156}, {"from":159, "to":157}, {"from":155, "to":157}, {"from":160, "to":158}, {"from":157, "to":158}, {"from":160, "to":159}, {"from":167, "to":160}, {"from":167, "to":166}, {"from":158, "to":166}, {"from":162, "to":167}, {"from":163, "to":167}, {"from":164, "to":167}, {"from":166, "to":162}, {"from":166, "to":163}, {"from":162, "to":164}, {"from":163, "to":164}, {"from":179, "to":6}, {"from":172, "to":170}, {"from":172, "to":171}, {"from":169, "to":171}, {"from":175, "to":172}, {"from":175, "to":173}, {"from":171, "to":173}, {"from":176, "to":174}, {"from":173, "to":174}, {"from":176, "to":175}, {"from":181, "to":176}, {"from":181, "to":180}, {"from":174, "to":180}, {"from":178, "to":181}, {"from":179, "to":181}, {"from":180, "to":178}, {"from":178, "to":179}, {"from":182, "to":178}, {"from":194, "to":37}, {"from":187, "to":185}, {"from":187, "to":186}, {"from":184, "to":186}, {"from":190, "to":187}, {"from":190, "to":188}, {"from":186, "to":188}, {"from":191, "to":189}, {"from":188, "to":189}, {"from":191, "to":190}, {"from":196, "to":191}, {"from":196, "to":195}, {"from":189, "to":195}, {"from":193, "to":196}, {"from":194, "to":196}, {"from":195, "to":193}, {"from":193, "to":194}, {"from":182, "to":193}, {"from":208, "to":82}, {"from":201, "to":199}, {"from":201, "to":200}, {"from":198, "to":200}, {"from":204, "to":201}, {"from":204, "to":202}, {"from":200, "to":202}, {"from":205, "to":203}, {"from":202, "to":203}, {"from":205, "to":204}, {"from":210, "to":205}, {"from":210, "to":209}, {"from":203, "to":209}, {"from":207, "to":210}, {"from":208, "to":210}, {"from":209, "to":207}, {"from":207, "to":208}, {"from":182, "to":207}, {"from":222, "to":113}, {"from":215, "to":213}, {"from":215, "to":214}, {"from":212, "to":214}, {"from":218, "to":215}, {"from":218, "to":216}, {"from":214, "to":216}, {"from":219, "to":217}, {"from":216, "to":217}, {"from":219, "to":218}, {"from":224, "to":219}, {"from":224, "to":223}, {"from":217, "to":223}, {"from":221, "to":224}, {"from":222, "to":224}, {"from":223, "to":221}, {"from":221, "to":222}, {"from":182, "to":221}, {"from":165, "to":233}, {"from":230, "to":227}, {"from":230, "to":228}, {"from":226, "to":228}, {"from":231, "to":229}, {"from":228, "to":229}, {"from":231, "to":230}, {"from":236, "to":231}, {"from":236, "to":235}, {"from":229, "to":235}, {"from":233, "to":236}, {"from":234, "to":236}, {"from":235, "to":233}, {"from":233, "to":234}, {"from":234, "to":182}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_aFeeder", "data":["", "", ""], "debug":[[{"filename":"patch.cl", "line":156}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"patch.cl", "line":175}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"patch.cl", "line":"184"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"patch.cl", "line":"285"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":188}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_bFeeder", "data":["", "", ""], "debug":[[{"filename":"patch.cl", "line":366}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"patch.cl", "line":385}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"patch.cl", "line":"394"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"patch.cl", "line":"494"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":398}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"patch.cl", "line":504}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":525}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":528}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"patch.cl", "line":530}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"patch.cl", "line":"558"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"patch.cl", "line":"561"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"patch.cl", "line":"712"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":533}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":536}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":541}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":566}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":569}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":628}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":650}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":693}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":698}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":716}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":719}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":722}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_aFeeder_T", "data":["", "", ""], "debug":[[{"filename":"patch.cl", "line":819}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aFeeder_T.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"patch.cl", "line":838}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"patch.cl", "line":"847"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"patch.cl", "line":"947"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":851}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_bFeeder_T", "data":["", "", ""], "debug":[[{"filename":"patch.cl", "line":1028}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bFeeder_T.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"patch.cl", "line":1047}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"patch.cl", "line":"1056"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"patch.cl", "line":"1157"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":1060}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out_T", "data":["", "", ""], "debug":[[{"filename":"patch.cl", "line":1167}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out_T.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":1191}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out_T.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":1195}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out_T.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"patch.cl", "line":1197}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"patch.cl", "line":"1225"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"patch.cl", "line":"1228"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"patch.cl", "line":"1379"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":1200}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":1203}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":1208}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":1233}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":1236}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":1295}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":1317}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":1360}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":1365}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":1383}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":1386}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"patch.cl", "line":1389}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_Add", "data":["", "", ""], "debug":[[{"filename":"patch.cl", "line":1416}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Add.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":1421}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Add.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":1425}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Add.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"patch.cl", "line":1427}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"patch.cl", "line":"1429"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"patch.cl", "line":"1430"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"patch.cl", "line":"1432"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_aLoader", "data":["", "", ""], "debug":[[{"filename":"patch.cl", "line":86}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":96}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":103}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":106}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"patch.cl", "line":108}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"patch.cl", "line":"131"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"patch.cl", "line":"141"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_bLoader", "data":["", "", ""], "debug":[[{"filename":"patch.cl", "line":296}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":306}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":313}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":316}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"patch.cl", "line":318}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"patch.cl", "line":"341"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"patch.cl", "line":"351"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_aLoader_T", "data":["", "", ""], "debug":[[{"filename":"patch.cl", "line":749}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader_T.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":759}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader_T.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":766}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader_T.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":769}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader_T.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"patch.cl", "line":771}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"patch.cl", "line":"794"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"patch.cl", "line":"804"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_bLoader_T", "data":["", "", ""], "debug":[[{"filename":"patch.cl", "line":958}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bLoader_T.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":968}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader_T.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":975}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader_T.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":978}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader_T.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"patch.cl", "line":980}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"patch.cl", "line":"1003"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"patch.cl", "line":"1013"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"patch.cl", "line":1440}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":1448}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"patch.cl", "line":1452}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"patch.cl", "line":1454}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"patch.cl", "line":"1456"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"patch.cl", "line":"1459"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_aFeeder.B0":{"name":"kernel_aFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aFeeder.B1":{"name":"kernel_aFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":26, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"175"}]}]}}, "kernel_bFeeder.B0":{"name":"kernel_bFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bFeeder.B1":{"name":"kernel_bFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":26, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"385"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"525"}]}]}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"528"}]}]}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out.B5":{"name":"kernel_Out.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":48, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"530"}]}]}}, "kernel_Out.B6":{"name":"kernel_Out.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aFeeder_T.B0":{"name":"kernel_aFeeder_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aFeeder_T.B1":{"name":"kernel_aFeeder_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":26, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"838"}]}]}}, "kernel_bFeeder_T.B0":{"name":"kernel_bFeeder_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bFeeder_T.B1":{"name":"kernel_bFeeder_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":26, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"1047"}]}]}}, "kernel_Out_T.B0":{"name":"kernel_Out_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out_T.B1":{"name":"kernel_Out_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out_T.B2":{"name":"kernel_Out_T.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"1191"}]}]}}, "kernel_Out_T.B3":{"name":"kernel_Out_T.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"1195"}]}]}}, "kernel_Out_T.B4":{"name":"kernel_Out_T.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out_T.B5":{"name":"kernel_Out_T.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":48, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"1197"}]}]}}, "kernel_Out_T.B6":{"name":"kernel_Out_T.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_Add.B0":{"name":"kernel_Add.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Add.B1":{"name":"kernel_Add.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Add.B2":{"name":"kernel_Add.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"1421"}]}]}}, "kernel_Add.B3":{"name":"kernel_Add.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"1425"}]}]}}, "kernel_Add.B4":{"name":"kernel_Add.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Add.B5":{"name":"kernel_Add.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_Add.B6":{"name":"kernel_Add.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"1427"}]}]}}, "kernel_aLoader.B0":{"name":"kernel_aLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B1":{"name":"kernel_aLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B2":{"name":"kernel_aLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"96"}]}]}}, "kernel_aLoader.B3":{"name":"kernel_aLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B4":{"name":"kernel_aLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"103"}]}]}}, "kernel_aLoader.B5":{"name":"kernel_aLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"106"}]}]}}, "kernel_aLoader.B6":{"name":"kernel_aLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B7":{"name":"kernel_aLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_aLoader.B8":{"name":"kernel_aLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":185, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"108"}]}]}}, "kernel_bLoader.B0":{"name":"kernel_bLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader.B1":{"name":"kernel_bLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader.B2":{"name":"kernel_bLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"306"}]}]}}, "kernel_bLoader.B3":{"name":"kernel_bLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_bLoader.B4":{"name":"kernel_bLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"313"}]}]}}, "kernel_bLoader.B5":{"name":"kernel_bLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"316"}]}]}}, "kernel_bLoader.B6":{"name":"kernel_bLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_bLoader.B7":{"name":"kernel_bLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_bLoader.B8":{"name":"kernel_bLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":185, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"318"}]}]}}, "kernel_aLoader_T.B0":{"name":"kernel_aLoader_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader_T.B1":{"name":"kernel_aLoader_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader_T.B2":{"name":"kernel_aLoader_T.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"759"}]}]}}, "kernel_aLoader_T.B3":{"name":"kernel_aLoader_T.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader_T.B4":{"name":"kernel_aLoader_T.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"766"}]}]}}, "kernel_aLoader_T.B5":{"name":"kernel_aLoader_T.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"769"}]}]}}, "kernel_aLoader_T.B6":{"name":"kernel_aLoader_T.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader_T.B7":{"name":"kernel_aLoader_T.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_aLoader_T.B8":{"name":"kernel_aLoader_T.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":185, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"771"}]}]}}, "kernel_bLoader_T.B0":{"name":"kernel_bLoader_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader_T.B1":{"name":"kernel_bLoader_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader_T.B2":{"name":"kernel_bLoader_T.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"968"}]}]}}, "kernel_bLoader_T.B3":{"name":"kernel_bLoader_T.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_bLoader_T.B4":{"name":"kernel_bLoader_T.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"975"}]}]}}, "kernel_bLoader_T.B5":{"name":"kernel_bLoader_T.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"978"}]}]}}, "kernel_bLoader_T.B6":{"name":"kernel_bLoader_T.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_bLoader_T.B7":{"name":"kernel_bLoader_T.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_bLoader_T.B8":{"name":"kernel_bLoader_T.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":185, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"980"}]}]}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"1448"}]}]}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"1452"}]}]}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"patch.cl", "line":"1454"}]}]}}, "Intel_Internal_Collect_Autorun_Profiling.B0":{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_aFeeder":{"debug":[{"filename":"patch.cl", "line":156}], "loop_hierachy":{"kernel_aFeeder__no_loop":["kernel_aFeeder.B0"], "kernel_aFeeder.B1":["kernel_aFeeder.B1"]}}, "kernel_bFeeder":{"debug":[{"filename":"patch.cl", "line":366}], "loop_hierachy":{"kernel_bFeeder__no_loop":["kernel_bFeeder.B0"], "kernel_bFeeder.B1":["kernel_bFeeder.B1"]}}, "kernel_Out":{"debug":[{"filename":"patch.cl", "line":504}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B1"], "kernel_Out.B2":["kernel_Out.B2", "kernel_Out.B3", "kernel_Out.B4"], "kernel_Out.B3":["kernel_Out.B3", "kernel_Out.B5", "kernel_Out.B6"], "kernel_Out.B5":["kernel_Out.B5"]}}, "kernel_aFeeder_T":{"debug":[{"filename":"patch.cl", "line":819}], "loop_hierachy":{"kernel_aFeeder_T__no_loop":["kernel_aFeeder_T.B0"], "kernel_aFeeder_T.B1":["kernel_aFeeder_T.B1"]}}, "kernel_bFeeder_T":{"debug":[{"filename":"patch.cl", "line":1028}], "loop_hierachy":{"kernel_bFeeder_T__no_loop":["kernel_bFeeder_T.B0"], "kernel_bFeeder_T.B1":["kernel_bFeeder_T.B1"]}}, "kernel_Out_T":{"debug":[{"filename":"patch.cl", "line":1167}], "loop_hierachy":{"kernel_Out_T__no_loop":["kernel_Out_T.B0", "kernel_Out_T.B1"], "kernel_Out_T.B2":["kernel_Out_T.B2", "kernel_Out_T.B3", "kernel_Out_T.B4"], "kernel_Out_T.B3":["kernel_Out_T.B3", "kernel_Out_T.B5", "kernel_Out_T.B6"], "kernel_Out_T.B5":["kernel_Out_T.B5"]}}, "kernel_Add":{"debug":[{"filename":"patch.cl", "line":1416}], "loop_hierachy":{"kernel_Add__no_loop":["kernel_Add.B0", "kernel_Add.B1"], "kernel_Add.B2":["kernel_Add.B2", "kernel_Add.B3", "kernel_Add.B4"], "kernel_Add.B3":["kernel_Add.B3", "kernel_Add.B6", "kernel_Add.B5"], "kernel_Add.B6":["kernel_Add.B6"]}}, "kernel_aLoader":{"debug":[{"filename":"patch.cl", "line":86}], "loop_hierachy":{"kernel_aLoader__no_loop":["kernel_aLoader.B0", "kernel_aLoader.B1"], "kernel_aLoader.B2":["kernel_aLoader.B2", "kernel_aLoader.B4", "kernel_aLoader.B3"], "kernel_aLoader.B4":["kernel_aLoader.B4", "kernel_aLoader.B5", "kernel_aLoader.B6"], "kernel_aLoader.B5":["kernel_aLoader.B5", "kernel_aLoader.B8", "kernel_aLoader.B7"], "kernel_aLoader.B8":["kernel_aLoader.B8"]}}, "kernel_bLoader":{"debug":[{"filename":"patch.cl", "line":296}], "loop_hierachy":{"kernel_bLoader__no_loop":["kernel_bLoader.B0", "kernel_bLoader.B1"], "kernel_bLoader.B2":["kernel_bLoader.B2", "kernel_bLoader.B4", "kernel_bLoader.B3"], "kernel_bLoader.B4":["kernel_bLoader.B4", "kernel_bLoader.B5", "kernel_bLoader.B6"], "kernel_bLoader.B5":["kernel_bLoader.B5", "kernel_bLoader.B8", "kernel_bLoader.B7"], "kernel_bLoader.B8":["kernel_bLoader.B8"]}}, "kernel_aLoader_T":{"debug":[{"filename":"patch.cl", "line":749}], "loop_hierachy":{"kernel_aLoader_T__no_loop":["kernel_aLoader_T.B0", "kernel_aLoader_T.B1"], "kernel_aLoader_T.B2":["kernel_aLoader_T.B2", "kernel_aLoader_T.B4", "kernel_aLoader_T.B3"], "kernel_aLoader_T.B4":["kernel_aLoader_T.B4", "kernel_aLoader_T.B5", "kernel_aLoader_T.B6"], "kernel_aLoader_T.B5":["kernel_aLoader_T.B5", "kernel_aLoader_T.B8", "kernel_aLoader_T.B7"], "kernel_aLoader_T.B8":["kernel_aLoader_T.B8"]}}, "kernel_bLoader_T":{"debug":[{"filename":"patch.cl", "line":958}], "loop_hierachy":{"kernel_bLoader_T__no_loop":["kernel_bLoader_T.B0", "kernel_bLoader_T.B1"], "kernel_bLoader_T.B2":["kernel_bLoader_T.B2", "kernel_bLoader_T.B4", "kernel_bLoader_T.B3"], "kernel_bLoader_T.B4":["kernel_bLoader_T.B4", "kernel_bLoader_T.B5", "kernel_bLoader_T.B6"], "kernel_bLoader_T.B5":["kernel_bLoader_T.B5", "kernel_bLoader_T.B8", "kernel_bLoader_T.B7"], "kernel_bLoader_T.B8":["kernel_bLoader_T.B8"]}}, "kernel_unloader":{"debug":[{"filename":"patch.cl", "line":1440}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B1"], "kernel_unloader.B2":["kernel_unloader.B2", "kernel_unloader.B3", "kernel_unloader.B4"], "kernel_unloader.B3":["kernel_unloader.B3", "kernel_unloader.B6", "kernel_unloader.B5"], "kernel_unloader.B6":["kernel_unloader.B6"]}}, "Intel_Internal_Collect_Autorun_Profiling":{"debug":[{"filename":"Unknown location", "line":0}], "loop_hierachy":{"Intel_Internal_Collect_Autorun_Profiling__no_loop":["Intel_Internal_Collect_Autorun_Profiling.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_Add", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"patch.cl", "line":1416}]]}, {"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"patch.cl", "line":504}]]}, {"name":"kernel_Out_T", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"patch.cl", "line":1167}]]}, {"name":"kernel_aFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"patch.cl", "line":156}]]}, {"name":"kernel_aFeeder_T", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"patch.cl", "line":819}]]}, {"name":"kernel_aLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"patch.cl", "line":86}]]}, {"name":"kernel_aLoader_T", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"patch.cl", "line":749}]]}, {"name":"kernel_bFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"patch.cl", "line":366}]]}, {"name":"kernel_bFeeder_T", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"patch.cl", "line":1028}]]}, {"name":"kernel_bLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"patch.cl", "line":296}]]}, {"name":"kernel_bLoader_T", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"patch.cl", "line":958}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"patch.cl", "line":1440}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1338, 2411, 0, 0, 10], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_Add", "data":[2100, 2975, 0, 8, 30], "debug":[[{"filename":"patch.cl", "line":1416}]]}, {"name":"kernel_Out", "data":[14311, 36509, 120, 513.5, 336], "debug":[[{"filename":"patch.cl", "line":504}]]}, {"name":"kernel_Out_T", "data":[15263, 38028, 120, 513.5, 325], "debug":[[{"filename":"patch.cl", "line":1167}]]}, {"name":"kernel_aFeeder", "data":[5738, 12783, 104, 0, 170], "debug":[[{"filename":"patch.cl", "line":156}]]}, {"name":"kernel_aFeeder_T", "data":[5841, 13582, 104, 0, 152], "debug":[[{"filename":"patch.cl", "line":819}]]}, {"name":"kernel_aLoader", "data":[10988, 15834, 54, 8.5, 73], "debug":[[{"filename":"patch.cl", "line":86}]]}, {"name":"kernel_aLoader_T", "data":[10952, 15529, 46, 8.5, 65], "debug":[[{"filename":"patch.cl", "line":749}]]}, {"name":"kernel_bFeeder", "data":[5802, 13517, 104, 0, 152], "debug":[[{"filename":"patch.cl", "line":366}]]}, {"name":"kernel_bFeeder_T", "data":[5692, 12653, 104, 0, 170], "debug":[[{"filename":"patch.cl", "line":1028}]]}, {"name":"kernel_bLoader", "data":[10953, 15558, 46, 8.5, 65], "debug":[[{"filename":"patch.cl", "line":296}]]}, {"name":"kernel_bLoader_T", "data":[10988, 15834, 54, 8.5, 73], "debug":[[{"filename":"patch.cl", "line":958}]]}, {"name":"kernel_unloader", "data":[2644, 5731, 0, 0, 61], "debug":[[{"filename":"patch.cl", "line":1440}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[102610, 200944, 856, 1068, 1682]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[1720, 2581, 61, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[125, 33092, 274, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[238955, 409136, 1590, 1068, 1682], "data_percent":[27.9676, 23.9429, 58.6067, 70.4216]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["her2k"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -profile -fpc -fp-relaxed -high-effort -board=pac_a10 patch.cl -o her2k.aocx"],"name":"Command"},{"data":["Tue May  2 22:36:51 2023"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[246.00 ,492.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[114951.3 ,295670 ,778 ,1084 ,1485  ]  },  {"name":"Intel_Internal_Collect_Autorun_Profiling","data":[64.7 ,159 ,0 ,0 ,0]  },  {"name":"kernel_Add","data":[1259.9 ,2187 ,0 ,8 ,17]  },  {"name":"kernel_Out","data":[26090.2 ,76946 ,120 ,514 ,321]  },  {"name":"kernel_Out_T","data":[26019.4 ,77709 ,120 ,514 ,310]  },  {"name":"kernel_aFeeder","data":[7795.5 ,18486 ,104 ,0 ,170]  },  {"name":"kernel_aFeeder_T","data":[7776.2 ,19411 ,104 ,0 ,152]  },  {"name":"kernel_aLoader","data":[7186.5 ,14368 ,32 ,12 ,37]  },  {"name":"kernel_aLoader_T","data":[6784.2 ,14100 ,29 ,12 ,39]  },  {"name":"kernel_bFeeder","data":[7768.7 ,19347 ,104 ,0 ,152]  },  {"name":"kernel_bFeeder_T","data":[7751.4 ,18518 ,104 ,0 ,170]  },  {"name":"kernel_bLoader","data":[6749.7 ,14058 ,29 ,12 ,39]  },  {"name":"kernel_bLoader_T","data":[6865.0 ,14311 ,32 ,12 ,37]  },  {"name":"kernel_unloader","data":[2839.9 ,6070 ,0 ,0 ,41]  }]}}';
var fileJSON=[{"path":"/home/u166759/t2sp/t2s/tests/lasa/her2k/patch.cl", "name":"patch.cl", "has_active_debug_locs":false, "absName":"/home/u166759/t2sp/t2s/tests/lasa/her2k/patch.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate_c32(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012typedef double2 complexd;\012typedef union { double4 t; double2 s[2]; } complexd2;\012typedef union { double8 t; double2 s[4]; } complexd4;\012typedef union { double16 t; double2 s[8]; } complexd8;\012inline double2 conjugate_c64(double2 x) {return (double2)(x.s0, -x.s1); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012bool __attribute__ ((aligned(8))) s[8];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7;};\012} bool8;\012typedef union {\012bool __attribute__ ((aligned(4))) s[4];\012struct {bool s0,  s1,  s2,  s3;};\012} bool4;\012typedef struct { complex8 s[4]; } _cga__1;\012channel complex8 _aLoader_aFeeder_channel __attribute__((depth(256))) ;\012channel _cga__1 _aFeeder_X_channel __attribute__((depth(256))) ;\012channel complex8 _bLoader_bFeeder_channel __attribute__((depth(256))) ;\012channel _cga__1 _bFeeder_Y_channel __attribute__((depth(256))) ;\012channel complex4 _Out_Add_channel __attribute__((depth(256))) ;\012channel complex8 _aLoader_T_aFeeder_T_channel __attribute__((depth(256))) ;\012channel _cga__1 _aFeeder_T_X_T_channel __attribute__((depth(256))) ;\012channel complex8 _bLoader_T_bFeeder_T_channel __attribute__((depth(256))) ;\012channel _cga__1 _bFeeder_T_Y_T_channel __attribute__((depth(256))) ;\012channel complex4 _Out_T_Add_channel __attribute__((depth(256))) ;\012channel complex4 _Add_unloader_channel __attribute__((depth(0))) ;\012// Address spaces for kernel_aLoader\012#define __address_space__A_X_serializer_mem_channel __global\012__kernel void kernel_aLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__A_X_serializer_mem_channel const complex *restrict _A_X_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _A_extent_1 >> 7;\012 int _1 = _0 + 1;\012 for (int _aLoader_s0_i = 0; _aLoader_s0_i < 0 + _1; _aLoader_s0_i++)\012 {\012  int _2 = _A_extent_1 >> 7;\012  int _3 = _aLoader_s0_i / _2;\012  int _4 = _B_extent_0 >> 7;\012  int _5 = _4 - _aLoader_s0_i;\012  int _6 = _3 + _5;\012  for (int _aLoader_s0_j = _aLoader_s0_i; _aLoader_s0_j < _aLoader_s0_i + _6; _aLoader_s0_j++)\012  {\012   int _7 = _A_extent_0 >> 7;\012   for (int _aLoader_s0_k = 0; _aLoader_s0_k < 0 + _7; _aLoader_s0_k++)\012   {\012    for (int _aLoader_s0_kk_ii_iii = 0; _aLoader_s0_kk_ii_iii < 0 + 2048; _aLoader_s0_kk_ii_iii++)\012    {\012     bool _8 = _aLoader_s0_j == _aLoader_s0_i;\012     bool _9 = _aLoader_s0_k == 0;\012     bool _10 = _8 && _9;\012     int _11 = _A_extent_1 >> 7;\012     bool _12 = _aLoader_s0_i < _11;\012     bool _13 = _10 || _12;\012     if (_13)\012     {\012      complex8 _14;\012      int _15 = _A_extent_1 >> 7;\012      bool _16 = _aLoader_s0_i < _15;\012      if (_16)\012      {\012       int _17 = _A_extent_0 >> 7;\012       int _18 = _17 * _aLoader_s0_i;\012       int _19 = _18 * 2048;\012       int _20 = _addr_temp;\012       int _21 = _17 * 2048;\012       int _22 = _20 % _21;\012       int _23 = _19 + _22;\012       int _24 = _23 * 8;\012       complex8 _25 = {vload16(0, (__address_space__A_X_serializer_mem_channel float*)(_A_X_serializer_mem_channel + _24))};\012       _14 = _25;\012      } // if _16\012      else\012      {\012       complex _26 = (complex)(ADD_UINT64_T_SUFFIX(0));\012       complex8 _27 = (complex8)(float16){_26, _26, _26, _26, _26, _26, _26, _26};\012       _14 = _27;\012      } // if _16 else\012      complex8 _28 = _14;\012      write_channel_intel(_aLoader_aFeeder_channel, _28);\012      (void)_28;\012     } // if _13\012     int _29 = _addr_temp;\012     int _30 = _29 + 1;\012     _addr_temp = _30;\012    } // for _aLoader_s0_kk_ii_iii\012   } // for _aLoader_s0_k\012  } // for _aLoader_s0_j\012 } // for _aLoader_s0_i\012} // kernel kernel_aLoader\012#undef __address_space__A_X_serializer_mem_channel\012// Address spaces for kernel_aFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_aFeeder(\012)\012{\012 _cga__1 _aFeeder_X_channel_array;\012 complex8 _aFeeder_value_shreg;\012 uint _aFeeder_time_stamp_shreg;\012 complex8 _aFeeder_in_v_temp;\012 uint _aFeeder_cycle_temp;\012 complex8 __attribute__((memory, numbanks(4), singlepump)) _aFeeder_DB_0_ibuffer[2][16][32][4];\012 #pragma unroll\012 for (int _aFeeder_s0_jjj_init = 0; _aFeeder_s0_jjj_init < 0 + 4; _aFeeder_s0_jjj_init++)\012 {\012  bool _31 = _aFeeder_s0_jjj_init == 0;\012  if (_31)\012  {\012   uint _32 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012   _aFeeder_cycle_temp = _32;\012  } // if _31\012 } // for _aFeeder_s0_jjj_init\012 while(1)\012 {\012  uint _33 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012  uint _34 = _aFeeder_cycle_temp;\012  uint _35 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012  uint _36 = _34 & _35;\012  bool _37 = _33 <= _36;\012  if (_37)\012  {\012   complex8 __38 = read_channel_intel(_aLoader_aFeeder_channel);\012   _aFeeder_in_v_temp = __38;\012  } // if _37\012  #pragma unroll\012  for (int _aFeeder_s0_buf = 0; _aFeeder_s0_buf < 0 + 4; _aFeeder_s0_buf++)\012  {\012   bool _39 = _aFeeder_s0_buf == 0;\012   if (_39)\012   {\012    complex8 _40 = _aFeeder_in_v_temp;\012    _aFeeder_value_shreg = _40;\012    (void)_40;\012    uint _41 = _aFeeder_cycle_temp;\012    _aFeeder_time_stamp_shreg = _41;\012    (void)_41;\012   } // if _39\012   else\012   {\012    complex8 _43 = _aFeeder_value_shreg;\012    _aFeeder_value_shreg = _43;\012    (void)_43;\012    uint _45 = _aFeeder_time_stamp_shreg;\012    _aFeeder_time_stamp_shreg = _45;\012    (void)_45;\012   } // if _39 else\012   complex8 _47 = _aFeeder_value_shreg;\012   complex8 _48 = __fpga_reg(__fpga_reg(_47));\012   _aFeeder_value_shreg = _48;\012   (void)_48;\012   uint _50 = _aFeeder_time_stamp_shreg;\012   uint _51 = __fpga_reg(__fpga_reg(_50));\012   _aFeeder_time_stamp_shreg = _51;\012   (void)_51;\012   uint _52 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012   uint _54 = _aFeeder_time_stamp_shreg;\012   uint _55 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012   uint _56 = _54 & _55;\012   bool _57 = _52 <= _56;\012   if (_57)\012   {\012    uint _59 = _aFeeder_time_stamp_shreg;\012    uint _60 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012    uint _61 = _59 & _60;\012    uint _62 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012    uint _63 = _61 - _62;\012    uint _64 = (uint)(ADD_UINT64_T_SUFFIX(3));\012    uint _65 = _63 & _64;\012    int _66 = (int)(_65);\012    bool _67 = _aFeeder_s0_buf == _66;\012    if (_67)\012    {\012     complex8 _69 = _aFeeder_value_shreg;\012     uint _71 = _aFeeder_time_stamp_shreg;\012     uint _72 = (uint)(ADD_UINT64_T_SUFFIX(14));\012     uint _73 = _71 >> _72;\012     uint _74 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _75 = _73 & _74;\012     bool _76 = (bool)(_75);\012     uint _78 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012     uint _79 = _71 & _78;\012     uint _80 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012     uint _81 = _79 - _80;\012     int _82 = (int)(_81);\012     int _83 = _82 >> 7;\012     int _85 = _82 >> 2;\012     int _86 = _85 & 31;\012     _aFeeder_DB_0_ibuffer[_76][_83][_86][_aFeeder_s0_buf] = _69;\012    } // if _67\012   } // if _57\012   uint _87 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _89 = _aFeeder_time_stamp_shreg;\012   uint _90 = (uint)(ADD_UINT64_T_SUFFIX(14));\012   uint _91 = _89 >> _90;\012   bool _92 = _87 < _91;\012   if (_92)\012   {\012    uint _94 = _aFeeder_time_stamp_shreg;\012    uint _95 = (uint)(ADD_UINT64_T_SUFFIX(14));\012    uint _96 = _94 >> _95;\012    uint _97 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _98 = _96 & _97;\012    bool _99 = (bool)(_98);\012    bool _100 = !(_99);\012    uint _102 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012    uint _103 = _94 & _102;\012    int _104 = (int)(_103);\012    int _105 = _104 >> 10;\012    int _107 = _104 >> 5;\012    int _108 = _107 & 31;\012    complex8 _109 = _aFeeder_DB_0_ibuffer[_100][_105][_108][_aFeeder_s0_buf];\012    _aFeeder_X_channel_array.s[_aFeeder_s0_buf] = _109;\012    (void)_aFeeder_s0_buf;\012   } // if _92\012  } // for _aFeeder_s0_buf\012  uint _110 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _112 = _aFeeder_time_stamp_shreg;\012  uint _113 = (uint)(ADD_UINT64_T_SUFFIX(14));\012  uint _114 = _112 >> _113;\012  bool _115 = _110 < _114;\012  if (_115)\012  {\012   write_channel_intel(_aFeeder_X_channel, _aFeeder_X_channel_array);\012   (void)_aFeeder_X_channel_array;\012  } // if _115\012  uint _116 = _aFeeder_cycle_temp;\012  uint _117 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _118 = _116 + _117;\012  _aFeeder_cycle_temp = _118;\012 } // while _aFeeder_s0_outermost_loop_infinite\012} // kernel kernel_aFeeder\012// Address spaces for kernel_bLoader\012#define __address_space__B_Y_serializer_mem_channel __global\012__kernel void kernel_bLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__B_Y_serializer_mem_channel const complex *restrict _B_Y_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _119 = _A_extent_1 >> 7;\012 int _120 = _119 + 1;\012 for (int _bLoader_s0_i = 0; _bLoader_s0_i < 0 + _120; _bLoader_s0_i++)\012 {\012  int _121 = _A_extent_1 >> 7;\012  int _122 = _bLoader_s0_i / _121;\012  int _123 = _B_extent_0 >> 7;\012  int _124 = _123 - _bLoader_s0_i;\012  int _125 = _122 + _124;\012  for (int _bLoader_s0_j = _bLoader_s0_i; _bLoader_s0_j < _bLoader_s0_i + _125; _bLoader_s0_j++)\012  {\012   int _126 = _A_extent_0 >> 7;\012   for (int _bLoader_s0_k = 0; _bLoader_s0_k < 0 + _126; _bLoader_s0_k++)\012   {\012    for (int _bLoader_s0_kk_jj_jjj = 0; _bLoader_s0_kk_jj_jjj < 0 + 2048; _bLoader_s0_kk_jj_jjj++)\012    {\012     bool _127 = _bLoader_s0_j == _bLoader_s0_i;\012     bool _128 = _bLoader_s0_k == 0;\012     bool _129 = _127 && _128;\012     int _130 = _A_extent_1 >> 7;\012     bool _131 = _bLoader_s0_i < _130;\012     bool _132 = _129 || _131;\012     if (_132)\012     {\012      complex8 _133;\012      int _134 = _A_extent_1 >> 7;\012      bool _135 = _bLoader_s0_i < _134;\012      if (_135)\012      {\012       int _136 = _A_extent_0 >> 7;\012       int _137 = _136 * _bLoader_s0_j;\012       int _138 = _137 * 2048;\012       int _139 = _addr_temp;\012       int _140 = _136 * 2048;\012       int _141 = _139 % _140;\012       int _142 = _138 + _141;\012       int _143 = _142 * 8;\012       complex8 _144 = {vload16(0, (__address_space__B_Y_serializer_mem_channel float*)(_B_Y_serializer_mem_channel + _143))};\012       _133 = _144;\012      } // if _135\012      else\012      {\012       complex _145 = (complex)(ADD_UINT64_T_SUFFIX(0));\012       complex8 _146 = (complex8)(float16){_145, _145, _145, _145, _145, _145, _145, _145};\012       _133 = _146;\012      } // if _135 else\012      complex8 _147 = _133;\012      write_channel_intel(_bLoader_bFeeder_channel, _147);\012      (void)_147;\012     } // if _132\012     int _148 = _addr_temp;\012     int _149 = _148 + 1;\012     _addr_temp = _149;\012    } // for _bLoader_s0_kk_jj_jjj\012   } // for _bLoader_s0_k\012  } // for _bLoader_s0_j\012 } // for _bLoader_s0_i\012} // kernel kernel_bLoader\012#undef __address_space__B_Y_serializer_mem_channel\012// Address spaces for kernel_bFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_bFeeder(\012)\012{\012 _cga__1 _bFeeder_Y_channel_array;\012 complex8 _bFeeder_value_shreg;\012 uint _bFeeder_time_stamp_shreg;\012 complex8 _bFeeder_in_v_temp;\012 uint _bFeeder_cycle_temp;\012 complex8 __attribute__((memory, numbanks(4), singlepump)) _bFeeder_DB_0_ibuffer[2][16][32][4];\012 #pragma unroll\012 for (int _bFeeder_s0_iii_init = 0; _bFeeder_s0_iii_init < 0 + 4; _bFeeder_s0_iii_init++)\012 {\012  bool _150 = _bFeeder_s0_iii_init == 0;\012  if (_150)\012  {\012   uint _151 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012   _bFeeder_cycle_temp = _151;\012  } // if _150\012 } // for _bFeeder_s0_iii_init\012 while(1)\012 {\012  uint _152 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012  uint _153 = _bFeeder_cycle_temp;\012  uint _154 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012  uint _155 = _153 & _154;\012  bool _156 = _152 <= _155;\012  if (_156)\012  {\012   complex8 __157 = read_channel_intel(_bLoader_bFeeder_channel);\012   _bFeeder_in_v_temp = __157;\012  } // if _156\012  #pragma unroll\012  for (int _bFeeder_s0_buf = 0; _bFeeder_s0_buf < 0 + 4; _bFeeder_s0_buf++)\012  {\012   bool _158 = _bFeeder_s0_buf == 0;\012   if (_158)\012   {\012    complex8 _159 = _bFeeder_in_v_temp;\012    _bFeeder_value_shreg = _159;\012    (void)_159;\012    uint _160 = _bFeeder_cycle_temp;\012    _bFeeder_time_stamp_shreg = _160;\012    (void)_160;\012   } // if _158\012   else\012   {\012    complex8 _162 = _bFeeder_value_shreg;\012    _bFeeder_value_shreg = _162;\012    (void)_162;\012    uint _164 = _bFeeder_time_stamp_shreg;\012    _bFeeder_time_stamp_shreg = _164;\012    (void)_164;\012   } // if _158 else\012   complex8 _166 = _bFeeder_value_shreg;\012   complex8 _167 = __fpga_reg(__fpga_reg(_166));\012   _bFeeder_value_shreg = _167;\012   (void)_167;\012   uint _169 = _bFeeder_time_stamp_shreg;\012   uint _170 = __fpga_reg(__fpga_reg(_169));\012   _bFeeder_time_stamp_shreg = _170;\012   (void)_170;\012   uint _171 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012   uint _173 = _bFeeder_time_stamp_shreg;\012   uint _174 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012   uint _175 = _173 & _174;\012   bool _176 = _171 <= _175;\012   if (_176)\012   {\012    uint _178 = _bFeeder_time_stamp_shreg;\012    uint _179 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012    uint _180 = _178 & _179;\012    uint _181 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012    uint _182 = _180 - _181;\012    uint _183 = (uint)(ADD_UINT64_T_SUFFIX(3));\012    uint _184 = _182 & _183;\012    int _185 = (int)(_184);\012    bool _186 = _bFeeder_s0_buf == _185;\012    if (_186)\012    {\012     complex8 _188 = _bFeeder_value_shreg;\012     uint _190 = _bFeeder_time_stamp_shreg;\012     uint _191 = (uint)(ADD_UINT64_T_SUFFIX(14));\012     uint _192 = _190 >> _191;\012     uint _193 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _194 = _192 & _193;\012     bool _195 = (bool)(_194);\012     uint _197 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012     uint _198 = _190 & _197;\012     uint _199 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012     uint _200 = _198 - _199;\012     int _201 = (int)(_200);\012     int _202 = _201 >> 7;\012     int _204 = _201 >> 2;\012     int _205 = _204 & 31;\012     _bFeeder_DB_0_ibuffer[_195][_202][_205][_bFeeder_s0_buf] = _188;\012    } // if _186\012   } // if _176\012   uint _206 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _208 = _bFeeder_time_stamp_shreg;\012   uint _209 = (uint)(ADD_UINT64_T_SUFFIX(14));\012   uint _210 = _208 >> _209;\012   bool _211 = _206 < _210;\012   if (_211)\012   {\012    uint _213 = _bFeeder_time_stamp_shreg;\012    uint _214 = (uint)(ADD_UINT64_T_SUFFIX(14));\012    uint _215 = _213 >> _214;\012    uint _216 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _217 = _215 & _216;\012    bool _218 = (bool)(_217);\012    bool _219 = !(_218);\012    uint _221 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012    uint _222 = _213 & _221;\012    int _223 = (int)(_222);\012    int _224 = _223 >> 10;\012    int _226 = _223 & 31;\012    complex8 _227 = _bFeeder_DB_0_ibuffer[_219][_224][_226][_bFeeder_s0_buf];\012    _bFeeder_Y_channel_array.s[_bFeeder_s0_buf] = _227;\012    (void)_bFeeder_s0_buf;\012   } // if _211\012  } // for _bFeeder_s0_buf\012  uint _228 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _230 = _bFeeder_time_stamp_shreg;\012  uint _231 = (uint)(ADD_UINT64_T_SUFFIX(14));\012  uint _232 = _230 >> _231;\012  bool _233 = _228 < _232;\012  if (_233)\012  {\012   write_channel_intel(_bFeeder_Y_channel, _bFeeder_Y_channel_array);\012   (void)_bFeeder_Y_channel_array;\012  } // if _233\012  uint _234 = _bFeeder_cycle_temp;\012  uint _235 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _236 = _234 + _235;\012  _bFeeder_cycle_temp = _236;\012 } // while _bFeeder_s0_outermost_loop_infinite\012} // kernel kernel_bFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 // produce Z\012 complex _Z_shreg[1024][4][4];\012 complex _Z_pipe_shreg[4][3073];\012 // produce Y\012 complex8 _Y_shreg[4];\012 complex _Z_temp[4][4];\012 // produce X\012 complex8 _X_shreg[4];\012 _cga__1 _bFeeder_Y_channel_array;\012 _cga__1 _aFeeder_X_channel_array;\012 complex _Z_shreg_temp;\012 int _Z_pipe_iter_temp;\012 int _Z_pipe_base_temp;\012 _Z_pipe_iter_temp = 4096;\012 _Z_pipe_base_temp = 0;\012 int patch_temp = (2 * (_B_extent_0 >> 7) - (_A_extent_1 >> 7) + 1) * (_A_extent_1 >> 7) / 2;\012 for (int _X_s0_i_j = 0; _X_s0_i_j < patch_temp + 1; _X_s0_i_j++)\012 {\012   int _244 = _A_extent_0 >> 7;\012   for (int _X_s0_k = 0; _X_s0_k < 0 + _244; _X_s0_k++)\012   {\012    for (int _X_s0_kk_ii_jj = 0; _X_s0_kk_ii_jj < 0 + 16384; _X_s0_kk_ii_jj++)\012    {\012     #pragma unroll\012     for (int _dummy__1_s0_iii = 0; _dummy__1_s0_iii < 0 + 4; _dummy__1_s0_iii++)\012     {\012      #pragma unroll\012      for (int _dummy_s0_jjj = 0; _dummy_s0_jjj < 0 + 4; _dummy_s0_jjj++)\012      {\012       complex _246 = _Z_shreg[1023][_dummy_s0_jjj][_dummy__1_s0_iii];\012       _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii] = _246;\012       #pragma unroll\012       for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 1023; _dummy__2_s0_l1++)\012       {\012        int _247 = 1023 - _dummy__2_s0_l1;\012        int _248 = 1022 - _dummy__2_s0_l1;\012        complex _250 = _Z_shreg[_248][_dummy_s0_jjj][_dummy__1_s0_iii];\012        _Z_shreg[_247][_dummy_s0_jjj][_dummy__1_s0_iii] = _250;\012        (void)_250;\012       } // for _dummy__2_s0_l1\012       complex _251 = _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii];\012       _Z_shreg[0][_dummy_s0_jjj][_dummy__1_s0_iii] = _251;\012       (void)_251;\012      } // for _dummy_s0_jjj\012     } // for _dummy__1_s0_iii\012     int _252 = _A_extent_1 >> 7;\012     bool _253 = _X_s0_i_j < patch_temp;\012     if (_253)\012     {\012      _cga__1 __254 = read_channel_intel(_bFeeder_Y_channel);\012      _bFeeder_Y_channel_array = __254;\012      (void)__254;\012      _cga__1 __255 = read_channel_intel(_aFeeder_X_channel);\012      _aFeeder_X_channel_array = __255;\012      (void)__255;\012     } // if _253\012     #pragma unroll\012     for (int _X_s0_iii = 0; _X_s0_iii < 0 + 4; _X_s0_iii++)\012     {\012      #pragma unroll\012      for (int _X_s0_jjj = 0; _X_s0_jjj < 0 + 4; _X_s0_jjj++)\012      {\012       complex8 _256;\012       bool _257 = _X_s0_jjj == 0;\012       if (_257)\012       {\012        complex8 __258 = _aFeeder_X_channel_array.s[_X_s0_iii];\012        _256 = __258;\012       } // if _257\012       else\012       {\012        complex8 _260 = _X_shreg[_X_s0_iii];\012        _256 = _260;\012       } // if _257 else\012       complex8 _261 = _256;\012       _X_shreg[_X_s0_iii] = _261;\012       (void)_261;\012       complex8 _263 = _X_shreg[_X_s0_iii];\012       complex8 _264 = __fpga_reg(__fpga_reg(_263));\012       _X_shreg[_X_s0_iii] = _264;\012       (void)_264;\012       complex8 _265;\012       bool _266 = _X_s0_iii == 0;\012       if (_266)\012       {\012        complex8 __267 = _bFeeder_Y_channel_array.s[_X_s0_jjj];\012        _265 = __267;\012       } // if _266\012       else\012       {\012        complex8 _269 = _Y_shreg[_X_s0_jjj];\012        _265 = _269;\012       } // if _266 else\012       complex8 _270 = _265;\012       _Y_shreg[_X_s0_jjj] = _270;\012       (void)_270;\012       complex8 _272 = _Y_shreg[_X_s0_jjj];\012       complex8 _273 = __fpga_reg(__fpga_reg(_272));\012       _Y_shreg[_X_s0_jjj] = _273;\012       (void)_273;\012       complex _274;\012       bool _275 = _X_s0_k == 0;\012       int _276 = _X_s0_kk_ii_jj >> 10;\012       bool _277 = _276 == 0;\012       bool _278 = _275 && _277;\012       if (_278)\012       {\012        complex _279 = (complex)(ADD_UINT64_T_SUFFIX(0));\012        _274 = _279;\012       } // if _278\012       else\012       {\012        complex _281 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012        complex _282 = __fpga_reg(_281);\012        _274 = _282;\012       } // if _278 else\012       complex _283 = _274;\012       _Z_shreg_temp = _283;\012       #pragma unroll\012       for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 8; _X_s0_kkk++)\012       {\012        complex _284 = _Z_shreg_temp;\012        complex _286 = _X_shreg[_X_s0_iii].s[_X_s0_kkk];\012        complex _288 = _Y_shreg[_X_s0_jjj].s[_X_s0_kkk];\012        complex _289 = conjugate_c32(_288);\012        complex _290 = (complex) {_286.s0 * _289.s0 - _286.s1 * _289.s1, _286.s0 * _289.s1 + _286.s1 * _289.s0};\012        complex _291 = _284 + _290;\012        _Z_shreg_temp = _291;\012        int _292 = _X_s0_kkk & 3;\012        bool _293 = _292 == 3;\012        if (_293)\012        {\012         complex _294 = _Z_shreg_temp;\012         complex _295 = __fpga_reg(_294);\012         _Z_shreg_temp = _295;\012        } // if _293\012       } // for _X_s0_kkk\012       complex _296 = _Z_shreg_temp;\012       _Z_shreg[0][_X_s0_jjj][_X_s0_iii] = _296;\012       (void)_296;\012       #pragma unroll\012       for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 8; _X_s0_kkk++)\012       {\012        bool _297 = _X_s0_kkk == 7;\012        int _298 = _X_s0_kk_ii_jj >> 10;\012        bool _299 = _298 == 15;\012        bool _300 = _297 && _299;\012        int _301 = _A_extent_0 >> 7;\012        int _302 = _301 + -1;\012        bool _303 = _X_s0_k == _302;\012        bool _304 = _300 && _303;\012        if (_304)\012        {\012         int _305 = _X_s0_iii * 1024;\012         complex _307 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012         _Z_pipe_shreg[_X_s0_jjj][_305] = _307;\012         (void)_307;\012        } // if _304\012       } // for _X_s0_kkk\012      } // for _X_s0_jjj\012     } // for _X_s0_iii\012     int _308 = _X_s0_kk_ii_jj & 31;\012     bool _309 = _308 == 0;\012     int _310 = _X_s0_kk_ii_jj & 1023;\012     int _311 = _310 >> 5;\012     bool _312 = _311 == 0;\012     bool _313 = _309 && _312;\012     int _314 = _A_extent_0 >> 7;\012     int _315 = _314 + -1;\012     bool _316 = _X_s0_k == _315;\012     bool _317 = _313 && _316;\012     int _318 = _X_s0_kk_ii_jj >> 10;\012     bool _319 = _318 == 15;\012     bool _320 = _317 && _319;\012     int _321 = _A_extent_1 >> 7;\012     bool _322 = _X_s0_i_j < patch_temp;\012     bool _323 = _320 && _322;\012     if (_323)\012     {\012      int _324 = _Z_pipe_iter_temp;\012      _Z_pipe_base_temp = _324;\012     } // if _323\012     complex4 _Out_Add_channel_temp;\012     #pragma unroll\012     for (int _Z_pipe_b__14 = 0; _Z_pipe_b__14 < 0 + 4; _Z_pipe_b__14++)\012     {\012      complex _326 = _Z_pipe_shreg[_Z_pipe_b__14][0];\012      _Out_Add_channel_temp.s[_Z_pipe_b__14] = _326;\012      #pragma unroll\012      for (int _Z_pipe_b__14_dummy = 0; _Z_pipe_b__14_dummy < 0 + 4; _Z_pipe_b__14_dummy++)\012      {\012       complex _327 = _Out_Add_channel_temp.s[_Z_pipe_b__14_dummy];\012       complex _328 = __fpga_reg(__fpga_reg(_327));\012       _Out_Add_channel_temp.s[_Z_pipe_b__14_dummy] = _328;\012      } // for _Z_pipe_b__14_dummy\012     } // for _Z_pipe_b__14\012     int _329 = _Z_pipe_iter_temp;\012     int _330 = _Z_pipe_base_temp;\012     int _331 = _330 + 4096;\012     bool _332 = _329 < _331;\012     if (_332)\012     {\012      complex4 _333 = _Out_Add_channel_temp;\012      write_channel_intel(_Out_Add_channel, _333);\012      (void)_333;\012     } // if _332\012     #pragma unroll\012     for (int _Z_pipe_b__15 = 0; _Z_pipe_b__15 < 0 + 4; _Z_pipe_b__15++)\012     {\012      #pragma unroll\012      for (int _Z_pipe_p__7 = 0; _Z_pipe_p__7 < 0 + 3; _Z_pipe_p__7++)\012      {\012       #pragma unroll\012       for (int _Z_pipe_l__7 = 0; _Z_pipe_l__7 < 0 + 1023; _Z_pipe_l__7++)\012       {\012        int _334 = _Z_pipe_p__7 * 1024;\012        int _335 = _334 + _Z_pipe_l__7;\012        int _336 = _335 + 1;\012        complex _338 = _Z_pipe_shreg[_Z_pipe_b__15][_336];\012        _Z_pipe_shreg[_Z_pipe_b__15][_335] = _338;\012        (void)_338;\012       } // for _Z_pipe_l__7\012       int _339 = _Z_pipe_p__7 * 1024;\012       int _340 = _339 + 1023;\012       int _341 = _339 + 1024;\012       complex _343 = _Z_pipe_shreg[_Z_pipe_b__15][_341];\012       complex _344 = __fpga_reg(__fpga_reg(_343));\012       _Z_pipe_shreg[_Z_pipe_b__15][_340] = _344;\012       (void)_344;\012      } // for _Z_pipe_p__7\012     } // for _Z_pipe_b__15\012     int _345 = _Z_pipe_iter_temp;\012     int _346 = _345 + 1;\012     _Z_pipe_iter_temp = _346;\012    } // for _X_s0_kk_ii_jj\012   } // for _X_s0_k\012 } // for _X_s0_i\012} // kernel kernel_Out\012// Address spaces for kernel_aLoader_T\012#define __address_space__A_X_T_serializer_mem_channel __global\012__kernel void kernel_aLoader_T(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__A_X_T_serializer_mem_channel const complex *restrict _A_X_T_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _347 = _B_extent_0 >> 7;\012 int _348 = _347 + 1;\012 for (int _aLoader_T_s0_j = 0; _aLoader_T_s0_j < 0 + _348; _aLoader_T_s0_j++)\012 {\012  int _349 = _B_extent_0 >> 7;\012  int _350 = _aLoader_T_s0_j / _349;\012  int _351 = _A_extent_1 >> 7;\012  int _352 = _351 - _aLoader_T_s0_j;\012  int _353 = _350 + _352;\012  for (int _aLoader_T_s0_i = _aLoader_T_s0_j; _aLoader_T_s0_i < _aLoader_T_s0_j + _353; _aLoader_T_s0_i++)\012  {\012   int _354 = _A_extent_0 >> 7;\012   for (int _aLoader_T_s0_k = 0; _aLoader_T_s0_k < 0 + _354; _aLoader_T_s0_k++)\012   {\012    for (int _aLoader_T_s0_kk_ii_iii = 0; _aLoader_T_s0_kk_ii_iii < 0 + 2048; _aLoader_T_s0_kk_ii_iii++)\012    {\012     bool _355 = _aLoader_T_s0_i == _aLoader_T_s0_j;\012     bool _356 = _aLoader_T_s0_k == 0;\012     bool _357 = _355 && _356;\012     int _358 = _B_extent_0 >> 7;\012     bool _359 = _aLoader_T_s0_j < _358;\012     bool _360 = _357 || _359;\012     if (_360)\012     {\012      complex8 _361;\012      int _362 = _B_extent_0 >> 7;\012      bool _363 = _aLoader_T_s0_j < _362;\012      if (_363)\012      {\012       int _364 = _A_extent_0 >> 7;\012       int _365 = _364 * _aLoader_T_s0_i;\012       int _366 = _365 * 2048;\012       int _367 = _addr_temp;\012       int _368 = _364 * 2048;\012       int _369 = _367 % _368;\012       int _370 = _366 + _369;\012       int _371 = _370 * 8;\012       complex8 _372 = {vload16(0, (__address_space__A_X_T_serializer_mem_channel float*)(_A_X_T_serializer_mem_channel + _371))};\012       _361 = _372;\012      } // if _363\012      else\012      {\012       complex _373 = (complex)(ADD_UINT64_T_SUFFIX(0));\012       complex8 _374 = (complex8)(float16){_373, _373, _373, _373, _373, _373, _373, _373};\012       _361 = _374;\012      } // if _363 else\012      complex8 _375 = _361;\012      write_channel_intel(_aLoader_T_aFeeder_T_channel, _375);\012      (void)_375;\012     } // if _360\012     int _376 = _addr_temp;\012     int _377 = _376 + 1;\012     _addr_temp = _377;\012    } // for _aLoader_T_s0_kk_ii_iii\012   } // for _aLoader_T_s0_k\012  } // for _aLoader_T_s0_i\012 } // for _aLoader_T_s0_j\012} // kernel kernel_aLoader_T\012#undef __address_space__A_X_T_serializer_mem_channel\012// Address spaces for kernel_aFeeder_T\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_aFeeder_T(\012)\012{\012 _cga__1 _aFeeder_T_X_T_channel_array;\012 complex8 _aFeeder_T_value_shreg;\012 uint _aFeeder_T_time_stamp_shreg;\012 complex8 _aFeeder_T_in_v_temp;\012 uint _aFeeder_T_cycle_temp;\012 complex8 __attribute__((memory, numbanks(4), singlepump)) _aFeeder_T_DB_0_ibuffer[2][16][32][4];\012 #pragma unroll\012 for (int _aFeeder_T_s0_jjj_init = 0; _aFeeder_T_s0_jjj_init < 0 + 4; _aFeeder_T_s0_jjj_init++)\012 {\012  bool _378 = _aFeeder_T_s0_jjj_init == 0;\012  if (_378)\012  {\012   uint _379 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012   _aFeeder_T_cycle_temp = _379;\012  } // if _378\012 } // for _aFeeder_T_s0_jjj_init\012 while(1)\012 {\012  uint _380 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012  uint _381 = _aFeeder_T_cycle_temp;\012  uint _382 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012  uint _383 = _381 & _382;\012  bool _384 = _380 <= _383;\012  if (_384)\012  {\012   complex8 __385 = read_channel_intel(_aLoader_T_aFeeder_T_channel);\012   _aFeeder_T_in_v_temp = __385;\012  } // if _384\012  #pragma unroll\012  for (int _aFeeder_T_s0_buf = 0; _aFeeder_T_s0_buf < 0 + 4; _aFeeder_T_s0_buf++)\012  {\012   bool _386 = _aFeeder_T_s0_buf == 0;\012   if (_386)\012   {\012    complex8 _387 = _aFeeder_T_in_v_temp;\012    _aFeeder_T_value_shreg = _387;\012    (void)_387;\012    uint _388 = _aFeeder_T_cycle_temp;\012    _aFeeder_T_time_stamp_shreg = _388;\012    (void)_388;\012   } // if _386\012   else\012   {\012    complex8 _390 = _aFeeder_T_value_shreg;\012    _aFeeder_T_value_shreg = _390;\012    (void)_390;\012    uint _392 = _aFeeder_T_time_stamp_shreg;\012    _aFeeder_T_time_stamp_shreg = _392;\012    (void)_392;\012   } // if _386 else\012   complex8 _394 = _aFeeder_T_value_shreg;\012   complex8 _395 = __fpga_reg(__fpga_reg(_394));\012   _aFeeder_T_value_shreg = _395;\012   (void)_395;\012   uint _397 = _aFeeder_T_time_stamp_shreg;\012   uint _398 = __fpga_reg(__fpga_reg(_397));\012   _aFeeder_T_time_stamp_shreg = _398;\012   (void)_398;\012   uint _399 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012   uint _401 = _aFeeder_T_time_stamp_shreg;\012   uint _402 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012   uint _403 = _401 & _402;\012   bool _404 = _399 <= _403;\012   if (_404)\012   {\012    uint _406 = _aFeeder_T_time_stamp_shreg;\012    uint _407 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012    uint _408 = _406 & _407;\012    uint _409 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012    uint _410 = _408 - _409;\012    uint _411 = (uint)(ADD_UINT64_T_SUFFIX(3));\012    uint _412 = _410 & _411;\012    int _413 = (int)(_412);\012    bool _414 = _aFeeder_T_s0_buf == _413;\012    if (_414)\012    {\012     complex8 _416 = _aFeeder_T_value_shreg;\012     uint _418 = _aFeeder_T_time_stamp_shreg;\012     uint _419 = (uint)(ADD_UINT64_T_SUFFIX(14));\012     uint _420 = _418 >> _419;\012     uint _421 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _422 = _420 & _421;\012     bool _423 = (bool)(_422);\012     uint _425 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012     uint _426 = _418 & _425;\012     uint _427 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012     uint _428 = _426 - _427;\012     int _429 = (int)(_428);\012     int _430 = _429 >> 7;\012     int _432 = _429 >> 2;\012     int _433 = _432 & 31;\012     _aFeeder_T_DB_0_ibuffer[_423][_430][_433][_aFeeder_T_s0_buf] = _416;\012    } // if _414\012   } // if _404\012   uint _434 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _436 = _aFeeder_T_time_stamp_shreg;\012   uint _437 = (uint)(ADD_UINT64_T_SUFFIX(14));\012   uint _438 = _436 >> _437;\012   bool _439 = _434 < _438;\012   if (_439)\012   {\012    uint _441 = _aFeeder_T_time_stamp_shreg;\012    uint _442 = (uint)(ADD_UINT64_T_SUFFIX(14));\012    uint _443 = _441 >> _442;\012    uint _444 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _445 = _443 & _444;\012    bool _446 = (bool)(_445);\012    bool _447 = !(_446);\012    uint _449 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012    uint _450 = _441 & _449;\012    int _451 = (int)(_450);\012    int _452 = _451 >> 10;\012    int _454 = _451 & 31;\012    complex8 _455 = _aFeeder_T_DB_0_ibuffer[_447][_452][_454][_aFeeder_T_s0_buf];\012    _aFeeder_T_X_T_channel_array.s[_aFeeder_T_s0_buf] = _455;\012    (void)_aFeeder_T_s0_buf;\012   } // if _439\012  } // for _aFeeder_T_s0_buf\012  uint _456 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _458 = _aFeeder_T_time_stamp_shreg;\012  uint _459 = (uint)(ADD_UINT64_T_SUFFIX(14));\012  uint _460 = _458 >> _459;\012  bool _461 = _456 < _460;\012  if (_461)\012  {\012   write_channel_intel(_aFeeder_T_X_T_channel, _aFeeder_T_X_T_channel_array);\012   (void)_aFeeder_T_X_T_channel_array;\012  } // if _461\012  uint _462 = _aFeeder_T_cycle_temp;\012  uint _463 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _464 = _462 + _463;\012  _aFeeder_T_cycle_temp = _464;\012 } // while _aFeeder_T_s0_outermost_loop_infinite\012} // kernel kernel_aFeeder_T\012// Address spaces for kernel_bLoader_T\012#define __address_space__B_Y_T_serializer_mem_channel __global\012__kernel void kernel_bLoader_T(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__B_Y_T_serializer_mem_channel const complex *restrict _B_Y_T_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _465 = _B_extent_0 >> 7;\012 int _466 = _465 + 1;\012 for (int _bLoader_T_s0_j = 0; _bLoader_T_s0_j < 0 + _466; _bLoader_T_s0_j++)\012 {\012  int _467 = _B_extent_0 >> 7;\012  int _468 = _bLoader_T_s0_j / _467;\012  int _469 = _A_extent_1 >> 7;\012  int _470 = _469 - _bLoader_T_s0_j;\012  int _471 = _468 + _470;\012  for (int _bLoader_T_s0_i = _bLoader_T_s0_j; _bLoader_T_s0_i < _bLoader_T_s0_j + _471; _bLoader_T_s0_i++)\012  {\012   int _472 = _A_extent_0 >> 7;\012   for (int _bLoader_T_s0_k = 0; _bLoader_T_s0_k < 0 + _472; _bLoader_T_s0_k++)\012   {\012    for (int _bLoader_T_s0_kk_jj_jjj = 0; _bLoader_T_s0_kk_jj_jjj < 0 + 2048; _bLoader_T_s0_kk_jj_jjj++)\012    {\012     bool _473 = _bLoader_T_s0_i == _bLoader_T_s0_j;\012     bool _474 = _bLoader_T_s0_k == 0;\012     bool _475 = _473 && _474;\012     int _476 = _B_extent_0 >> 7;\012     bool _477 = _bLoader_T_s0_j < _476;\012     bool _478 = _475 || _477;\012     if (_478)\012     {\012      complex8 _479;\012      int _480 = _B_extent_0 >> 7;\012      bool _481 = _bLoader_T_s0_j < _480;\012      if (_481)\012      {\012       int _482 = _A_extent_0 >> 7;\012       int _483 = _482 * _bLoader_T_s0_j;\012       int _484 = _483 * 2048;\012       int _485 = _addr_temp;\012       int _486 = _482 * 2048;\012       int _487 = _485 % _486;\012       int _488 = _484 + _487;\012       int _489 = _488 * 8;\012       complex8 _490 = {vload16(0, (__address_space__B_Y_T_serializer_mem_channel float*)(_B_Y_T_serializer_mem_channel + _489))};\012       _479 = _490;\012      } // if _481\012      else\012      {\012       complex _491 = (complex)(ADD_UINT64_T_SUFFIX(0));\012       complex8 _492 = (complex8)(float16){_491, _491, _491, _491, _491, _491, _491, _491};\012       _479 = _492;\012      } // if _481 else\012      complex8 _493 = _479;\012      write_channel_intel(_bLoader_T_bFeeder_T_channel, _493);\012      (void)_493;\012     } // if _478\012     int _494 = _addr_temp;\012     int _495 = _494 + 1;\012     _addr_temp = _495;\012    } // for _bLoader_T_s0_kk_jj_jjj\012   } // for _bLoader_T_s0_k\012  } // for _bLoader_T_s0_i\012 } // for _bLoader_T_s0_j\012} // kernel kernel_bLoader_T\012#undef __address_space__B_Y_T_serializer_mem_channel\012// Address spaces for kernel_bFeeder_T\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_bFeeder_T(\012)\012{\012 _cga__1 _bFeeder_T_Y_T_channel_array;\012 complex8 _bFeeder_T_value_shreg;\012 uint _bFeeder_T_time_stamp_shreg;\012 complex8 _bFeeder_T_in_v_temp;\012 uint _bFeeder_T_cycle_temp;\012 complex8 __attribute__((memory, numbanks(4), singlepump)) _bFeeder_T_DB_0_ibuffer[2][16][32][4];\012 #pragma unroll\012 for (int _bFeeder_T_s0_iii_init = 0; _bFeeder_T_s0_iii_init < 0 + 4; _bFeeder_T_s0_iii_init++)\012 {\012  bool _496 = _bFeeder_T_s0_iii_init == 0;\012  if (_496)\012  {\012   uint _497 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012   _bFeeder_T_cycle_temp = _497;\012  } // if _496\012 } // for _bFeeder_T_s0_iii_init\012 while(1)\012 {\012  uint _498 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012  uint _499 = _bFeeder_T_cycle_temp;\012  uint _500 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012  uint _501 = _499 & _500;\012  bool _502 = _498 <= _501;\012  if (_502)\012  {\012   complex8 __503 = read_channel_intel(_bLoader_T_bFeeder_T_channel);\012   _bFeeder_T_in_v_temp = __503;\012  } // if _502\012  #pragma unroll\012  for (int _bFeeder_T_s0_buf = 0; _bFeeder_T_s0_buf < 0 + 4; _bFeeder_T_s0_buf++)\012  {\012   bool _504 = _bFeeder_T_s0_buf == 0;\012   if (_504)\012   {\012    complex8 _505 = _bFeeder_T_in_v_temp;\012    _bFeeder_T_value_shreg = _505;\012    (void)_505;\012    uint _506 = _bFeeder_T_cycle_temp;\012    _bFeeder_T_time_stamp_shreg = _506;\012    (void)_506;\012   } // if _504\012   else\012   {\012    complex8 _508 = _bFeeder_T_value_shreg;\012    _bFeeder_T_value_shreg = _508;\012    (void)_508;\012    uint _510 = _bFeeder_T_time_stamp_shreg;\012    _bFeeder_T_time_stamp_shreg = _510;\012    (void)_510;\012   } // if _504 else\012   complex8 _512 = _bFeeder_T_value_shreg;\012   complex8 _513 = __fpga_reg(__fpga_reg(_512));\012   _bFeeder_T_value_shreg = _513;\012   (void)_513;\012   uint _515 = _bFeeder_T_time_stamp_shreg;\012   uint _516 = __fpga_reg(__fpga_reg(_515));\012   _bFeeder_T_time_stamp_shreg = _516;\012   (void)_516;\012   uint _517 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012   uint _519 = _bFeeder_T_time_stamp_shreg;\012   uint _520 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012   uint _521 = _519 & _520;\012   bool _522 = _517 <= _521;\012   if (_522)\012   {\012    uint _524 = _bFeeder_T_time_stamp_shreg;\012    uint _525 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012    uint _526 = _524 & _525;\012    uint _527 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012    uint _528 = _526 - _527;\012    uint _529 = (uint)(ADD_UINT64_T_SUFFIX(3));\012    uint _530 = _528 & _529;\012    int _531 = (int)(_530);\012    bool _532 = _bFeeder_T_s0_buf == _531;\012    if (_532)\012    {\012     complex8 _534 = _bFeeder_T_value_shreg;\012     uint _536 = _bFeeder_T_time_stamp_shreg;\012     uint _537 = (uint)(ADD_UINT64_T_SUFFIX(14));\012     uint _538 = _536 >> _537;\012     uint _539 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _540 = _538 & _539;\012     bool _541 = (bool)(_540);\012     uint _543 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012     uint _544 = _536 & _543;\012     uint _545 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012     uint _546 = _544 - _545;\012     int _547 = (int)(_546);\012     int _548 = _547 >> 7;\012     int _550 = _547 >> 2;\012     int _551 = _550 & 31;\012     _bFeeder_T_DB_0_ibuffer[_541][_548][_551][_bFeeder_T_s0_buf] = _534;\012    } // if _532\012   } // if _522\012   uint _552 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _554 = _bFeeder_T_time_stamp_shreg;\012   uint _555 = (uint)(ADD_UINT64_T_SUFFIX(14));\012   uint _556 = _554 >> _555;\012   bool _557 = _552 < _556;\012   if (_557)\012   {\012    uint _559 = _bFeeder_T_time_stamp_shreg;\012    uint _560 = (uint)(ADD_UINT64_T_SUFFIX(14));\012    uint _561 = _559 >> _560;\012    uint _562 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _563 = _561 & _562;\012    bool _564 = (bool)(_563);\012    bool _565 = !(_564);\012    uint _567 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012    uint _568 = _559 & _567;\012    int _569 = (int)(_568);\012    int _570 = _569 >> 10;\012    int _572 = _569 >> 5;\012    int _573 = _572 & 31;\012    complex8 _574 = _bFeeder_T_DB_0_ibuffer[_565][_570][_573][_bFeeder_T_s0_buf];\012    _bFeeder_T_Y_T_channel_array.s[_bFeeder_T_s0_buf] = _574;\012    (void)_bFeeder_T_s0_buf;\012   } // if _557\012  } // for _bFeeder_T_s0_buf\012  uint _575 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _577 = _bFeeder_T_time_stamp_shreg;\012  uint _578 = (uint)(ADD_UINT64_T_SUFFIX(14));\012  uint _579 = _577 >> _578;\012  bool _580 = _575 < _579;\012  if (_580)\012  {\012   write_channel_intel(_bFeeder_T_Y_T_channel, _bFeeder_T_Y_T_channel_array);\012   (void)_bFeeder_T_Y_T_channel_array;\012  } // if _580\012  uint _581 = _bFeeder_T_cycle_temp;\012  uint _582 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _583 = _581 + _582;\012  _bFeeder_T_cycle_temp = _583;\012 } // while _bFeeder_T_s0_outermost_loop_infinite\012} // kernel kernel_bFeeder_T\012// Address spaces for kernel_Out_T\012__kernel void kernel_Out_T(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 // produce Z_T\012 complex _Z_T_shreg[1024][4][4];\012 complex _Z_T_pipe_shreg[4][3073];\012 // produce Y_T\012 complex8 _Y_T_shreg[4];\012 complex _Z_T_temp[4][4];\012 complex _Z_temp[4][4];\012 // produce X_T\012 complex8 _X_T_shreg[4];\012 _cga__1 _bFeeder_T_Y_T_channel_array;\012 _cga__1 _aFeeder_T_X_T_channel_array;\012 complex _Z_T_shreg_temp;\012 int _Z_T_pipe_iter_temp;\012 int _Z_T_pipe_base_temp;\012 _Z_T_pipe_iter_temp = 4096;\012 _Z_T_pipe_base_temp = 0;\012 int _584 = _B_extent_0 >> 7;\012 int _585 = _584 + 1;\012 int patch_temp = (2 * (_B_extent_0 >> 7) - (_A_extent_1 >> 7) + 1) * (_A_extent_1 >> 7) / 2;\012 for (int _X_T_s0_j_i = 0; _X_T_s0_j_i < 0 + patch_temp + 1; _X_T_s0_j_i++)\012 {\012  {\012   int _591 = _A_extent_0 >> 7;\012   for (int _X_T_s0_k = 0; _X_T_s0_k < 0 + _591; _X_T_s0_k++)\012   {\012    for (int _X_T_s0_kk_jj_ii = 0; _X_T_s0_kk_jj_ii < 0 + 16384; _X_T_s0_kk_jj_ii++)\012    {\012     #pragma unroll\012     for (int _dummy__4_s0_jjj = 0; _dummy__4_s0_jjj < 0 + 4; _dummy__4_s0_jjj++)\012     {\012      #pragma unroll\012      for (int _dummy__3_s0_iii = 0; _dummy__3_s0_iii < 0 + 4; _dummy__3_s0_iii++)\012      {\012       complex _593 = _Z_T_shreg[1023][_dummy__3_s0_iii][_dummy__4_s0_jjj];\012       _Z_T_temp[_dummy__3_s0_iii][_dummy__4_s0_jjj] = _593;\012       #pragma unroll\012       for (int _dummy__5_s0_l1 = 0; _dummy__5_s0_l1 < 0 + 1023; _dummy__5_s0_l1++)\012       {\012        int _594 = 1023 - _dummy__5_s0_l1;\012        int _595 = 1022 - _dummy__5_s0_l1;\012        complex _597 = _Z_T_shreg[_595][_dummy__3_s0_iii][_dummy__4_s0_jjj];\012        _Z_T_shreg[_594][_dummy__3_s0_iii][_dummy__4_s0_jjj] = _597;\012        (void)_597;\012       } // for _dummy__5_s0_l1\012       complex _598 = _Z_T_temp[_dummy__3_s0_iii][_dummy__4_s0_jjj];\012       _Z_T_shreg[0][_dummy__3_s0_iii][_dummy__4_s0_jjj] = _598;\012       (void)_598;\012      } // for _dummy__3_s0_iii\012     } // for _dummy__4_s0_jjj\012     int _599 = _B_extent_0 >> 7;\012     bool _600 = _X_T_s0_j_i < patch_temp;\012     if (_600)\012     {\012      _cga__1 __601 = read_channel_intel(_bFeeder_T_Y_T_channel);\012      _bFeeder_T_Y_T_channel_array = __601;\012      (void)__601;\012      _cga__1 __602 = read_channel_intel(_aFeeder_T_X_T_channel);\012      _aFeeder_T_X_T_channel_array = __602;\012      (void)__602;\012     } // if _600\012     #pragma unroll\012     for (int _X_T_s0_jjj = 0; _X_T_s0_jjj < 0 + 4; _X_T_s0_jjj++)\012     {\012      #pragma unroll\012      for (int _X_T_s0_iii = 0; _X_T_s0_iii < 0 + 4; _X_T_s0_iii++)\012      {\012       complex8 _603;\012       bool _604 = _X_T_s0_jjj == 0;\012       if (_604)\012       {\012        complex8 __605 = _aFeeder_T_X_T_channel_array.s[_X_T_s0_iii];\012        _603 = __605;\012       } // if _604\012       else\012       {\012        complex8 _607 = _X_T_shreg[_X_T_s0_iii];\012        _603 = _607;\012       } // if _604 else\012       complex8 _608 = _603;\012       _X_T_shreg[_X_T_s0_iii] = _608;\012       (void)_608;\012       complex8 _610 = _X_T_shreg[_X_T_s0_iii];\012       complex8 _611 = __fpga_reg(__fpga_reg(_610));\012       _X_T_shreg[_X_T_s0_iii] = _611;\012       (void)_611;\012       complex8 _612;\012       bool _613 = _X_T_s0_iii == 0;\012       if (_613)\012       {\012        complex8 __614 = _bFeeder_T_Y_T_channel_array.s[_X_T_s0_jjj];\012        _612 = __614;\012       } // if _613\012       else\012       {\012        complex8 _616 = _Y_T_shreg[_X_T_s0_jjj];\012        _612 = _616;\012       } // if _613 else\012       complex8 _617 = _612;\012       _Y_T_shreg[_X_T_s0_jjj] = _617;\012       (void)_617;\012       complex8 _619 = _Y_T_shreg[_X_T_s0_jjj];\012       complex8 _620 = __fpga_reg(__fpga_reg(_619));\012       _Y_T_shreg[_X_T_s0_jjj] = _620;\012       (void)_620;\012       complex _621;\012       bool _622 = _X_T_s0_k == 0;\012       int _623 = _X_T_s0_kk_jj_ii >> 10;\012       bool _624 = _623 == 0;\012       bool _625 = _622 && _624;\012       if (_625)\012       {\012        complex _626 = (complex)(ADD_UINT64_T_SUFFIX(0));\012        _621 = _626;\012       } // if _625\012       else\012       {\012        complex _628 = _Z_T_shreg[0][_X_T_s0_iii][_X_T_s0_jjj];\012        complex _629 = __fpga_reg(_628);\012        _621 = _629;\012       } // if _625 else\012       complex _630 = _621;\012       _Z_T_shreg_temp = _630;\012       #pragma unroll\012       for (int _X_T_s0_kkk = 0; _X_T_s0_kkk < 0 + 8; _X_T_s0_kkk++)\012       {\012        complex _631 = _Z_T_shreg_temp;\012        complex _633 = _X_T_shreg[_X_T_s0_iii].s[_X_T_s0_kkk];\012        complex _634 = conjugate_c32(_633);\012        complex _636 = _Y_T_shreg[_X_T_s0_jjj].s[_X_T_s0_kkk];\012        complex _637 = (complex) {_634.s0 * _636.s0 - _634.s1 * _636.s1, _634.s0 * _636.s1 + _634.s1 * _636.s0};\012        complex _638 = _631 + _637;\012        _Z_T_shreg_temp = _638;\012        int _639 = _X_T_s0_kkk & 3;\012        bool _640 = _639 == 3;\012        if (_640)\012        {\012         complex _641 = _Z_T_shreg_temp;\012         complex _642 = __fpga_reg(_641);\012         _Z_T_shreg_temp = _642;\012        } // if _640\012       } // for _X_T_s0_kkk\012       complex _643 = _Z_T_shreg_temp;\012       _Z_T_shreg[0][_X_T_s0_iii][_X_T_s0_jjj] = _643;\012       (void)_643;\012       #pragma unroll\012       for (int _X_T_s0_kkk = 0; _X_T_s0_kkk < 0 + 8; _X_T_s0_kkk++)\012       {\012        bool _644 = _X_T_s0_kkk == 7;\012        int _645 = _X_T_s0_kk_jj_ii >> 10;\012        bool _646 = _645 == 15;\012        bool _647 = _644 && _646;\012        int _648 = _A_extent_0 >> 7;\012        int _649 = _648 + -1;\012        bool _650 = _X_T_s0_k == _649;\012        bool _651 = _647 && _650;\012        if (_651)\012        {\012         int _652 = _X_T_s0_iii * 1024;\012         complex _654 = _Z_T_shreg[0][_X_T_s0_iii][_X_T_s0_jjj];\012         _Z_T_pipe_shreg[_X_T_s0_jjj][_652] = _654;\012         (void)_654;\012        } // if _651\012       } // for _X_T_s0_kkk\012      } // for _X_T_s0_iii\012     } // for _X_T_s0_jjj\012     int _655 = _X_T_s0_kk_jj_ii & 31;\012     bool _656 = _655 == 0;\012     int _657 = _X_T_s0_kk_jj_ii & 1023;\012     int _658 = _657 >> 5;\012     bool _659 = _658 == 0;\012     bool _660 = _656 && _659;\012     int _661 = _A_extent_0 >> 7;\012     int _662 = _661 + -1;\012     bool _663 = _X_T_s0_k == _662;\012     bool _664 = _660 && _663;\012     int _665 = _X_T_s0_kk_jj_ii >> 10;\012     bool _666 = _665 == 15;\012     bool _667 = _664 && _666;\012     int _668 = _B_extent_0 >> 7;\012     bool _669 = _X_T_s0_j_i < patch_temp;\012     bool _670 = _667 && _669;\012     if (_670)\012     {\012      int _671 = _Z_T_pipe_iter_temp;\012      _Z_T_pipe_base_temp = _671;\012     } // if _670\012     complex4 _Out_T_Add_channel_temp;\012     #pragma unroll\012     for (int _Z_T_pipe_b__14 = 0; _Z_T_pipe_b__14 < 0 + 4; _Z_T_pipe_b__14++)\012     {\012      complex _673 = _Z_T_pipe_shreg[_Z_T_pipe_b__14][0];\012      _Out_T_Add_channel_temp.s[_Z_T_pipe_b__14] = _673;\012      #pragma unroll\012      for (int _Z_T_pipe_b__14_dummy = 0; _Z_T_pipe_b__14_dummy < 0 + 4; _Z_T_pipe_b__14_dummy++)\012      {\012       complex _674 = _Out_T_Add_channel_temp.s[_Z_T_pipe_b__14_dummy];\012       complex _675 = __fpga_reg(__fpga_reg(_674));\012       _Out_T_Add_channel_temp.s[_Z_T_pipe_b__14_dummy] = _675;\012      } // for _Z_T_pipe_b__14_dummy\012     } // for _Z_T_pipe_b__14\012     int _676 = _Z_T_pipe_iter_temp;\012     int _677 = _Z_T_pipe_base_temp;\012     int _678 = _677 + 4096;\012     bool _679 = _676 < _678;\012     if (_679)\012     {\012      complex4 _680 = _Out_T_Add_channel_temp;\012      write_channel_intel(_Out_T_Add_channel, _680);\012      (void)_680;\012     } // if _679\012     #pragma unroll\012     for (int _Z_T_pipe_b__15 = 0; _Z_T_pipe_b__15 < 0 + 4; _Z_T_pipe_b__15++)\012     {\012      #pragma unroll\012      for (int _Z_T_pipe_p__7 = 0; _Z_T_pipe_p__7 < 0 + 3; _Z_T_pipe_p__7++)\012      {\012       #pragma unroll\012       for (int _Z_T_pipe_l__7 = 0; _Z_T_pipe_l__7 < 0 + 1023; _Z_T_pipe_l__7++)\012       {\012        int _681 = _Z_T_pipe_p__7 * 1024;\012        int _682 = _681 + _Z_T_pipe_l__7;\012        int _683 = _682 + 1;\012        complex _685 = _Z_T_pipe_shreg[_Z_T_pipe_b__15][_683];\012        _Z_T_pipe_shreg[_Z_T_pipe_b__15][_682] = _685;\012        (void)_685;\012       } // for _Z_T_pipe_l__7\012       int _686 = _Z_T_pipe_p__7 * 1024;\012       int _687 = _686 + 1023;\012       int _688 = _686 + 1024;\012       complex _690 = _Z_T_pipe_shreg[_Z_T_pipe_b__15][_688];\012       complex _691 = __fpga_reg(__fpga_reg(_690));\012       _Z_T_pipe_shreg[_Z_T_pipe_b__15][_687] = _691;\012       (void)_691;\012      } // for _Z_T_pipe_p__7\012     } // for _Z_T_pipe_b__15\012     int _692 = _Z_T_pipe_iter_temp;\012     int _693 = _692 + 1;\012     _Z_T_pipe_iter_temp = _693;\012    } // for _X_T_s0_kk_jj_ii\012   } // for _X_T_s0_k\012  } // for _X_T_s0_i\012 } // for _X_T_s0_j\012} // kernel kernel_Out_T\012// Address spaces for kernel_Add\012__kernel void kernel_Add(\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 int _694 = _A_extent_1 >> 7;\012 for (int _Add_s0_i = 0; _Add_s0_i < 0 + _694; _Add_s0_i++)\012 {\012  int _695 = _B_extent_0 >> 7;\012  int _696 = _695 - _Add_s0_i;\012  for (int _Add_s0_j = _Add_s0_i; _Add_s0_j < _Add_s0_i + _696; _Add_s0_j++)\012  {\012   for (int _Add_s0_ii_jj_iii = 0; _Add_s0_ii_jj_iii < 0 + 4096; _Add_s0_ii_jj_iii++)\012   {\012    complex4 __697 = read_channel_intel(_Out_Add_channel);\012    complex4 __698 = read_channel_intel(_Out_T_Add_channel);\012    complex4 _699 = (complex4){__697.t + __698.t};\012    write_channel_intel(_Add_unloader_channel, _699);\012    (void)_699;\012   } // for _Add_s0_ii_jj_iii\012  } // for _Add_s0_j\012 } // for _Add_s0_i\012} // kernel kernel_Add\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__unloader_mem_channel complex *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _700 = _A_extent_1 >> 7;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _700; _unloader_s0_i++)\012 {\012  int _701 = _B_extent_0 >> 7;\012  int _702 = _701 - _unloader_s0_i;\012  for (int _unloader_s0_j = _unloader_s0_i; _unloader_s0_j < _unloader_s0_i + _702; _unloader_s0_j++)\012  {\012   for (int _unloader_s0_ii_jj_iii = 0; _unloader_s0_ii_jj_iii < 0 + 4096; _unloader_s0_ii_jj_iii++)\012   {\012    complex4 __703 = read_channel_intel(_Add_unloader_channel);\012    int _704 = _addr_temp;\012    int _705 = _704 * 4;\012    vstore8(__703.t, 0, (__address_space__unloader_mem_channel float*)(_unloader_mem_channel + _705));\012    int _706 = _addr_temp;\012    int _707 = _706 + 1;\012    _addr_temp = _707;\012   } // for _unloader_s0_ii_jj_iii\012  } // for _unloader_s0_j\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
