/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SN_WE */
.set SN_WE__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set SN_WE__0__MASK, 0x10
.set SN_WE__0__PC, CYREG_PRT1_PC4
.set SN_WE__0__PORT, 1
.set SN_WE__0__SHIFT, 4
.set SN_WE__AG, CYREG_PRT1_AG
.set SN_WE__AMUX, CYREG_PRT1_AMUX
.set SN_WE__BIE, CYREG_PRT1_BIE
.set SN_WE__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SN_WE__BYP, CYREG_PRT1_BYP
.set SN_WE__CTL, CYREG_PRT1_CTL
.set SN_WE__DM0, CYREG_PRT1_DM0
.set SN_WE__DM1, CYREG_PRT1_DM1
.set SN_WE__DM2, CYREG_PRT1_DM2
.set SN_WE__DR, CYREG_PRT1_DR
.set SN_WE__INP_DIS, CYREG_PRT1_INP_DIS
.set SN_WE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SN_WE__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SN_WE__LCD_EN, CYREG_PRT1_LCD_EN
.set SN_WE__MASK, 0x10
.set SN_WE__PORT, 1
.set SN_WE__PRT, CYREG_PRT1_PRT
.set SN_WE__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SN_WE__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SN_WE__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SN_WE__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SN_WE__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SN_WE__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SN_WE__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SN_WE__PS, CYREG_PRT1_PS
.set SN_WE__SHIFT, 4
.set SN_WE__SLW, CYREG_PRT1_SLW

/* YM_A0 */
.set YM_A0__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set YM_A0__0__MASK, 0x20
.set YM_A0__0__PC, CYREG_PRT0_PC5
.set YM_A0__0__PORT, 0
.set YM_A0__0__SHIFT, 5
.set YM_A0__AG, CYREG_PRT0_AG
.set YM_A0__AMUX, CYREG_PRT0_AMUX
.set YM_A0__BIE, CYREG_PRT0_BIE
.set YM_A0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set YM_A0__BYP, CYREG_PRT0_BYP
.set YM_A0__CTL, CYREG_PRT0_CTL
.set YM_A0__DM0, CYREG_PRT0_DM0
.set YM_A0__DM1, CYREG_PRT0_DM1
.set YM_A0__DM2, CYREG_PRT0_DM2
.set YM_A0__DR, CYREG_PRT0_DR
.set YM_A0__INP_DIS, CYREG_PRT0_INP_DIS
.set YM_A0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set YM_A0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set YM_A0__LCD_EN, CYREG_PRT0_LCD_EN
.set YM_A0__MASK, 0x20
.set YM_A0__PORT, 0
.set YM_A0__PRT, CYREG_PRT0_PRT
.set YM_A0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set YM_A0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set YM_A0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set YM_A0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set YM_A0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set YM_A0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set YM_A0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set YM_A0__PS, CYREG_PRT0_PS
.set YM_A0__SHIFT, 5
.set YM_A0__SLW, CYREG_PRT0_SLW

/* YM_A1 */
.set YM_A1__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set YM_A1__0__MASK, 0x80
.set YM_A1__0__PC, CYREG_PRT2_PC7
.set YM_A1__0__PORT, 2
.set YM_A1__0__SHIFT, 7
.set YM_A1__AG, CYREG_PRT2_AG
.set YM_A1__AMUX, CYREG_PRT2_AMUX
.set YM_A1__BIE, CYREG_PRT2_BIE
.set YM_A1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set YM_A1__BYP, CYREG_PRT2_BYP
.set YM_A1__CTL, CYREG_PRT2_CTL
.set YM_A1__DM0, CYREG_PRT2_DM0
.set YM_A1__DM1, CYREG_PRT2_DM1
.set YM_A1__DM2, CYREG_PRT2_DM2
.set YM_A1__DR, CYREG_PRT2_DR
.set YM_A1__INP_DIS, CYREG_PRT2_INP_DIS
.set YM_A1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set YM_A1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set YM_A1__LCD_EN, CYREG_PRT2_LCD_EN
.set YM_A1__MASK, 0x80
.set YM_A1__PORT, 2
.set YM_A1__PRT, CYREG_PRT2_PRT
.set YM_A1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set YM_A1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set YM_A1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set YM_A1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set YM_A1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set YM_A1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set YM_A1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set YM_A1__PS, CYREG_PRT2_PS
.set YM_A1__SHIFT, 7
.set YM_A1__SLW, CYREG_PRT2_SLW

/* YM_CS */
.set YM_CS__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set YM_CS__0__MASK, 0x04
.set YM_CS__0__PC, CYREG_PRT1_PC2
.set YM_CS__0__PORT, 1
.set YM_CS__0__SHIFT, 2
.set YM_CS__AG, CYREG_PRT1_AG
.set YM_CS__AMUX, CYREG_PRT1_AMUX
.set YM_CS__BIE, CYREG_PRT1_BIE
.set YM_CS__BIT_MASK, CYREG_PRT1_BIT_MASK
.set YM_CS__BYP, CYREG_PRT1_BYP
.set YM_CS__CTL, CYREG_PRT1_CTL
.set YM_CS__DM0, CYREG_PRT1_DM0
.set YM_CS__DM1, CYREG_PRT1_DM1
.set YM_CS__DM2, CYREG_PRT1_DM2
.set YM_CS__DR, CYREG_PRT1_DR
.set YM_CS__INP_DIS, CYREG_PRT1_INP_DIS
.set YM_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set YM_CS__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set YM_CS__LCD_EN, CYREG_PRT1_LCD_EN
.set YM_CS__MASK, 0x04
.set YM_CS__PORT, 1
.set YM_CS__PRT, CYREG_PRT1_PRT
.set YM_CS__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set YM_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set YM_CS__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set YM_CS__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set YM_CS__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set YM_CS__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set YM_CS__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set YM_CS__PS, CYREG_PRT1_PS
.set YM_CS__SHIFT, 2
.set YM_CS__SLW, CYREG_PRT1_SLW

/* YM_IC */
.set YM_IC__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set YM_IC__0__MASK, 0x20
.set YM_IC__0__PC, CYREG_PRT1_PC5
.set YM_IC__0__PORT, 1
.set YM_IC__0__SHIFT, 5
.set YM_IC__AG, CYREG_PRT1_AG
.set YM_IC__AMUX, CYREG_PRT1_AMUX
.set YM_IC__BIE, CYREG_PRT1_BIE
.set YM_IC__BIT_MASK, CYREG_PRT1_BIT_MASK
.set YM_IC__BYP, CYREG_PRT1_BYP
.set YM_IC__CTL, CYREG_PRT1_CTL
.set YM_IC__DM0, CYREG_PRT1_DM0
.set YM_IC__DM1, CYREG_PRT1_DM1
.set YM_IC__DM2, CYREG_PRT1_DM2
.set YM_IC__DR, CYREG_PRT1_DR
.set YM_IC__INP_DIS, CYREG_PRT1_INP_DIS
.set YM_IC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set YM_IC__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set YM_IC__LCD_EN, CYREG_PRT1_LCD_EN
.set YM_IC__MASK, 0x20
.set YM_IC__PORT, 1
.set YM_IC__PRT, CYREG_PRT1_PRT
.set YM_IC__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set YM_IC__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set YM_IC__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set YM_IC__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set YM_IC__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set YM_IC__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set YM_IC__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set YM_IC__PS, CYREG_PRT1_PS
.set YM_IC__SHIFT, 5
.set YM_IC__SLW, CYREG_PRT1_SLW

/* YM_RD */
.set YM_RD__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set YM_RD__0__MASK, 0x40
.set YM_RD__0__PC, CYREG_PRT0_PC6
.set YM_RD__0__PORT, 0
.set YM_RD__0__SHIFT, 6
.set YM_RD__AG, CYREG_PRT0_AG
.set YM_RD__AMUX, CYREG_PRT0_AMUX
.set YM_RD__BIE, CYREG_PRT0_BIE
.set YM_RD__BIT_MASK, CYREG_PRT0_BIT_MASK
.set YM_RD__BYP, CYREG_PRT0_BYP
.set YM_RD__CTL, CYREG_PRT0_CTL
.set YM_RD__DM0, CYREG_PRT0_DM0
.set YM_RD__DM1, CYREG_PRT0_DM1
.set YM_RD__DM2, CYREG_PRT0_DM2
.set YM_RD__DR, CYREG_PRT0_DR
.set YM_RD__INP_DIS, CYREG_PRT0_INP_DIS
.set YM_RD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set YM_RD__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set YM_RD__LCD_EN, CYREG_PRT0_LCD_EN
.set YM_RD__MASK, 0x40
.set YM_RD__PORT, 0
.set YM_RD__PRT, CYREG_PRT0_PRT
.set YM_RD__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set YM_RD__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set YM_RD__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set YM_RD__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set YM_RD__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set YM_RD__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set YM_RD__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set YM_RD__PS, CYREG_PRT0_PS
.set YM_RD__SHIFT, 6
.set YM_RD__SLW, CYREG_PRT0_SLW

/* YM_WR */
.set YM_WR__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set YM_WR__0__MASK, 0x80
.set YM_WR__0__PC, CYREG_PRT0_PC7
.set YM_WR__0__PORT, 0
.set YM_WR__0__SHIFT, 7
.set YM_WR__AG, CYREG_PRT0_AG
.set YM_WR__AMUX, CYREG_PRT0_AMUX
.set YM_WR__BIE, CYREG_PRT0_BIE
.set YM_WR__BIT_MASK, CYREG_PRT0_BIT_MASK
.set YM_WR__BYP, CYREG_PRT0_BYP
.set YM_WR__CTL, CYREG_PRT0_CTL
.set YM_WR__DM0, CYREG_PRT0_DM0
.set YM_WR__DM1, CYREG_PRT0_DM1
.set YM_WR__DM2, CYREG_PRT0_DM2
.set YM_WR__DR, CYREG_PRT0_DR
.set YM_WR__INP_DIS, CYREG_PRT0_INP_DIS
.set YM_WR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set YM_WR__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set YM_WR__LCD_EN, CYREG_PRT0_LCD_EN
.set YM_WR__MASK, 0x80
.set YM_WR__PORT, 0
.set YM_WR__PRT, CYREG_PRT0_PRT
.set YM_WR__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set YM_WR__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set YM_WR__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set YM_WR__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set YM_WR__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set YM_WR__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set YM_WR__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set YM_WR__PS, CYREG_PRT0_PS
.set YM_WR__SHIFT, 7
.set YM_WR__SLW, CYREG_PRT0_SLW

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x01
.set isr_1__INTC_NUMBER, 0
.set isr_1__INTC_PRIOR_NUM, 0
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SN_CLK */
.set SN_CLK__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set SN_CLK__0__MASK, 0x02
.set SN_CLK__0__PC, CYREG_PRT0_PC1
.set SN_CLK__0__PORT, 0
.set SN_CLK__0__SHIFT, 1
.set SN_CLK__AG, CYREG_PRT0_AG
.set SN_CLK__AMUX, CYREG_PRT0_AMUX
.set SN_CLK__BIE, CYREG_PRT0_BIE
.set SN_CLK__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SN_CLK__BYP, CYREG_PRT0_BYP
.set SN_CLK__CTL, CYREG_PRT0_CTL
.set SN_CLK__DM0, CYREG_PRT0_DM0
.set SN_CLK__DM1, CYREG_PRT0_DM1
.set SN_CLK__DM2, CYREG_PRT0_DM2
.set SN_CLK__DR, CYREG_PRT0_DR
.set SN_CLK__INP_DIS, CYREG_PRT0_INP_DIS
.set SN_CLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SN_CLK__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SN_CLK__LCD_EN, CYREG_PRT0_LCD_EN
.set SN_CLK__MASK, 0x02
.set SN_CLK__PORT, 0
.set SN_CLK__PRT, CYREG_PRT0_PRT
.set SN_CLK__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SN_CLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SN_CLK__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SN_CLK__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SN_CLK__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SN_CLK__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SN_CLK__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SN_CLK__PS, CYREG_PRT0_PS
.set SN_CLK__SHIFT, 1
.set SN_CLK__SLW, CYREG_PRT0_SLW

/* SN_OUT */
.set SN_OUT__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set SN_OUT__0__MASK, 0x10
.set SN_OUT__0__PC, CYREG_PRT0_PC4
.set SN_OUT__0__PORT, 0
.set SN_OUT__0__SHIFT, 4
.set SN_OUT__AG, CYREG_PRT0_AG
.set SN_OUT__AMUX, CYREG_PRT0_AMUX
.set SN_OUT__BIE, CYREG_PRT0_BIE
.set SN_OUT__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SN_OUT__BYP, CYREG_PRT0_BYP
.set SN_OUT__CTL, CYREG_PRT0_CTL
.set SN_OUT__DM0, CYREG_PRT0_DM0
.set SN_OUT__DM1, CYREG_PRT0_DM1
.set SN_OUT__DM2, CYREG_PRT0_DM2
.set SN_OUT__DR, CYREG_PRT0_DR
.set SN_OUT__INP_DIS, CYREG_PRT0_INP_DIS
.set SN_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SN_OUT__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SN_OUT__LCD_EN, CYREG_PRT0_LCD_EN
.set SN_OUT__MASK, 0x10
.set SN_OUT__PORT, 0
.set SN_OUT__PRT, CYREG_PRT0_PRT
.set SN_OUT__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SN_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SN_OUT__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SN_OUT__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SN_OUT__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SN_OUT__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SN_OUT__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SN_OUT__PS, CYREG_PRT0_PS
.set SN_OUT__SHIFT, 4
.set SN_OUT__SLW, CYREG_PRT0_SLW

/* Vout_1 */
.set Vout_1__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Vout_1__0__MASK, 0x80
.set Vout_1__0__PC, CYREG_PRT3_PC7
.set Vout_1__0__PORT, 3
.set Vout_1__0__SHIFT, 7
.set Vout_1__AG, CYREG_PRT3_AG
.set Vout_1__AMUX, CYREG_PRT3_AMUX
.set Vout_1__BIE, CYREG_PRT3_BIE
.set Vout_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Vout_1__BYP, CYREG_PRT3_BYP
.set Vout_1__CTL, CYREG_PRT3_CTL
.set Vout_1__DM0, CYREG_PRT3_DM0
.set Vout_1__DM1, CYREG_PRT3_DM1
.set Vout_1__DM2, CYREG_PRT3_DM2
.set Vout_1__DR, CYREG_PRT3_DR
.set Vout_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Vout_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Vout_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Vout_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Vout_1__MASK, 0x80
.set Vout_1__PORT, 3
.set Vout_1__PRT, CYREG_PRT3_PRT
.set Vout_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Vout_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Vout_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Vout_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Vout_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Vout_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Vout_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Vout_1__PS, CYREG_PRT3_PS
.set Vout_1__SHIFT, 7
.set Vout_1__SLW, CYREG_PRT3_SLW

/* Vout_2 */
.set Vout_2__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Vout_2__0__MASK, 0x40
.set Vout_2__0__PC, CYREG_PRT3_PC6
.set Vout_2__0__PORT, 3
.set Vout_2__0__SHIFT, 6
.set Vout_2__AG, CYREG_PRT3_AG
.set Vout_2__AMUX, CYREG_PRT3_AMUX
.set Vout_2__BIE, CYREG_PRT3_BIE
.set Vout_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Vout_2__BYP, CYREG_PRT3_BYP
.set Vout_2__CTL, CYREG_PRT3_CTL
.set Vout_2__DM0, CYREG_PRT3_DM0
.set Vout_2__DM1, CYREG_PRT3_DM1
.set Vout_2__DM2, CYREG_PRT3_DM2
.set Vout_2__DR, CYREG_PRT3_DR
.set Vout_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Vout_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Vout_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Vout_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Vout_2__MASK, 0x40
.set Vout_2__PORT, 3
.set Vout_2__PRT, CYREG_PRT3_PRT
.set Vout_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Vout_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Vout_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Vout_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Vout_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Vout_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Vout_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Vout_2__PS, CYREG_PRT3_PS
.set Vout_2__SHIFT, 6
.set Vout_2__SLW, CYREG_PRT3_SLW

/* Vout_3 */
.set Vout_3__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Vout_3__0__MASK, 0x01
.set Vout_3__0__PC, CYREG_PRT0_PC0
.set Vout_3__0__PORT, 0
.set Vout_3__0__SHIFT, 0
.set Vout_3__AG, CYREG_PRT0_AG
.set Vout_3__AMUX, CYREG_PRT0_AMUX
.set Vout_3__BIE, CYREG_PRT0_BIE
.set Vout_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vout_3__BYP, CYREG_PRT0_BYP
.set Vout_3__CTL, CYREG_PRT0_CTL
.set Vout_3__DM0, CYREG_PRT0_DM0
.set Vout_3__DM1, CYREG_PRT0_DM1
.set Vout_3__DM2, CYREG_PRT0_DM2
.set Vout_3__DR, CYREG_PRT0_DR
.set Vout_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Vout_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Vout_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vout_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Vout_3__MASK, 0x01
.set Vout_3__PORT, 0
.set Vout_3__PRT, CYREG_PRT0_PRT
.set Vout_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vout_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vout_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vout_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vout_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vout_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vout_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vout_3__PS, CYREG_PRT0_PS
.set Vout_3__SHIFT, 0
.set Vout_3__SLW, CYREG_PRT0_SLW

/* YM_CLK */
.set YM_CLK__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set YM_CLK__0__MASK, 0x01
.set YM_CLK__0__PC, CYREG_PRT3_PC0
.set YM_CLK__0__PORT, 3
.set YM_CLK__0__SHIFT, 0
.set YM_CLK__AG, CYREG_PRT3_AG
.set YM_CLK__AMUX, CYREG_PRT3_AMUX
.set YM_CLK__BIE, CYREG_PRT3_BIE
.set YM_CLK__BIT_MASK, CYREG_PRT3_BIT_MASK
.set YM_CLK__BYP, CYREG_PRT3_BYP
.set YM_CLK__CTL, CYREG_PRT3_CTL
.set YM_CLK__DM0, CYREG_PRT3_DM0
.set YM_CLK__DM1, CYREG_PRT3_DM1
.set YM_CLK__DM2, CYREG_PRT3_DM2
.set YM_CLK__DR, CYREG_PRT3_DR
.set YM_CLK__INP_DIS, CYREG_PRT3_INP_DIS
.set YM_CLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set YM_CLK__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set YM_CLK__LCD_EN, CYREG_PRT3_LCD_EN
.set YM_CLK__MASK, 0x01
.set YM_CLK__PORT, 3
.set YM_CLK__PRT, CYREG_PRT3_PRT
.set YM_CLK__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set YM_CLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set YM_CLK__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set YM_CLK__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set YM_CLK__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set YM_CLK__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set YM_CLK__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set YM_CLK__PS, CYREG_PRT3_PS
.set YM_CLK__SHIFT, 0
.set YM_CLK__SLW, CYREG_PRT3_SLW

/* YM_MOL */
.set YM_MOL__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set YM_MOL__0__MASK, 0x08
.set YM_MOL__0__PC, CYREG_PRT3_PC3
.set YM_MOL__0__PORT, 3
.set YM_MOL__0__SHIFT, 3
.set YM_MOL__AG, CYREG_PRT3_AG
.set YM_MOL__AMUX, CYREG_PRT3_AMUX
.set YM_MOL__BIE, CYREG_PRT3_BIE
.set YM_MOL__BIT_MASK, CYREG_PRT3_BIT_MASK
.set YM_MOL__BYP, CYREG_PRT3_BYP
.set YM_MOL__CTL, CYREG_PRT3_CTL
.set YM_MOL__DM0, CYREG_PRT3_DM0
.set YM_MOL__DM1, CYREG_PRT3_DM1
.set YM_MOL__DM2, CYREG_PRT3_DM2
.set YM_MOL__DR, CYREG_PRT3_DR
.set YM_MOL__INP_DIS, CYREG_PRT3_INP_DIS
.set YM_MOL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set YM_MOL__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set YM_MOL__LCD_EN, CYREG_PRT3_LCD_EN
.set YM_MOL__MASK, 0x08
.set YM_MOL__PORT, 3
.set YM_MOL__PRT, CYREG_PRT3_PRT
.set YM_MOL__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set YM_MOL__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set YM_MOL__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set YM_MOL__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set YM_MOL__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set YM_MOL__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set YM_MOL__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set YM_MOL__PS, CYREG_PRT3_PS
.set YM_MOL__SHIFT, 3
.set YM_MOL__SLW, CYREG_PRT3_SLW

/* YM_MOR */
.set YM_MOR__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set YM_MOR__0__MASK, 0x20
.set YM_MOR__0__PC, CYREG_PRT3_PC5
.set YM_MOR__0__PORT, 3
.set YM_MOR__0__SHIFT, 5
.set YM_MOR__AG, CYREG_PRT3_AG
.set YM_MOR__AMUX, CYREG_PRT3_AMUX
.set YM_MOR__BIE, CYREG_PRT3_BIE
.set YM_MOR__BIT_MASK, CYREG_PRT3_BIT_MASK
.set YM_MOR__BYP, CYREG_PRT3_BYP
.set YM_MOR__CTL, CYREG_PRT3_CTL
.set YM_MOR__DM0, CYREG_PRT3_DM0
.set YM_MOR__DM1, CYREG_PRT3_DM1
.set YM_MOR__DM2, CYREG_PRT3_DM2
.set YM_MOR__DR, CYREG_PRT3_DR
.set YM_MOR__INP_DIS, CYREG_PRT3_INP_DIS
.set YM_MOR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set YM_MOR__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set YM_MOR__LCD_EN, CYREG_PRT3_LCD_EN
.set YM_MOR__MASK, 0x20
.set YM_MOR__PORT, 3
.set YM_MOR__PRT, CYREG_PRT3_PRT
.set YM_MOR__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set YM_MOR__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set YM_MOR__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set YM_MOR__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set YM_MOR__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set YM_MOR__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set YM_MOR__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set YM_MOR__PS, CYREG_PRT3_PS
.set YM_MOR__SHIFT, 5
.set YM_MOR__SLW, CYREG_PRT3_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set Clock_2__CFG3_PHASE_DLY_MASK, 0x0F
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set Clock_2__PM_STBY_MSK, 0x01

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set Clock_3__CFG3_PHASE_DLY_MASK, 0x0F
.set Clock_3__INDEX, 0x01
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set Clock_3__PM_ACT_MSK, 0x02
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set Clock_3__PM_STBY_MSK, 0x02

/* Opamp_1 */
.set Opamp_1_ABuf__CR, CYREG_OPAMP3_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP3_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x08
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x08
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP3_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP3_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP3_TR1

/* Opamp_2 */
.set Opamp_2_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_2_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_2_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_2_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_2_ABuf__PM_ACT_MSK, 0x02
.set Opamp_2_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_2_ABuf__PM_STBY_MSK, 0x02
.set Opamp_2_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_2_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_2_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_2_ABuf__TR1, CYREG_OPAMP1_TR1

/* Opamp_3 */
.set Opamp_3_ABuf__CR, CYREG_OPAMP2_CR
.set Opamp_3_ABuf__MX, CYREG_OPAMP2_MX
.set Opamp_3_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_3_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_3_ABuf__PM_ACT_MSK, 0x04
.set Opamp_3_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_3_ABuf__PM_STBY_MSK, 0x04
.set Opamp_3_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set Opamp_3_ABuf__SW, CYREG_OPAMP2_SW
.set Opamp_3_ABuf__TR0, CYREG_OPAMP2_TR0
.set Opamp_3_ABuf__TR1, CYREG_OPAMP2_TR1

/* YM_Data */
.set YM_Data__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set YM_Data__0__MASK, 0x01
.set YM_Data__0__PC, CYREG_PRT12_PC0
.set YM_Data__0__PORT, 12
.set YM_Data__0__SHIFT, 0
.set YM_Data__1__INTTYPE, CYREG_PICU12_INTTYPE1
.set YM_Data__1__MASK, 0x02
.set YM_Data__1__PC, CYREG_PRT12_PC1
.set YM_Data__1__PORT, 12
.set YM_Data__1__SHIFT, 1
.set YM_Data__2__INTTYPE, CYREG_PICU12_INTTYPE2
.set YM_Data__2__MASK, 0x04
.set YM_Data__2__PC, CYREG_PRT12_PC2
.set YM_Data__2__PORT, 12
.set YM_Data__2__SHIFT, 2
.set YM_Data__3__INTTYPE, CYREG_PICU12_INTTYPE3
.set YM_Data__3__MASK, 0x08
.set YM_Data__3__PC, CYREG_PRT12_PC3
.set YM_Data__3__PORT, 12
.set YM_Data__3__SHIFT, 3
.set YM_Data__4__INTTYPE, CYREG_PICU12_INTTYPE4
.set YM_Data__4__MASK, 0x10
.set YM_Data__4__PC, CYREG_PRT12_PC4
.set YM_Data__4__PORT, 12
.set YM_Data__4__SHIFT, 4
.set YM_Data__5__INTTYPE, CYREG_PICU12_INTTYPE5
.set YM_Data__5__MASK, 0x20
.set YM_Data__5__PC, CYREG_PRT12_PC5
.set YM_Data__5__PORT, 12
.set YM_Data__5__SHIFT, 5
.set YM_Data__6__INTTYPE, CYREG_PICU12_INTTYPE6
.set YM_Data__6__MASK, 0x40
.set YM_Data__6__PC, CYREG_PRT12_PC6
.set YM_Data__6__PORT, 12
.set YM_Data__6__SHIFT, 6
.set YM_Data__7__INTTYPE, CYREG_PICU12_INTTYPE7
.set YM_Data__7__MASK, 0x80
.set YM_Data__7__PC, CYREG_PRT12_PC7
.set YM_Data__7__PORT, 12
.set YM_Data__7__SHIFT, 7
.set YM_Data__AG, CYREG_PRT12_AG
.set YM_Data__BIE, CYREG_PRT12_BIE
.set YM_Data__BIT_MASK, CYREG_PRT12_BIT_MASK
.set YM_Data__BYP, CYREG_PRT12_BYP
.set YM_Data__DM0, CYREG_PRT12_DM0
.set YM_Data__DM1, CYREG_PRT12_DM1
.set YM_Data__DM2, CYREG_PRT12_DM2
.set YM_Data__DR, CYREG_PRT12_DR
.set YM_Data__INP_DIS, CYREG_PRT12_INP_DIS
.set YM_Data__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set YM_Data__MASK, 0xFF
.set YM_Data__PORT, 12
.set YM_Data__PRT, CYREG_PRT12_PRT
.set YM_Data__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set YM_Data__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set YM_Data__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set YM_Data__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set YM_Data__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set YM_Data__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set YM_Data__PS, CYREG_PRT12_PS
.set YM_Data__SHIFT, 0
.set YM_Data__SIO_CFG, CYREG_PRT12_SIO_CFG
.set YM_Data__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set YM_Data__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set YM_Data__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set YM_Data__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 46000000
.set BCLK__BUS_CLK__KHZ, 46000
.set BCLK__BUS_CLK__MHZ, 46
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
