Analysis & Synthesis report for simpleb
Thu May 26 16:47:55 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|altsyncram_v2e2:altsyncram1
 16. Source assignments for ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1
 17. Parameter Settings for User Entity Instance: PLL:PLL0|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: instructionMemory:instructionMemory0|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: ram:ram0|altsyncram:altsyncram_component
 20. altpll Parameter Settings by Entity Instance
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "control3:control5"
 23. Port Connectivity Checks: "ir:IR5"
 24. Port Connectivity Checks: "control3:control4"
 25. Port Connectivity Checks: "externalOut:externalOut0|sevenSeg:a3"
 26. Port Connectivity Checks: "externalOut:externalOut0|sevenSeg:a2"
 27. Port Connectivity Checks: "externalOut:externalOut0|sevenSeg:a1"
 28. Port Connectivity Checks: "externalOut:externalOut0|sevenSeg:a0"
 29. Port Connectivity Checks: "control3:control3_4"
 30. Port Connectivity Checks: "HazardDetectionUnit:HazardDetectionUnit0"
 31. Port Connectivity Checks: "pc:pc0"
 32. Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a7"
 33. Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a6"
 34. Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a5"
 35. Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a4"
 36. Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a3"
 37. Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a2"
 38. Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a1"
 39. Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a0"
 40. In-System Memory Content Editor Settings
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 26 16:47:54 2022       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; simpleb                                     ;
; Top-level Entity Name              ; simpleb                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,587                                       ;
;     Total combinational functions  ; 1,423                                       ;
;     Dedicated logic registers      ; 650                                         ;
; Total registers                    ; 650                                         ;
; Total pins                         ; 83                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23I7       ;                    ;
; Top-level entity name                                                      ; simpleb            ; simpleb            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; simpleb.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v                                                          ;             ;
; control.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/control.v                                                          ;             ;
; alu.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/alu.v                                                              ;             ;
; REG.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/REG.v                                                              ;             ;
; ram.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ram.v                                                              ;             ;
; registerFile.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/registerFile.v                                                     ;             ;
; pc.v                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/pc.v                                                               ;             ;
; externalOut.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/externalOut.v                                                      ;             ;
; multiplexer.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/multiplexer.v                                                      ;             ;
; shifter.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v                                                          ;             ;
; ir.v                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ir.v                                                               ;             ;
; ForwardingUnit.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ForwardingUnit.v                                                   ;             ;
; HazardDetectionUnit.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/HazardDetectionUnit.v                                              ;             ;
; adder16.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/adder16.v                                                          ;             ;
; ar_szcv.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ar_szcv.v                                                          ;             ;
; control3.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/control3.v                                                         ;             ;
; instructionMemory.v                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/instructionMemory.v                                                ;             ;
; Fwd.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/Fwd.v                                                              ;             ;
; cycleCount.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/cycleCount.v                                                       ;             ;
; PLL.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/PLL.v                                                              ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                                             ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                         ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                                        ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                      ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                      ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/pll_altpll.v                                                    ;             ;
; sevenseg.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/sevenseg.v                                                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;             ;
; db/altsyncram_jhc1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_jhc1.tdf                                             ;             ;
; db/altsyncram_v2e2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_v2e2.tdf                                             ;             ;
; BubbleSort.mif                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/BubbleSort.mif                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;             ;
; db/altsyncram_gck1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_gck1.tdf                                             ;             ;
; db/altsyncram_ema2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_ema2.tdf                                             ;             ;
; random.mif                                                         ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/random.mif                                                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld  ;
; db/ip/sld1b18c9ab/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,587                                                                       ;
;                                             ;                                                                             ;
; Total combinational functions               ; 1423                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 858                                                                         ;
;     -- 3 input functions                    ; 305                                                                         ;
;     -- <=2 input functions                  ; 260                                                                         ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 1269                                                                        ;
;     -- arithmetic mode                      ; 154                                                                         ;
;                                             ;                                                                             ;
; Total registers                             ; 650                                                                         ;
;     -- Dedicated logic registers            ; 650                                                                         ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 83                                                                          ;
; Total memory bits                           ; 131072                                                                      ;
;                                             ;                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; PLL:PLL0|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 470                                                                         ;
; Total fan-out                               ; 8026                                                                        ;
; Average fan-out                             ; 3.52                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |simpleb                                                                                                                                ; 1423 (103)          ; 650 (4)                   ; 131072      ; 0            ; 0       ; 0         ; 83   ; 0            ; |simpleb                                                                                                                                                                                                                                                                                                                                            ; simpleb                           ; work         ;
;    |ForwardingUnit:ForwardingUnit0|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|ForwardingUnit:ForwardingUnit0                                                                                                                                                                                                                                                                                                             ; ForwardingUnit                    ; work         ;
;    |Fwd:FWD_A3|                                                                                                                         ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|Fwd:FWD_A3                                                                                                                                                                                                                                                                                                                                 ; Fwd                               ; work         ;
;    |Fwd:FWD_B3|                                                                                                                         ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|Fwd:FWD_B3                                                                                                                                                                                                                                                                                                                                 ; Fwd                               ; work         ;
;    |HazardDetectionUnit:HazardDetectionUnit0|                                                                                           ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|HazardDetectionUnit:HazardDetectionUnit0                                                                                                                                                                                                                                                                                                   ; HazardDetectionUnit               ; work         ;
;    |PLL:PLL0|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|PLL:PLL0                                                                                                                                                                                                                                                                                                                                   ; PLL                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|PLL:PLL0|altpll:altpll_component                                                                                                                                                                                                                                                                                                           ; altpll                            ; work         ;
;          |PLL_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|PLL:PLL0|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                                                 ; PLL_altpll                        ; work         ;
;    |REG:AR4|                                                                                                                            ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|REG:AR4                                                                                                                                                                                                                                                                                                                                    ; REG                               ; work         ;
;    |REG:DR5|                                                                                                                            ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|REG:DR5                                                                                                                                                                                                                                                                                                                                    ; REG                               ; work         ;
;    |REG:ar0|                                                                                                                            ; 80 (80)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|REG:ar0                                                                                                                                                                                                                                                                                                                                    ; REG                               ; work         ;
;    |REG:br0|                                                                                                                            ; 80 (80)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|REG:br0                                                                                                                                                                                                                                                                                                                                    ; REG                               ; work         ;
;    |REG:dr0|                                                                                                                            ; 34 (34)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|REG:dr0                                                                                                                                                                                                                                                                                                                                    ; REG                               ; work         ;
;    |REG:mdr0|                                                                                                                           ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|REG:mdr0                                                                                                                                                                                                                                                                                                                                   ; REG                               ; work         ;
;    |REG:pc2|                                                                                                                            ; 2 (2)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|REG:pc2                                                                                                                                                                                                                                                                                                                                    ; REG                               ; work         ;
;    |adder16:jumpAddressCalucurator|                                                                                                     ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|adder16:jumpAddressCalucurator                                                                                                                                                                                                                                                                                                             ; adder16                           ; work         ;
;    |alu:alu0|                                                                                                                           ; 78 (78)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|alu:alu0                                                                                                                                                                                                                                                                                                                                   ; alu                               ; work         ;
;    |control3:control3_4|                                                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|control3:control3_4                                                                                                                                                                                                                                                                                                                        ; control3                          ; work         ;
;    |control3:control3|                                                                                                                  ; 27 (27)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|control3:control3                                                                                                                                                                                                                                                                                                                          ; control3                          ; work         ;
;    |control3:control4|                                                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|control3:control4                                                                                                                                                                                                                                                                                                                          ; control3                          ; work         ;
;    |control3:control5|                                                                                                                  ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|control3:control5                                                                                                                                                                                                                                                                                                                          ; control3                          ; work         ;
;    |control:control0|                                                                                                                   ; 77 (77)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|control:control0                                                                                                                                                                                                                                                                                                                           ; control                           ; work         ;
;    |cycleCount:cycleCount0|                                                                                                             ; 168 (112)           ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|cycleCount:cycleCount0                                                                                                                                                                                                                                                                                                                     ; cycleCount                        ; work         ;
;       |sevenSeg:a0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|cycleCount:cycleCount0|sevenSeg:a0                                                                                                                                                                                                                                                                                                         ; sevenSeg                          ; work         ;
;       |sevenSeg:a1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|cycleCount:cycleCount0|sevenSeg:a1                                                                                                                                                                                                                                                                                                         ; sevenSeg                          ; work         ;
;       |sevenSeg:a2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|cycleCount:cycleCount0|sevenSeg:a2                                                                                                                                                                                                                                                                                                         ; sevenSeg                          ; work         ;
;       |sevenSeg:a3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|cycleCount:cycleCount0|sevenSeg:a3                                                                                                                                                                                                                                                                                                         ; sevenSeg                          ; work         ;
;       |sevenSeg:a4|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|cycleCount:cycleCount0|sevenSeg:a4                                                                                                                                                                                                                                                                                                         ; sevenSeg                          ; work         ;
;       |sevenSeg:a5|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|cycleCount:cycleCount0|sevenSeg:a5                                                                                                                                                                                                                                                                                                         ; sevenSeg                          ; work         ;
;       |sevenSeg:a6|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|cycleCount:cycleCount0|sevenSeg:a6                                                                                                                                                                                                                                                                                                         ; sevenSeg                          ; work         ;
;       |sevenSeg:a7|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|cycleCount:cycleCount0|sevenSeg:a7                                                                                                                                                                                                                                                                                                         ; sevenSeg                          ; work         ;
;    |externalOut:externalOut0|                                                                                                           ; 28 (0)              ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|externalOut:externalOut0                                                                                                                                                                                                                                                                                                                   ; externalOut                       ; work         ;
;       |sevenSeg:a0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|externalOut:externalOut0|sevenSeg:a0                                                                                                                                                                                                                                                                                                       ; sevenSeg                          ; work         ;
;       |sevenSeg:a1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|externalOut:externalOut0|sevenSeg:a1                                                                                                                                                                                                                                                                                                       ; sevenSeg                          ; work         ;
;       |sevenSeg:a2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|externalOut:externalOut0|sevenSeg:a2                                                                                                                                                                                                                                                                                                       ; sevenSeg                          ; work         ;
;       |sevenSeg:a3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|externalOut:externalOut0|sevenSeg:a3                                                                                                                                                                                                                                                                                                       ; sevenSeg                          ; work         ;
;    |instructionMemory:instructionMemory0|                                                                                               ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|instructionMemory:instructionMemory0                                                                                                                                                                                                                                                                                                       ; instructionMemory                 ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_jhc1:auto_generated|                                                                                               ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_jhc1                   ; work         ;
;             |altsyncram_v2e2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|altsyncram_v2e2:altsyncram1                                                                                                                                                                                                            ; altsyncram_v2e2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 72 (56)             ; 50 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;    |ir:IR3|                                                                                                                             ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|ir:IR3                                                                                                                                                                                                                                                                                                                                     ; ir                                ; work         ;
;    |ir:IR4|                                                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|ir:IR4                                                                                                                                                                                                                                                                                                                                     ; ir                                ; work         ;
;    |ir:IR5|                                                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|ir:IR5                                                                                                                                                                                                                                                                                                                                     ; ir                                ; work         ;
;    |ir:ir0|                                                                                                                             ; 19 (19)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|ir:ir0                                                                                                                                                                                                                                                                                                                                     ; ir                                ; work         ;
;    |multiplexer:ar_ir0|                                                                                                                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|multiplexer:ar_ir0                                                                                                                                                                                                                                                                                                                         ; multiplexer                       ; work         ;
;    |multiplexer:dr_mdr0|                                                                                                                ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|multiplexer:dr_mdr0                                                                                                                                                                                                                                                                                                                        ; multiplexer                       ; work         ;
;    |pc:pc0|                                                                                                                             ; 37 (37)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|pc:pc0                                                                                                                                                                                                                                                                                                                                     ; pc                                ; work         ;
;    |ram:ram0|                                                                                                                           ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|ram:ram0                                                                                                                                                                                                                                                                                                                                   ; ram                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|ram:ram0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_gck1:auto_generated|                                                                                               ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_gck1                   ; work         ;
;             |altsyncram_ema2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1                                                                                                                                                                                                                                        ; altsyncram_ema2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 72 (56)             ; 50 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;    |registerFile:registerFile0|                                                                                                         ; 28 (28)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|registerFile:registerFile0                                                                                                                                                                                                                                                                                                                 ; registerFile                      ; work         ;
;    |shifter:shifter0|                                                                                                                   ; 196 (196)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|shifter:shifter0                                                                                                                                                                                                                                                                                                                           ; shifter                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 172 (1)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 171 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 171 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 171 (1)             ; 114 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 170 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 170 (132)           ; 108 (80)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+
; instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|altsyncram_v2e2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; BubbleSort.mif ;
; ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1|ALTSYNCRAM                             ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; random.mif     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |simpleb|PLL:PLL0                                                                                                                                                                                                                                                            ; PLL.v               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |simpleb|instructionMemory:instructionMemory0                                                                                                                                                                                                                                ; instructionMemory.v ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |simpleb|ram:ram0                                                                                                                                                                                                                                                            ; ram.v               ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+-------------------------------------------+-------------------------------------------------------+
; Register name                             ; Reason for Removal                                    ;
+-------------------------------------------+-------------------------------------------------------+
; control3:control3|p3_memRead              ; Merged with control3:control3|p5_regDstB_A            ;
; control3:control4|p3_memRead              ; Merged with control3:control4|p5_regDstB_A            ;
; cycleCount:cycleCount0|LEDB[0]            ; Merged with cycleCount:cycleCount0|LEDA[0]            ;
; cycleCount:cycleCount0|cycle_selectorB[0] ; Merged with cycleCount:cycleCount0|cycle_selectorA[0] ;
; cycleCount:cycleCount0|cycle_selectorB[1] ; Merged with cycleCount:cycleCount0|cycle_selectorA[1] ;
; cycleCount:cycleCount0|cycle_selectorB[2] ; Merged with cycleCount:cycleCount0|cycle_selectorA[2] ;
; cycleCount:cycleCount0|cycle_selectorB[3] ; Merged with cycleCount:cycleCount0|cycle_selectorA[3] ;
; cycleCount:cycleCount0|LEDA[0]            ; Stuck at GND due to stuck port data_in                ;
; REG:pc2|register[12..15]                  ; Lost fanout                                           ;
; pc:pc0|pc[12..15]                         ; Lost fanout                                           ;
; Total Number of Removed Registers = 16    ;                                                       ;
+-------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+----------------------+--------------------+------------------------------------------------------------+
; Register name        ; Reason for Removal ; Registers Removed due to This Register                     ;
+----------------------+--------------------+------------------------------------------------------------+
; REG:pc2|register[15] ; Lost Fanouts       ; pc:pc0|pc[15], pc:pc0|pc[14], pc:pc0|pc[13], pc:pc0|pc[12] ;
+----------------------+--------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 650   ;
; Number of registers using Synchronous Clear  ; 78    ;
; Number of registers using Synchronous Load   ; 42    ;
; Number of registers using Asynchronous Clear ; 113   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 543   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simpleb|ir:ir0|ir[5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simpleb|registerFile:registerFile0|r[0][0]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simpleb|registerFile:registerFile0|r[1][5]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simpleb|registerFile:registerFile0|r[2][3]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simpleb|registerFile:registerFile0|r[3][2]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simpleb|registerFile:registerFile0|r[4][14]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simpleb|registerFile:registerFile0|r[5][13]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simpleb|registerFile:registerFile0|r[6][4]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simpleb|registerFile:registerFile0|r[7][15]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |simpleb|ir:IR3|ir[6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simpleb|REG:pc2|register[14]                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |simpleb|control3:control5|p5_regWren                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |simpleb|pc:pc0|pc[2]                                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |simpleb|REG:dr0|register[1]                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simpleb|control3:control3|p5_regDstB_A                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |simpleb|REG:mdr0|register[2]                                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |simpleb|control3:control3|p3_alu_shif                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |simpleb|cycleCount:cycleCount0|cycle_selectorA[3]                                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |simpleb|cycleCount:cycleCount0|LEDB[7]                                                                                                                                                                                                                                                                                                                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |simpleb|REG:ar0|register[6]                                                                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |simpleb|REG:br0|register[7]                                                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |simpleb|control3:control3|p5_dr_mdr                                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |simpleb|control3:control3|p3_opcode[2]                                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |simpleb|control:control0|count[2]                                                                                                                                                                                                                                                                                                                                ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |simpleb|instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |simpleb|ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |simpleb|aluSourceBR[12]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |simpleb|aluSourceAR_src[3]                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; No         ; |simpleb|alu:alu0|Add0                                                                                                                                                                                                                                                                                                                                            ;
; 11:1               ; 16 bits   ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; No         ; |simpleb|alu:alu0|Mux10                                                                                                                                                                                                                                                                                                                                           ;
; 21:1               ; 4 bits    ; 56 LEs        ; 20 LEs               ; 36 LEs                 ; No         ; |simpleb|shifter:shifter0|Mux18                                                                                                                                                                                                                                                                                                                                   ;
; 20:1               ; 3 bits    ; 39 LEs        ; 15 LEs               ; 24 LEs                 ; No         ; |simpleb|shifter:shifter0|Mux24                                                                                                                                                                                                                                                                                                                                   ;
; 21:1               ; 2 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; No         ; |simpleb|shifter:shifter0|Mux26                                                                                                                                                                                                                                                                                                                                   ;
; 22:1               ; 2 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; No         ; |simpleb|shifter:shifter0|Mux28                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |simpleb|alu:alu0|Add0                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |simpleb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|altsyncram_v2e2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL0|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 50000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 5                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instructionMemory:instructionMemory0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; BubbleSort.mif       ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_jhc1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 16                   ; Signed Integer            ;
; WIDTHAD_A                          ; 12                   ; Signed Integer            ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; random.mif           ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_gck1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; PLL:PLL0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 50000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                    ;
; Entity Instance                           ; instructionMemory:instructionMemory0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; ram:ram0|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control3:control5"                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; memRead         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ar_ir           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; outputEnable    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; alu_shif        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; alu_shif_ar     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; memWren         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; data_input      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; opcode          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; p3_memRead      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_ar_ir        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_outputEnable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_alu_shif     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_alu_shif_ar  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_4_memWren    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p4_data_input   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_opcode       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ir:IR5"                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ir[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ir[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control3:control4"                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ar_ir           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; outputEnable    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; alu_shif        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; alu_shif_ar     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; memWren         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; opcode          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; p3_ar_ir        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_outputEnable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_alu_shif     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_alu_shif_ar  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_4_memWren    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_opcode       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "externalOut:externalOut0|sevenSeg:a3"                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; selector ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "externalOut:externalOut0|sevenSeg:a2"                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; selector ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "externalOut:externalOut0|sevenSeg:a1"                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; selector ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "externalOut:externalOut0|sevenSeg:a0"                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; selector ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control3:control3_4"                                                                                                                                    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; memRead         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ar_ir           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; outputEnable    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; alu_shif        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; alu_shif_ar     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; data_input      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; regDstB_A       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dr_mdr          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; regWren         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; opcode          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; p3_memRead      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_ar_ir        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_outputEnable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_alu_shif     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_alu_shif_ar  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p4_data_input   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p5_regDstB_A    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p5_dr_mdr       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p5_regWren      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; p3_opcode       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HazardDetectionUnit:HazardDetectionUnit0"                                                                                                                         ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                 ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; p4_data_input_3 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "p4_data_input_3[2..1]" will be connected to GND. ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc:pc0"                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; pc[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a7"                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; selector ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a6"                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; selector ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a5"                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; selector ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a4"                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; selector ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a3"                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; selector ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a2"                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; selector ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a1"                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; selector ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycleCount:cycleCount0|sevenSeg:a0"                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; selector ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                        ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 16    ; 4096  ; Read/Write ; instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated ;
; 1              ; NONE        ; 16    ; 4096  ; Read/Write ; ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated                             ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 137                         ;
; cycloneiii_ff         ; 536                         ;
;     CLR               ; 14                          ;
;     ENA               ; 388                         ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 24                          ;
;     ENA SCLR          ; 31                          ;
;     SCLR              ; 34                          ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 1                           ;
;     plain             ; 29                          ;
; cycloneiii_lcell_comb ; 1277                        ;
;     arith             ; 146                         ;
;         2 data inputs ; 118                         ;
;         3 data inputs ; 28                          ;
;     normal            ; 1131                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 94                          ;
;         3 data inputs ; 211                         ;
;         4 data inputs ; 790                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 6.62                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 165                                      ;
; cycloneiii_ff         ; 114                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 49                                       ;
;     ENA CLR SLD       ; 7                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 172                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 164                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 23                                       ;
;         3 data inputs ; 66                                       ;
;         4 data inputs ; 68                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.84                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu May 26 16:47:11 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simpleb -c simpleb
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file simpleb.v
    Info (12023): Found entity 1: simpleb File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg.v
    Info (12023): Found entity 1: REG File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file phasecounter.v
    Info (12023): Found entity 1: phaseCounter File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/phaseCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerFile File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/registerFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file szcv.v
    Info (12023): Found entity 1: szcv File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/szcv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file externalout.v
    Info (12023): Found entity 1: externalOut File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/externalOut.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file multiplexer.v
    Info (12023): Found entity 1: multiplexer File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/multiplexer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file demultiplexer.v
    Info (12023): Found entity 1: demultiplexer File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/demultiplexer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: shifter File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: ir File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ir.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.v
    Info (12023): Found entity 1: ForwardingUnit File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ForwardingUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazarddetectionunit.v
    Info (12023): Found entity 1: HazardDetectionUnit File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/HazardDetectionUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder16.v
    Info (12023): Found entity 1: adder16 File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/adder16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ar_szcv.v
    Info (12023): Found entity 1: ar_szcv File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ar_szcv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control3.v
    Info (12023): Found entity 1: control3 File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/control3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/instructionMemory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fwd.v
    Info (12023): Found entity 1: Fwd File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/Fwd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cyclecount.v
    Info (12023): Found entity 1: cycleCount File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/cycleCount.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/PLL.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(28): created implicit net for "inst0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(29): created implicit net for "ins3" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(31): created implicit net for "PC" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(32): created implicit net for "AR" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(33): created implicit net for "AR_4" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(34): created implicit net for "BR" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(35): created implicit net for "ARSource" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(36): created implicit net for "MEMQ" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(37): created implicit net for "ALUAR" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(38): created implicit net for "ALUBR" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(39): created implicit net for "ALUARS" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(40): created implicit net for "DR" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(41): created implicit net for "MDR" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(44): created implicit net for "WRd" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(45): created implicit net for "WRa" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(49): created implicit net for "Rd3" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(50): created implicit net for "Rd4" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(52): created implicit net for "Ja" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(58): created implicit net for "clock" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(136): created implicit net for "ar_s" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 136
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(136): created implicit net for "ar_z" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 136
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(136): created implicit net for "ar_c" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 136
Warning (10236): Verilog HDL Implicit Net warning at simpleb.v(136): created implicit net for "ar_v" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 136
Info (12127): Elaborating entity "simpleb" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(28): object "inst0" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(29): object "ins3" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 29
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(31): object "PC" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 31
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(32): object "AR" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 32
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(33): object "AR_4" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 33
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(34): object "BR" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 34
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(35): object "ARSource" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 35
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(36): object "MEMQ" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(37): object "ALUAR" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(38): object "ALUBR" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(39): object "ALUARS" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 39
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(40): object "DR" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 40
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(41): object "MDR" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 41
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(44): object "WRd" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 44
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(45): object "WRa" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(49): object "Rd3" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(50): object "Rd4" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 50
Warning (10036): Verilog HDL or VHDL warning at simpleb.v(52): object "Ja" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 52
Warning (10230): Verilog HDL assignment warning at simpleb.v(28): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 28
Warning (10230): Verilog HDL assignment warning at simpleb.v(29): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 29
Warning (10230): Verilog HDL assignment warning at simpleb.v(31): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 31
Warning (10230): Verilog HDL assignment warning at simpleb.v(32): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 32
Warning (10230): Verilog HDL assignment warning at simpleb.v(33): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 33
Warning (10230): Verilog HDL assignment warning at simpleb.v(34): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 34
Warning (10230): Verilog HDL assignment warning at simpleb.v(35): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 35
Warning (10230): Verilog HDL assignment warning at simpleb.v(36): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 36
Warning (10230): Verilog HDL assignment warning at simpleb.v(37): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 37
Warning (10230): Verilog HDL assignment warning at simpleb.v(38): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 38
Warning (10230): Verilog HDL assignment warning at simpleb.v(39): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 39
Warning (10230): Verilog HDL assignment warning at simpleb.v(40): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 40
Warning (10230): Verilog HDL assignment warning at simpleb.v(41): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 41
Warning (10230): Verilog HDL assignment warning at simpleb.v(44): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 44
Warning (10230): Verilog HDL assignment warning at simpleb.v(45): truncated value with size 3 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 45
Warning (10230): Verilog HDL assignment warning at simpleb.v(49): truncated value with size 3 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 49
Warning (10230): Verilog HDL assignment warning at simpleb.v(50): truncated value with size 3 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 50
Warning (10230): Verilog HDL assignment warning at simpleb.v(52): truncated value with size 16 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 52
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 58
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL0|altpll:altpll_component" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/PLL.v Line: 90
Info (12130): Elaborated megafunction instantiation "PLL:PLL0|altpll:altpll_component" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/PLL.v Line: 90
Info (12133): Instantiated megafunction "PLL:PLL0|altpll:altpll_component" with the following parameter: File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/PLL.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "50000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL0|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "cycleCount" for hierarchy "cycleCount:cycleCount0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 71
Warning (12125): Using design file sevenseg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sevenSeg File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/sevenseg.v Line: 1
Info (12128): Elaborating entity "sevenSeg" for hierarchy "cycleCount:cycleCount0|sevenSeg:a0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/cycleCount.v Line: 7
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 74
Warning (10230): Verilog HDL assignment warning at pc.v(9): truncated value with size 32 to match size of target (16) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/pc.v Line: 9
Warning (10230): Verilog HDL assignment warning at pc.v(20): truncated value with size 32 to match size of target (16) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/pc.v Line: 20
Info (12128): Elaborating entity "instructionMemory" for hierarchy "instructionMemory:instructionMemory0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 76
Info (12128): Elaborating entity "altsyncram" for hierarchy "instructionMemory:instructionMemory0|altsyncram:altsyncram_component" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/instructionMemory.v Line: 81
Info (12130): Elaborated megafunction instantiation "instructionMemory:instructionMemory0|altsyncram:altsyncram_component" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/instructionMemory.v Line: 81
Info (12133): Instantiated megafunction "instructionMemory:instructionMemory0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/instructionMemory.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "BubbleSort.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jhc1.tdf
    Info (12023): Found entity 1: altsyncram_jhc1 File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_jhc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jhc1" for hierarchy "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v2e2.tdf
    Info (12023): Found entity 1: altsyncram_v2e2 File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_v2e2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v2e2" for hierarchy "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|altsyncram_v2e2:altsyncram1" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_jhc1.tdf Line: 34
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_jhc1.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_jhc1.tdf Line: 35
Info (12133): Instantiated megafunction "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_jhc1.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "instructionMemory:instructionMemory0|altsyncram:altsyncram_component|altsyncram_jhc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "ir" for hierarchy "ir:ir0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 78
Info (12128): Elaborating entity "REG" for hierarchy "REG:pc2" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 80
Info (12128): Elaborating entity "control" for hierarchy "control:control0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 82
Warning (10230): Verilog HDL assignment warning at control.v(45): truncated value with size 32 to match size of target (16) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/control.v Line: 45
Info (12128): Elaborating entity "adder16" for hierarchy "adder16:jumpAddressCalucurator" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 86
Info (12128): Elaborating entity "HazardDetectionUnit" for hierarchy "HazardDetectionUnit:HazardDetectionUnit0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 88
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ForwardingUnit:ForwardingUnit0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 93
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:registerFile0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 95
Info (12128): Elaborating entity "control3" for hierarchy "control3:control3" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 97
Info (12128): Elaborating entity "externalOut" for hierarchy "externalOut:externalOut0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 107
Info (12128): Elaborating entity "Fwd" for hierarchy "Fwd:FWD_A3" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 109
Info (12128): Elaborating entity "multiplexer" for hierarchy "multiplexer:ar_ir0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 123
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 127
Warning (10230): Verilog HDL assignment warning at alu.v(36): truncated value with size 32 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/alu.v Line: 36
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:shifter0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 129
Warning (10036): Verilog HDL or VHDL warning at shifter.v(24): object "shifted_double_in" assigned a value but never read File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v Line: 24
Warning (10230): Verilog HDL assignment warning at shifter.v(75): truncated value with size 17 to match size of target (16) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v Line: 75
Warning (10230): Verilog HDL assignment warning at shifter.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v Line: 77
Warning (10270): Verilog HDL Case Statement warning at shifter.v(50): incomplete case statement has no default case item File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v Line: 50
Warning (10776): Verilog HDL warning at shifter.v(47): variable shiftout in static task or function shiftout may have unintended latch behavior File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v Line: 47
Warning (10241): Verilog HDL Function Declaration warning at shifter.v(47): function "shiftout" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v Line: 47
Warning (10030): Net "shiftout" at shifter.v(47) has no driver or initial value, using a default initial value '0' File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v Line: 47
Info (12128): Elaborating entity "ar_szcv" for hierarchy "ar_szcv:ar_szcv0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 136
Warning (10230): Verilog HDL assignment warning at ar_szcv.v(4): truncated value with size 32 to match size of target (1) File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ar_szcv.v Line: 4
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram0" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 154
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram0|altsyncram:altsyncram_component" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "ram:ram0|altsyncram:altsyncram_component" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ram.v Line: 85
Info (12133): Instantiated megafunction "ram:ram0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "random.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gck1.tdf
    Info (12023): Found entity 1: altsyncram_gck1 File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_gck1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gck1" for hierarchy "ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ema2.tdf
    Info (12023): Found entity 1: altsyncram_ema2 File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_ema2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ema2" for hierarchy "ram:ram0|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1" File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_gck1.tdf Line: 36
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (2048) in the Memory Initialization File "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/random.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ram.v Line: 85
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.05.26.16:47:32 Progress: Loading sld1b18c9ab/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1b18c9ab/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 16 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED0[0]" is stuck at GND File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 4
    Warning (13410): Pin "LED1[0]" is stuck at GND File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 4
    Warning (13410): Pin "LED2[0]" is stuck at GND File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 4
    Warning (13410): Pin "LED3[0]" is stuck at GND File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 4
    Warning (13410): Pin "count_LEDA[0]" is stuck at GND File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 5
    Warning (13410): Pin "count_LEDB[0]" is stuck at GND File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 5
    Warning (13410): Pin "selector" is stuck at VCC File: C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v Line: 7
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/output_files/simpleb.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1728 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 1607 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Thu May 26 16:47:55 2022
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/output_files/simpleb.map.smsg.


