# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/pci/xgene-pci.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: AppliedMicro X-Gene PCIe interface

maintainers:
  - Tanmay Inamdar <tinamdar@apm.com>
description: test

properties:
  compatible:
    items:
      - const: apm,xgene-pcie
      - const: apm,xgene2-pcie
    minItems: 2
    maxItems: 2
    additionalItems: false
  device_type:
    items:
      - const: pci
    minItems: 1
    maxItems: 1
    additionalItems: false
  '#interrupt-cells':
    const: 0x1
  '#size-cells':
    const: 0x2
  '#address-cells':
    const: 0x3
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg-names:
    items:
      - const: csr
      - const: cfg
    minItems: 2
    maxItems: 2
    additionalItems: false
  ranges: {}
  dma-ranges: {}
  bus-range: {}
  interrupt-map-mask: {}
  interrupt-map: {}
  dma-coherent: {}
  clocks: {}
  msi-parent: {}
historical: |+
  * AppliedMicro X-Gene PCIe interface

  Required properties:
  - device_type: set to "pci"
  - compatible: should contain "apm,xgene-pcie" to identify the core.
  - reg: A list of physical base address and length for each set of controller
         registers. Must contain an entry for each entry in the reg-names
         property.
  - reg-names: Must include the following entries:
    "csr": controller configuration registers.
    "cfg": PCIe configuration space registers.
  - #address-cells: set to <3>
  - #size-cells: set to <2>
  - ranges: ranges for the outbound memory, I/O regions.
  - dma-ranges: ranges for the inbound memory regions.
  - #interrupt-cells: set to <1>
  - interrupt-map-mask and interrupt-map: standard PCI properties
  	to define the mapping of the PCIe interface to interrupt
  	numbers.
  - clocks: from common clock binding: handle to pci clock.

  Optional properties:
  - status: Either "ok" or "disabled".
  - dma-coherent: Present if DMA operations are coherent

...
