Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 18:54:45 2021
| Host         : DESKTOP-LR85IAF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_filter_fsm_control_sets_placed.rpt
| Design       : top_level_filter_fsm
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              98 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+------------------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+-------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | done_i_1_n_0      | rst_IBUF                     |                1 |              2 |
|  clk_IBUF_BUFG | rea1_IBUF         |                              |                7 |              8 |
|  clk_IBUF_BUFG | rea2_IBUF         |                              |                6 |              8 |
|  clk_IBUF_BUFG |                   |                              |               12 |             17 |
|  clk_IBUF_BUFG | AVE_FILTER/accu   | AVE_FILTER/countV[0]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG | AVE_FILTER/countP | AVE_FILTER/countH[0]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG | AVE_FILTER/countP | rst_IBUF                     |                8 |             32 |
+----------------+-------------------+------------------------------+------------------+----------------+


