
*** Running vivado
    with args -log HDMI_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_bd_wrapper.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 241.270 ; gain = 26.289
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programs/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:01:53 . Memory (MB): peak = 336.070 ; gain = 94.801
Command: synth_design -top HDMI_bd_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 451.656 ; gain = 102.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_wrapper' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'HDMI_bd' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:779' bound to instance 'HDMI_bd_i' of component 'HDMI_bd' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:806]
INFO: [Synth 8-638] synthesizing module 'Detect_centre_imp_Y7EHMB' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:28]
INFO: [Synth 8-3491] module 'HDMI_bd_Blank_pixel_counter_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_Blank_pixel_counter_0_stub.vhdl:5' bound to instance 'Blank_pixel_counter' of component 'HDMI_bd_Blank_pixel_counter_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:179]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_Blank_pixel_counter_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_Blank_pixel_counter_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'HDMI_bd_adapt_input_ouput_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_adapt_input_ouput_0_0_stub.vhdl:5' bound to instance 'adapt_input_ouput_0' of component 'HDMI_bd_adapt_input_ouput_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:186]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_adapt_input_ouput_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_adapt_input_ouput_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'HDMI_bd_adapt_input_ouput_1_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_adapt_input_ouput_1_0_stub.vhdl:5' bound to instance 'adapt_input_ouput_1' of component 'HDMI_bd_adapt_input_ouput_1_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:191]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_adapt_input_ouput_1_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_adapt_input_ouput_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'HDMI_bd_adapt_input_ouput_2_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_adapt_input_ouput_2_0_stub.vhdl:5' bound to instance 'adapt_input_ouput_2' of component 'HDMI_bd_adapt_input_ouput_2_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:196]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_adapt_input_ouput_2_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_adapt_input_ouput_2_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'HDMI_bd_add_Nbits_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_add_Nbits_0_0_stub.vhdl:5' bound to instance 'add_Nbits_0' of component 'HDMI_bd_add_Nbits_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:201]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_add_Nbits_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_add_Nbits_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'HDMI_bd_add_Nbits_1_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_add_Nbits_1_0_stub.vhdl:5' bound to instance 'add_Nbits_1' of component 'HDMI_bd_add_Nbits_1_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:209]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_add_Nbits_1_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_add_Nbits_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'HDMI_bd_column_counter_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_column_counter_0_stub.vhdl:5' bound to instance 'column_counter' of component 'HDMI_bd_column_counter_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:217]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_column_counter_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_column_counter_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'HDMI_bd_detect_end_image_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_detect_end_image_0_0_stub.vhdl:5' bound to instance 'detect_end_image_0' of component 'HDMI_bd_detect_end_image_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:224]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_detect_end_image_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_detect_end_image_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'HDMI_bd_div_xAxis_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_div_xAxis_0_stub.vhdl:5' bound to instance 'div_xAxis' of component 'HDMI_bd_div_xAxis_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:231]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_div_xAxis_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_div_xAxis_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'HDMI_bd_div_yAxis_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_div_yAxis_0_stub.vhdl:5' bound to instance 'div_yAxis' of component 'HDMI_bd_div_yAxis_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:241]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_div_yAxis_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_div_yAxis_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'HDMI_bd_divideur_select_outp_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_divideur_select_outp_0_0_stub.vhdl:5' bound to instance 'divideur_select_outp_0' of component 'HDMI_bd_divideur_select_outp_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:251]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_divideur_select_outp_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_divideur_select_outp_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'HDMI_bd_divideur_select_outp_1_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_divideur_select_outp_1_0_stub.vhdl:5' bound to instance 'divideur_select_outp_1' of component 'HDMI_bd_divideur_select_outp_1_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:256]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_divideur_select_outp_1_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_divideur_select_outp_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'HDMI_bd_ligne_counter_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_ligne_counter_0_stub.vhdl:5' bound to instance 'ligne_counter' of component 'HDMI_bd_ligne_counter_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:261]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_ligne_counter_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_ligne_counter_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'HDMI_bd_rdc_1bit_1_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_rdc_1bit_1_0_stub.vhdl:5' bound to instance 'rdc_1bit_1' of component 'HDMI_bd_rdc_1bit_1_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:268]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_rdc_1bit_1_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_rdc_1bit_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'HDMI_bd_xlconstant_0_2' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_xlconstant_0_2_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'HDMI_bd_xlconstant_0_2' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:276]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_xlconstant_0_2' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_xlconstant_0_2_stub.vhdl:12]
WARNING: [Synth 8-3848] Net NLW_add_Nbits_0_B_UNCONNECTED in module/entity Detect_centre_imp_Y7EHMB does not have driver. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:164]
WARNING: [Synth 8-3848] Net NLW_add_Nbits_1_B_UNCONNECTED in module/entity Detect_centre_imp_Y7EHMB does not have driver. [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'Detect_centre_imp_Y7EHMB' (1#1) [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:28]
INFO: [Synth 8-638] synthesizing module 'Moyenneur_imp_FLWLV2' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:294]
INFO: [Synth 8-3491] module 'HDMI_bd_xlconstant_1_2' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_xlconstant_1_2_stub.vhdl:5' bound to instance 'ENABLE' of component 'HDMI_bd_xlconstant_1_2' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:413]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_xlconstant_1_2' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_xlconstant_1_2_stub.vhdl:12]
INFO: [Synth 8-3491] module 'HDMI_bd_c_addsub_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_c_addsub_0_0_stub.vhdl:5' bound to instance 'c_addsub_0' of component 'HDMI_bd_c_addsub_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:417]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_c_addsub_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_c_addsub_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'HDMI_bd_c_addsub_0_1' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_c_addsub_0_1_stub.vhdl:5' bound to instance 'c_addsub_1' of component 'HDMI_bd_c_addsub_0_1' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:424]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_c_addsub_0_1' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_c_addsub_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'HDMI_bd_c_addsub_0_2' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_c_addsub_0_2_stub.vhdl:5' bound to instance 'c_addsub_2' of component 'HDMI_bd_c_addsub_0_2' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:431]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_c_addsub_0_2' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_c_addsub_0_2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'HDMI_bd_c_addsub_2_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_c_addsub_2_0_stub.vhdl:5' bound to instance 'c_addsub_3' of component 'HDMI_bd_c_addsub_2_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:438]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_c_addsub_2_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_c_addsub_2_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'HDMI_bd_div_16_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_div_16_0_0_stub.vhdl:5' bound to instance 'div_16_0' of component 'HDMI_bd_div_16_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:445]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_div_16_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_div_16_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'HDMI_bd_mult_gen_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_mult_gen_0_0_stub.vhdl:5' bound to instance 'mult_gen_0' of component 'HDMI_bd_mult_gen_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:450]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_mult_gen_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_mult_gen_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'HDMI_bd_mult_gen_0_2' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_mult_gen_0_2_stub.vhdl:5' bound to instance 'mult_gen_1' of component 'HDMI_bd_mult_gen_0_2' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:455]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_mult_gen_0_2' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_mult_gen_0_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'HDMI_bd_mult_gen_0_3' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_mult_gen_0_3_stub.vhdl:5' bound to instance 'mult_gen_2' of component 'HDMI_bd_mult_gen_0_3' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:460]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_mult_gen_0_3' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_mult_gen_0_3_stub.vhdl:13]
INFO: [Synth 8-3491] module 'HDMI_bd_reg_Nbits_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_Nbits_0_0_stub.vhdl:5' bound to instance 'reg_Nbits_0' of component 'HDMI_bd_reg_Nbits_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:465]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_reg_Nbits_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_Nbits_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'HDMI_bd_reg_Nbits_0_1' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_Nbits_0_1_stub.vhdl:5' bound to instance 'reg_Nbits_1' of component 'HDMI_bd_reg_Nbits_0_1' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:473]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_reg_Nbits_0_1' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_Nbits_0_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'HDMI_bd_reg_Nbits_0_2' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_Nbits_0_2_stub.vhdl:5' bound to instance 'reg_Nbits_2' of component 'HDMI_bd_reg_Nbits_0_2' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:481]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_reg_Nbits_0_2' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_Nbits_0_2_stub.vhdl:16]
INFO: [Synth 8-3491] module 'HDMI_bd_reg_Nbits_0_3' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_Nbits_0_3_stub.vhdl:5' bound to instance 'reg_Nbits_3' of component 'HDMI_bd_reg_Nbits_0_3' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:489]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_reg_Nbits_0_3' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_Nbits_0_3_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'Moyenneur_imp_FLWLV2' (2#1) [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:294]
INFO: [Synth 8-3491] module 'HDMI_bd_RGB_to_Y_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_RGB_to_Y_0_0_stub.vhdl:5' bound to instance 'RGB_to_Y_0' of component 'HDMI_bd_RGB_to_Y_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:969]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_RGB_to_Y_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_RGB_to_Y_0_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'Segmentation_imp_1V2EHQ9' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:512]
INFO: [Synth 8-3491] module 'HDMI_bd_xlconstant_0_3' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_xlconstant_0_3_stub.vhdl:5' bound to instance 'ENABLE' of component 'HDMI_bd_xlconstant_0_3' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:583]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_xlconstant_0_3' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_xlconstant_0_3_stub.vhdl:12]
INFO: [Synth 8-3491] module 'HDMI_bd_Seuillage_0_3' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_Seuillage_0_3_stub.vhdl:5' bound to instance 'Seuillage_0' of component 'HDMI_bd_Seuillage_0_3' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:587]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_Seuillage_0_3' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_Seuillage_0_3_stub.vhdl:14]
INFO: [Synth 8-3491] module 'HDMI_bd_abs_8bits_signed_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_abs_8bits_signed_0_0_stub.vhdl:5' bound to instance 'abs_8bits_signed_0' of component 'HDMI_bd_abs_8bits_signed_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:593]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_abs_8bits_signed_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_abs_8bits_signed_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'HDMI_bd_c_addsub_0_4' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_c_addsub_0_4_stub.vhdl:5' bound to instance 'c_addsub_1' of component 'HDMI_bd_c_addsub_0_4' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:598]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_c_addsub_0_4' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_c_addsub_0_4_stub.vhdl:15]
INFO: [Synth 8-3491] module 'HDMI_bd_reg_Nbits_0_4' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_Nbits_0_4_stub.vhdl:5' bound to instance 'reg_Nbits_0' of component 'HDMI_bd_reg_Nbits_0_4' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:605]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_reg_Nbits_0_4' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_Nbits_0_4_stub.vhdl:16]
INFO: [Synth 8-3491] module 'HDMI_bd_reg_Nbits_0_5' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_Nbits_0_5_stub.vhdl:5' bound to instance 'reg_Nbits_1' of component 'HDMI_bd_reg_Nbits_0_5' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:613]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_reg_Nbits_0_5' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_Nbits_0_5_stub.vhdl:16]
INFO: [Synth 8-3491] module 'HDMI_bd_reg_Nbits_1_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_Nbits_1_0_stub.vhdl:5' bound to instance 'reg_Nbits_2' of component 'HDMI_bd_reg_Nbits_1_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:621]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_reg_Nbits_1_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_Nbits_1_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'Segmentation_imp_1V2EHQ9' (3#1) [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:512]
INFO: [Synth 8-3491] module 'HDMI_bd_xlconstant_0_1' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_xlconstant_0_1_stub.vhdl:5' bound to instance 'VDD' of component 'HDMI_bd_xlconstant_0_1' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:982]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_xlconstant_0_1' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_xlconstant_0_1_stub.vhdl:12]
INFO: [Synth 8-3491] module 'HDMI_bd_affiche_centre_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_affiche_centre_0_0_stub.vhdl:5' bound to instance 'affiche_centre_0' of component 'HDMI_bd_affiche_centre_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:986]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_affiche_centre_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_affiche_centre_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'HDMI_bd_clk_wiz_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'HDMI_bd_clk_wiz_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:995]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_clk_wiz_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'HDMI_bd_dvi2rgb_0_1' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_dvi2rgb_0_1_stub.vhdl:5' bound to instance 'dvi2rgb_0' of component 'HDMI_bd_dvi2rgb_0_1' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:1002]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_dvi2rgb_0_1' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_dvi2rgb_0_1_stub.vhdl:30]
INFO: [Synth 8-638] synthesizing module 'filtrage_intensif_imp_EBE6GW' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:643]
INFO: [Synth 8-3491] module 'HDMI_bd_ET_logique_5entree_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_ET_logique_5entree_0_0_stub.vhdl:5' bound to instance 'ET_logique_5entree_0' of component 'HDMI_bd_ET_logique_5entree_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:720]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_ET_logique_5entree_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_ET_logique_5entree_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'HDMI_bd_reg_1bit_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_1bit_0_0_stub.vhdl:5' bound to instance 'reg_1bit_0' of component 'HDMI_bd_reg_1bit_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:730]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_reg_1bit_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_1bit_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'HDMI_bd_reg_1bit_0_1' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_1bit_0_1_stub.vhdl:5' bound to instance 'reg_1bit_1' of component 'HDMI_bd_reg_1bit_0_1' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:738]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_reg_1bit_0_1' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_1bit_0_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'HDMI_bd_reg_1bit_0_2' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_1bit_0_2_stub.vhdl:5' bound to instance 'reg_1bit_2' of component 'HDMI_bd_reg_1bit_0_2' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:746]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_reg_1bit_0_2' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_1bit_0_2_stub.vhdl:16]
INFO: [Synth 8-3491] module 'HDMI_bd_reg_1bit_2_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_1bit_2_0_stub.vhdl:5' bound to instance 'reg_1bit_3' of component 'HDMI_bd_reg_1bit_2_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:754]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_reg_1bit_2_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_1bit_2_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'HDMI_bd_reg_1bit_3_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_1bit_3_0_stub.vhdl:5' bound to instance 'reg_1bit_4' of component 'HDMI_bd_reg_1bit_3_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:762]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_reg_1bit_3_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_reg_1bit_3_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'HDMI_bd_xlconstant_0_0' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'HDMI_bd_xlconstant_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:770]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_xlconstant_0_0' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'filtrage_intensif_imp_EBE6GW' (4#1) [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:643]
INFO: [Synth 8-3491] module 'HDMI_bd_rgb2dvi_0_1' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_rgb2dvi_0_1_stub.vhdl:5' bound to instance 'rgb2dvi_0' of component 'HDMI_bd_rgb2dvi_0_1' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:1031]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_rgb2dvi_0_1' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/.Xil/Vivado-7256-pcetu-135/realtime/HDMI_bd_rgb2dvi_0_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'HDMI_bd' (5#1) [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:806]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Programs/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'hdmi_in_ddc_scl_iobuf' of component 'IOBUF' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd:92]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Programs/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (6#1) [C:/Programs/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Programs/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660' bound to instance 'hdmi_in_ddc_sda_iobuf' of component 'IOBUF' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'HDMI_bd_wrapper' (7#1) [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 508.820 ; gain = 159.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 508.820 ; gain = 159.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 508.820 ; gain = 159.512
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_in_context.xdc] for cell 'HDMI_bd_i/clk_wiz_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_in_context.xdc] for cell 'HDMI_bd_i/clk_wiz_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_1/HDMI_bd_xlconstant_0_1/design_1_xlconstant_0_0_in_context.xdc] for cell 'HDMI_bd_i/VDD'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_1/HDMI_bd_xlconstant_0_1/design_1_xlconstant_0_0_in_context.xdc] for cell 'HDMI_bd_i/VDD'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc] for cell 'HDMI_bd_i/dvi2rgb_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc] for cell 'HDMI_bd_i/dvi2rgb_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc] for cell 'HDMI_bd_i/rgb2dvi_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc] for cell 'HDMI_bd_i/rgb2dvi_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_RGB_to_Y_0_0/HDMI_bd_RGB_to_Y_0_0/HDMI_bd_RGB_to_Y_0_0_in_context.xdc] for cell 'HDMI_bd_i/RGB_to_Y_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_RGB_to_Y_0_0/HDMI_bd_RGB_to_Y_0_0/HDMI_bd_RGB_to_Y_0_0_in_context.xdc] for cell 'HDMI_bd_i/RGB_to_Y_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_abs_8bits_signed_0_0/HDMI_bd_abs_8bits_signed_0_0/HDMI_bd_abs_8bits_signed_0_0_in_context.xdc] for cell 'HDMI_bd_i/Segmentation/abs_8bits_signed_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_abs_8bits_signed_0_0/HDMI_bd_abs_8bits_signed_0_0/HDMI_bd_abs_8bits_signed_0_0_in_context.xdc] for cell 'HDMI_bd_i/Segmentation/abs_8bits_signed_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_3/HDMI_bd_xlconstant_0_3/design_1_xlconstant_0_0_in_context.xdc] for cell 'HDMI_bd_i/Segmentation/ENABLE'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_3/HDMI_bd_xlconstant_0_3/design_1_xlconstant_0_0_in_context.xdc] for cell 'HDMI_bd_i/Segmentation/ENABLE'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_16_0_0/HDMI_bd_div_16_0_0/HDMI_bd_div_16_0_0_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/div_16_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_16_0_0/HDMI_bd_div_16_0_0/HDMI_bd_div_16_0_0_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/div_16_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_3_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/mult_gen_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_3_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/mult_gen_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_2/HDMI_bd_mult_gen_0_2/HDMI_bd_mult_gen_0_2_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/mult_gen_1'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_2/HDMI_bd_mult_gen_0_2/HDMI_bd_mult_gen_0_2_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/mult_gen_1'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/mult_gen_2'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/mult_gen_2'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_0/HDMI_bd_c_addsub_0_0/HDMI_bd_c_addsub_0_0_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/c_addsub_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_0/HDMI_bd_c_addsub_0_0/HDMI_bd_c_addsub_0_0_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/c_addsub_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_1/HDMI_bd_c_addsub_0_1/HDMI_bd_c_addsub_0_0_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/c_addsub_1'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_1/HDMI_bd_c_addsub_0_1/HDMI_bd_c_addsub_0_0_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/c_addsub_1'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/c_addsub_2'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/c_addsub_2'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_2_0/HDMI_bd_c_addsub_2_0/HDMI_bd_c_addsub_2_0_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/c_addsub_3'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_2_0/HDMI_bd_c_addsub_2_0/HDMI_bd_c_addsub_2_0_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/c_addsub_3'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_1_2/HDMI_bd_xlconstant_1_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/ENABLE'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_1_2/HDMI_bd_xlconstant_1_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/ENABLE'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_3/HDMI_bd_Seuillage_0_3/HDMI_bd_Seuillage_0_3_in_context.xdc] for cell 'HDMI_bd_i/Segmentation/Seuillage_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_3/HDMI_bd_Seuillage_0_3/HDMI_bd_Seuillage_0_3_in_context.xdc] for cell 'HDMI_bd_i/Segmentation/Seuillage_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_0/HDMI_bd_reg_Nbits_0_0/HDMI_bd_reg_Nbits_0_0_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_0/HDMI_bd_reg_Nbits_0_0/HDMI_bd_reg_Nbits_0_0_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_1/HDMI_bd_reg_Nbits_0_1/HDMI_bd_reg_Nbits_0_1_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_1'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_1/HDMI_bd_reg_Nbits_0_1/HDMI_bd_reg_Nbits_0_1_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_1'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_2/HDMI_bd_reg_Nbits_0_2/HDMI_bd_reg_Nbits_0_2_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_2'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_2/HDMI_bd_reg_Nbits_0_2/HDMI_bd_reg_Nbits_0_2_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_2'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_3/HDMI_bd_reg_Nbits_0_3/HDMI_bd_reg_Nbits_0_3_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_3'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_3/HDMI_bd_reg_Nbits_0_3/HDMI_bd_reg_Nbits_0_3_in_context.xdc] for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_3'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_4/HDMI_bd_reg_Nbits_0_4/HDMI_bd_reg_Nbits_0_4_in_context.xdc] for cell 'HDMI_bd_i/Segmentation/reg_Nbits_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_4/HDMI_bd_reg_Nbits_0_4/HDMI_bd_reg_Nbits_0_4_in_context.xdc] for cell 'HDMI_bd_i/Segmentation/reg_Nbits_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_5/HDMI_bd_reg_Nbits_0_5/HDMI_bd_reg_Nbits_0_5_in_context.xdc] for cell 'HDMI_bd_i/Segmentation/reg_Nbits_1'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_5/HDMI_bd_reg_Nbits_0_5/HDMI_bd_reg_Nbits_0_5_in_context.xdc] for cell 'HDMI_bd_i/Segmentation/reg_Nbits_1'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_affiche_centre_0_0/HDMI_bd_affiche_centre_0_0/HDMI_bd_affiche_centre_0_0_in_context.xdc] for cell 'HDMI_bd_i/affiche_centre_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_affiche_centre_0_0/HDMI_bd_affiche_centre_0_0/HDMI_bd_affiche_centre_0_0_in_context.xdc] for cell 'HDMI_bd_i/affiche_centre_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_1_0/HDMI_bd_reg_Nbits_1_0/HDMI_bd_reg_Nbits_1_0_in_context.xdc] for cell 'HDMI_bd_i/Segmentation/reg_Nbits_2'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_1_0/HDMI_bd_reg_Nbits_1_0/HDMI_bd_reg_Nbits_1_0_in_context.xdc] for cell 'HDMI_bd_i/Segmentation/reg_Nbits_2'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_4/HDMI_bd_c_addsub_0_4/HDMI_bd_c_addsub_0_3_in_context.xdc] for cell 'HDMI_bd_i/Segmentation/c_addsub_1'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_4/HDMI_bd_c_addsub_0_4/HDMI_bd_c_addsub_0_3_in_context.xdc] for cell 'HDMI_bd_i/Segmentation/c_addsub_1'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_0/HDMI_bd_reg_1bit_0_0/HDMI_bd_reg_1bit_0_0_in_context.xdc] for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_0/HDMI_bd_reg_1bit_0_0/HDMI_bd_reg_1bit_0_0_in_context.xdc] for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_1/HDMI_bd_reg_1bit_0_1/HDMI_bd_reg_1bit_0_1_in_context.xdc] for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_1'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_1/HDMI_bd_reg_1bit_0_1/HDMI_bd_reg_1bit_0_1_in_context.xdc] for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_1'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_2/HDMI_bd_reg_1bit_0_2/HDMI_bd_reg_1bit_0_2_in_context.xdc] for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_2'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_2/HDMI_bd_reg_1bit_0_2/HDMI_bd_reg_1bit_0_2_in_context.xdc] for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_2'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_2_0/HDMI_bd_reg_1bit_2_0/HDMI_bd_reg_1bit_2_0_in_context.xdc] for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_3'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_2_0/HDMI_bd_reg_1bit_2_0/HDMI_bd_reg_1bit_2_0_in_context.xdc] for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_3'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ET_logique_5entree_0_0/HDMI_bd_ET_logique_5entree_0_0/HDMI_bd_ET_logique_5entree_0_0_in_context.xdc] for cell 'HDMI_bd_i/filtrage_intensif/ET_logique_5entree_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ET_logique_5entree_0_0/HDMI_bd_ET_logique_5entree_0_0/HDMI_bd_ET_logique_5entree_0_0_in_context.xdc] for cell 'HDMI_bd_i/filtrage_intensif/ET_logique_5entree_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_0_1/HDMI_bd_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'HDMI_bd_i/filtrage_intensif/xlconstant_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_0_1/HDMI_bd_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'HDMI_bd_i/filtrage_intensif/xlconstant_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_3_0/HDMI_bd_reg_1bit_3_0/HDMI_bd_reg_1bit_3_0_in_context.xdc] for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_4'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_3_0/HDMI_bd_reg_1bit_3_0/HDMI_bd_reg_1bit_3_0_in_context.xdc] for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_4'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Blank_pixel_counter_0/HDMI_bd_Blank_pixel_counter_0/HDMI_bd_Blank_pixel_counter_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/Blank_pixel_counter'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Blank_pixel_counter_0/HDMI_bd_Blank_pixel_counter_0/HDMI_bd_Blank_pixel_counter_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/Blank_pixel_counter'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_0_0/HDMI_bd_adapt_input_ouput_0_0/HDMI_bd_adapt_input_ouput_0_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_0_0/HDMI_bd_adapt_input_ouput_0_0/HDMI_bd_adapt_input_ouput_0_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_1_0/HDMI_bd_adapt_input_ouput_1_0/HDMI_bd_adapt_input_ouput_1_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_1'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_1_0/HDMI_bd_adapt_input_ouput_1_0/HDMI_bd_adapt_input_ouput_1_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_1'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_2_0/HDMI_bd_adapt_input_ouput_2_0/HDMI_bd_adapt_input_ouput_2_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_2'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_2_0/HDMI_bd_adapt_input_ouput_2_0/HDMI_bd_adapt_input_ouput_2_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_2'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_Nbits_0_0/HDMI_bd_add_Nbits_0_0/HDMI_bd_add_Nbits_0_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/add_Nbits_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_Nbits_0_0/HDMI_bd_add_Nbits_0_0/HDMI_bd_add_Nbits_0_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/add_Nbits_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_Nbits_1_0/HDMI_bd_add_Nbits_1_0/HDMI_bd_add_Nbits_1_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/add_Nbits_1'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_Nbits_1_0/HDMI_bd_add_Nbits_1_0/HDMI_bd_add_Nbits_1_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/add_Nbits_1'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_column_counter_0/HDMI_bd_column_counter_0/HDMI_bd_column_counter_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/column_counter'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_column_counter_0/HDMI_bd_column_counter_0/HDMI_bd_column_counter_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/column_counter'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_detect_end_image_0_0/HDMI_bd_detect_end_image_0_0/HDMI_bd_detect_end_image_0_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/detect_end_image_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_detect_end_image_0_0/HDMI_bd_detect_end_image_0_0/HDMI_bd_detect_end_image_0_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/detect_end_image_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_xAxis_0/HDMI_bd_div_xAxis_0/c_counter_binary_div_yAxis_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/div_xAxis'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_xAxis_0/HDMI_bd_div_xAxis_0/c_counter_binary_div_yAxis_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/div_xAxis'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_yAxis_0/HDMI_bd_div_yAxis_0/c_counter_binary_div_yAxis_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/div_yAxis'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_yAxis_0/HDMI_bd_div_yAxis_0/c_counter_binary_div_yAxis_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/div_yAxis'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_0/HDMI_bd_divideur_select_outp_0_0/HDMI_bd_divideur_select_outp_0_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_0/HDMI_bd_divideur_select_outp_0_0/HDMI_bd_divideur_select_outp_0_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_0'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_1_0/HDMI_bd_divideur_select_outp_1_0/HDMI_bd_divideur_select_outp_1_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_1'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_1_0/HDMI_bd_divideur_select_outp_1_0/HDMI_bd_divideur_select_outp_1_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_1'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ligne_counter_0/HDMI_bd_ligne_counter_0/HDMI_bd_ligne_counter_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/ligne_counter'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ligne_counter_0/HDMI_bd_ligne_counter_0/HDMI_bd_ligne_counter_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/ligne_counter'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rdc_1bit_1_0/HDMI_bd_rdc_1bit_1_0/HDMI_bd_rdc_1bit_1_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/rdc_1bit_1'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rdc_1bit_1_0/HDMI_bd_rdc_1bit_1_0/HDMI_bd_rdc_1bit_1_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/rdc_1bit_1'
Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_2/HDMI_bd_xlconstant_0_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/xlconstant_0'
Finished Parsing XDC File [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_2/HDMI_bd_xlconstant_0_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'HDMI_bd_i/Detect_centre/xlconstant_0'
Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/HDMI_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/HDMI_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 867.340 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'HDMI_bd_i/Detect_centre/div_xAxis' at clock pin 'aclk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'HDMI_bd_i/Detect_centre/div_yAxis' at clock pin 'aclk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'HDMI_bd_i/Moyenneur/c_addsub_0' at clock pin 'CLK' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'HDMI_bd_i/Moyenneur/c_addsub_1' at clock pin 'CLK' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'HDMI_bd_i/Moyenneur/c_addsub_2' at clock pin 'CLK' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'HDMI_bd_i/Moyenneur/c_addsub_3' at clock pin 'CLK' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'HDMI_bd_i/Segmentation/c_addsub_1' at clock pin 'CLK' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for HDMI_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/VDD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/RGB_to_Y_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Segmentation/abs_8bits_signed_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Segmentation/ENABLE. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Moyenneur/div_16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Moyenneur/mult_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Moyenneur/mult_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Moyenneur/mult_gen_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Moyenneur/c_addsub_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Moyenneur/c_addsub_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Moyenneur/c_addsub_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Moyenneur/c_addsub_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Moyenneur/ENABLE. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Segmentation/Seuillage_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Moyenneur/reg_Nbits_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Moyenneur/reg_Nbits_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Moyenneur/reg_Nbits_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Moyenneur/reg_Nbits_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Segmentation/reg_Nbits_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Segmentation/reg_Nbits_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/affiche_centre_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Segmentation/reg_Nbits_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Segmentation/c_addsub_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/filtrage_intensif/reg_1bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/filtrage_intensif/reg_1bit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/filtrage_intensif/reg_1bit_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/filtrage_intensif/reg_1bit_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/filtrage_intensif/ET_logique_5entree_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/filtrage_intensif/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/filtrage_intensif/reg_1bit_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/Blank_pixel_counter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/adapt_input_ouput_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/adapt_input_ouput_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/adapt_input_ouput_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/add_Nbits_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/add_Nbits_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/column_counter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/detect_end_image_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/div_xAxis. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/div_yAxis. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/divideur_select_outp_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/divideur_select_outp_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/ligne_counter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/rdc_1bit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Detect_centre/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'HDMI_bd_i/clk_wiz_0/clk_out1' to pin 'HDMI_bd_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'HDMI_bd_i/dvi2rgb_0/PixelClk' to pin 'HDMI_bd_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Detect_centre/add_Nbits_0  has unconnected pin B[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Detect_centre/add_Nbits_0  has unconnected pin B[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Detect_centre/add_Nbits_0  has unconnected pin B[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Detect_centre/add_Nbits_0  has unconnected pin B[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Detect_centre/add_Nbits_0  has unconnected pin B[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Detect_centre/add_Nbits_0  has unconnected pin B[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Detect_centre/add_Nbits_0  has unconnected pin B[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Detect_centre/add_Nbits_1  has unconnected pin B[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Detect_centre/add_Nbits_1  has unconnected pin B[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Detect_centre/add_Nbits_1  has unconnected pin B[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Detect_centre/add_Nbits_1  has unconnected pin B[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Detect_centre/add_Nbits_1  has unconnected pin B[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Detect_centre/add_Nbits_1  has unconnected pin B[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Detect_centre/add_Nbits_1  has unconnected pin B[11]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |HDMI_bd_RGB_to_Y_0_0             |         1|
|2     |HDMI_bd_xlconstant_0_1           |         1|
|3     |HDMI_bd_affiche_centre_0_0       |         1|
|4     |HDMI_bd_clk_wiz_0_0              |         1|
|5     |HDMI_bd_dvi2rgb_0_1              |         1|
|6     |HDMI_bd_rgb2dvi_0_1              |         1|
|7     |HDMI_bd_Blank_pixel_counter_0    |         1|
|8     |HDMI_bd_adapt_input_ouput_0_0    |         1|
|9     |HDMI_bd_adapt_input_ouput_1_0    |         1|
|10    |HDMI_bd_adapt_input_ouput_2_0    |         1|
|11    |HDMI_bd_add_Nbits_0_0            |         1|
|12    |HDMI_bd_add_Nbits_1_0            |         1|
|13    |HDMI_bd_column_counter_0         |         1|
|14    |HDMI_bd_detect_end_image_0_0     |         1|
|15    |HDMI_bd_div_xAxis_0              |         1|
|16    |HDMI_bd_div_yAxis_0              |         1|
|17    |HDMI_bd_divideur_select_outp_0_0 |         1|
|18    |HDMI_bd_divideur_select_outp_1_0 |         1|
|19    |HDMI_bd_ligne_counter_0          |         1|
|20    |HDMI_bd_rdc_1bit_1_0             |         1|
|21    |HDMI_bd_xlconstant_0_2           |         1|
|22    |HDMI_bd_xlconstant_1_2           |         1|
|23    |HDMI_bd_c_addsub_0_0             |         1|
|24    |HDMI_bd_c_addsub_0_1             |         1|
|25    |HDMI_bd_c_addsub_0_2             |         1|
|26    |HDMI_bd_c_addsub_2_0             |         1|
|27    |HDMI_bd_div_16_0_0               |         1|
|28    |HDMI_bd_mult_gen_0_0             |         1|
|29    |HDMI_bd_mult_gen_0_2             |         1|
|30    |HDMI_bd_mult_gen_0_3             |         1|
|31    |HDMI_bd_reg_Nbits_0_0            |         1|
|32    |HDMI_bd_reg_Nbits_0_1            |         1|
|33    |HDMI_bd_reg_Nbits_0_2            |         1|
|34    |HDMI_bd_reg_Nbits_0_3            |         1|
|35    |HDMI_bd_xlconstant_0_3           |         1|
|36    |HDMI_bd_Seuillage_0_3            |         1|
|37    |HDMI_bd_abs_8bits_signed_0_0     |         1|
|38    |HDMI_bd_c_addsub_0_4             |         1|
|39    |HDMI_bd_reg_Nbits_0_4            |         1|
|40    |HDMI_bd_reg_Nbits_0_5            |         1|
|41    |HDMI_bd_reg_Nbits_1_0            |         1|
|42    |HDMI_bd_ET_logique_5entree_0_0   |         1|
|43    |HDMI_bd_reg_1bit_0_0             |         1|
|44    |HDMI_bd_reg_1bit_0_1             |         1|
|45    |HDMI_bd_reg_1bit_0_2             |         1|
|46    |HDMI_bd_reg_1bit_2_0             |         1|
|47    |HDMI_bd_reg_1bit_3_0             |         1|
|48    |HDMI_bd_xlconstant_0_0           |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |HDMI_bd_Blank_pixel_counter_0_bbox_0     |     1|
|2     |HDMI_bd_ET_logique_5entree_0_0_bbox_40   |     1|
|3     |HDMI_bd_RGB_to_Y_0_0_bbox_28             |     1|
|4     |HDMI_bd_Seuillage_0_3_bbox_30            |     1|
|5     |HDMI_bd_abs_8bits_signed_0_0_bbox_31     |     1|
|6     |HDMI_bd_adapt_input_ouput_0_0_bbox_1     |     1|
|7     |HDMI_bd_adapt_input_ouput_1_0_bbox_2     |     1|
|8     |HDMI_bd_adapt_input_ouput_2_0_bbox_3     |     1|
|9     |HDMI_bd_add_Nbits_0_0_bbox_4             |     1|
|10    |HDMI_bd_add_Nbits_1_0_bbox_5             |     1|
|11    |HDMI_bd_affiche_centre_0_0_bbox_37       |     1|
|12    |HDMI_bd_c_addsub_0_0_bbox_16             |     1|
|13    |HDMI_bd_c_addsub_0_1_bbox_17             |     1|
|14    |HDMI_bd_c_addsub_0_2_bbox_18             |     1|
|15    |HDMI_bd_c_addsub_0_4_bbox_32             |     1|
|16    |HDMI_bd_c_addsub_2_0_bbox_19             |     1|
|17    |HDMI_bd_clk_wiz_0_0_bbox_38              |     1|
|18    |HDMI_bd_column_counter_0_bbox_6          |     1|
|19    |HDMI_bd_detect_end_image_0_0_bbox_7      |     1|
|20    |HDMI_bd_div_16_0_0_bbox_20               |     1|
|21    |HDMI_bd_div_xAxis_0_bbox_8               |     1|
|22    |HDMI_bd_div_yAxis_0_bbox_9               |     1|
|23    |HDMI_bd_divideur_select_outp_0_0_bbox_10 |     1|
|24    |HDMI_bd_divideur_select_outp_1_0_bbox_11 |     1|
|25    |HDMI_bd_dvi2rgb_0_1_bbox_39              |     1|
|26    |HDMI_bd_ligne_counter_0_bbox_12          |     1|
|27    |HDMI_bd_mult_gen_0_0_bbox_21             |     1|
|28    |HDMI_bd_mult_gen_0_2_bbox_22             |     1|
|29    |HDMI_bd_mult_gen_0_3_bbox_23             |     1|
|30    |HDMI_bd_rdc_1bit_1_0_bbox_13             |     1|
|31    |HDMI_bd_reg_1bit_0_0_bbox_41             |     1|
|32    |HDMI_bd_reg_1bit_0_1_bbox_42             |     1|
|33    |HDMI_bd_reg_1bit_0_2_bbox_43             |     1|
|34    |HDMI_bd_reg_1bit_2_0_bbox_44             |     1|
|35    |HDMI_bd_reg_1bit_3_0_bbox_45             |     1|
|36    |HDMI_bd_reg_Nbits_0_0_bbox_24            |     1|
|37    |HDMI_bd_reg_Nbits_0_1_bbox_25            |     1|
|38    |HDMI_bd_reg_Nbits_0_2_bbox_26            |     1|
|39    |HDMI_bd_reg_Nbits_0_3_bbox_27            |     1|
|40    |HDMI_bd_reg_Nbits_0_4_bbox_33            |     1|
|41    |HDMI_bd_reg_Nbits_0_5_bbox_34            |     1|
|42    |HDMI_bd_reg_Nbits_1_0_bbox_35            |     1|
|43    |HDMI_bd_rgb2dvi_0_1_bbox_47              |     1|
|44    |HDMI_bd_xlconstant_0_0_bbox_46           |     1|
|45    |HDMI_bd_xlconstant_0_1_bbox_36           |     1|
|46    |HDMI_bd_xlconstant_0_2_bbox_14           |     1|
|47    |HDMI_bd_xlconstant_0_3_bbox_29           |     1|
|48    |HDMI_bd_xlconstant_1_2_bbox_15           |     1|
|49    |IBUF                                     |     2|
|50    |IOBUF                                    |     2|
|51    |OBUF                                     |     1|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+----------------------+-----------------------------+------+
|      |Instance              |Module                       |Cells |
+------+----------------------+-----------------------------+------+
|1     |top                   |                             |   524|
|2     |  HDMI_bd_i           |HDMI_bd                      |   519|
|3     |    Detect_centre     |Detect_centre_imp_Y7EHMB     |   244|
|4     |    Moyenneur         |Moyenneur_imp_FLWLV2         |   125|
|5     |    Segmentation      |Segmentation_imp_1V2EHQ9     |    67|
|6     |    filtrage_intensif |filtrage_intensif_imp_EBE6GW |     7|
+------+----------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 867.340 ; gain = 518.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 14 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 867.340 ; gain = 159.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 867.340 ; gain = 518.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 9 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 867.340 ; gain = 531.203
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/HDMI_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_bd_wrapper_utilization_synth.rpt -pb HDMI_bd_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 867.340 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 21:03:36 2018...
