
Selected circuits
===================
 - **Circuit**: 8-bit unsigned adders (with overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mse parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8s_83C | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add8s_83C.v)]  [[C](add8s_83C.c)] |
| add8s_6FR | 0.20 | 0.78 | 37.30 | 1.48 | 0.7 |  [[Verilog](add8s_6FR.v)]  [[C](add8s_6FR.c)] |
| add8s_6QJ | 0.59 | 1.95 | 79.44 | 7.44 | 3.7 |  [[Verilog](add8s_6QJ.v)]  [[C](add8s_6QJ.c)] |
| add8s_6UN | 0.94 | 2.73 | 87.50 | 11.76 | 8.4 |  [[Verilog](add8s_6UN.v)]  [[C](add8s_6UN.c)] |
| add8s_6TN | 1.84 | 5.08 | 94.56 | 19.71 | 31 |  [[Verilog](add8s_6TN.v)]  [[C](add8s_6TN.c)] |
| add8s_6YE | 3.20 | 7.03 | 97.20 | 39.40 | 89 |  [[Verilog](add8s_6YE.v)]  [[C](add8s_6YE.c)] |
| add8s_70S | 5.04 | 17.58 | 97.84 | 49.43 | 240 |  [[Verilog](add8s_70S.v)]  [[C](add8s_70S.c)] |
| add8s_70F | 8.24 | 27.34 | 98.32 | 68.05 | 684 |  [[Verilog](add8s_70F.v)]  [[C](add8s_70F.c)] |
| add8s_6R6 | 14.41 | 42.19 | 99.22 | 202.19 | 1995 |  [[Verilog](add8s_6R6.v)]  [[C](add8s_6R6.c)] |
| add8s_6HF | 22.23 | 50.00 | 99.48 | 99.98 | 4551 |  [[Verilog](add8s_6HF.v)]  [[C](add8s_6HF.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             