<?xml version="1.0" ?>
<HDLGen>
	<genFolder>
		<vhdl_folder>CB4CLED\VHDL\model</vhdl_folder>
		<vhdl_folder>CB4CLED\VHDL\testbench</vhdl_folder>
		<vhdl_folder>CB4CLED\VHDL\AMDprj</vhdl_folder>
	</genFolder>
	<projectManager>
		<settings>
			<name>CB4CLED</name>
			<location>E:/BE_Project/Project/Project_files/HDLGen_files/HDLGen/Projects</location>
		</settings>
		<EDA>
			<tool>
				<name>Xilinx Vivado</name>
				<dir>C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado.exe</dir>
				<version>2019.1</version>
			</tool>
		</EDA>
		<HDL>
			<language>
				<name>VHDL</name>
			</language>
		</HDL>
	</projectManager>
	<hdlDesign>
		<header>
			<compName>null</compName>
			<title>null</title>
			<description>null</description>
			<authors>null</authors>
			<company>null</company>
			<email>null</email>
			<date>null</date>
		</header>
		<clkAndRst/>
		<entityIOPorts/>
		<internalSignals/>
		<architecture/>
	</hdlDesign>
</HDLGen>
