$comment
	File created using the following command:
		vcd file Aula5Atv.msim.vcd -direction
$end
$date
	Mon Sep 12 23:23:21 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5atv_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PC_OUT [8] $end
$var wire 1 1 PC_OUT [7] $end
$var wire 1 2 PC_OUT [6] $end
$var wire 1 3 PC_OUT [5] $end
$var wire 1 4 PC_OUT [4] $end
$var wire 1 5 PC_OUT [3] $end
$var wire 1 6 PC_OUT [2] $end
$var wire 1 7 PC_OUT [1] $end
$var wire 1 8 PC_OUT [0] $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var wire 1 < devoe $end
$var wire 1 = devclrn $end
$var wire 1 > devpor $end
$var wire 1 ? ww_devoe $end
$var wire 1 @ ww_devclrn $end
$var wire 1 A ww_devpor $end
$var wire 1 B ww_CLOCK_50 $end
$var wire 1 C ww_KEY [3] $end
$var wire 1 D ww_KEY [2] $end
$var wire 1 E ww_KEY [1] $end
$var wire 1 F ww_KEY [0] $end
$var wire 1 G ww_PC_OUT [8] $end
$var wire 1 H ww_PC_OUT [7] $end
$var wire 1 I ww_PC_OUT [6] $end
$var wire 1 J ww_PC_OUT [5] $end
$var wire 1 K ww_PC_OUT [4] $end
$var wire 1 L ww_PC_OUT [3] $end
$var wire 1 M ww_PC_OUT [2] $end
$var wire 1 N ww_PC_OUT [1] $end
$var wire 1 O ww_PC_OUT [0] $end
$var wire 1 P ww_LEDR [9] $end
$var wire 1 Q ww_LEDR [8] $end
$var wire 1 R ww_LEDR [7] $end
$var wire 1 S ww_LEDR [6] $end
$var wire 1 T ww_LEDR [5] $end
$var wire 1 U ww_LEDR [4] $end
$var wire 1 V ww_LEDR [3] $end
$var wire 1 W ww_LEDR [2] $end
$var wire 1 X ww_LEDR [1] $end
$var wire 1 Y ww_LEDR [0] $end
$var wire 1 Z \KEY[1]~input_o\ $end
$var wire 1 [ \KEY[2]~input_o\ $end
$var wire 1 \ \KEY[3]~input_o\ $end
$var wire 1 ] \KEY[0]~input_o\ $end
$var wire 1 ^ \CLOCK_50~input_o\ $end
$var wire 1 _ \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 ` \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 a \gravar:detectorSub0|saida~combout\ $end
$var wire 1 b \incrementaPC|Add0~1_sumout\ $end
$var wire 1 c \incrementaPC|Add0~2\ $end
$var wire 1 d \incrementaPC|Add0~5_sumout\ $end
$var wire 1 e \incrementaPC|Add0~6\ $end
$var wire 1 f \incrementaPC|Add0~9_sumout\ $end
$var wire 1 g \incrementaPC|Add0~10\ $end
$var wire 1 h \incrementaPC|Add0~13_sumout\ $end
$var wire 1 i \incrementaPC|Add0~18\ $end
$var wire 1 j \incrementaPC|Add0~21_sumout\ $end
$var wire 1 k \~GND~combout\ $end
$var wire 1 l \incrementaPC|Add0~22\ $end
$var wire 1 m \incrementaPC|Add0~25_sumout\ $end
$var wire 1 n \incrementaPC|Add0~26\ $end
$var wire 1 o \incrementaPC|Add0~29_sumout\ $end
$var wire 1 p \incrementaPC|Add0~30\ $end
$var wire 1 q \incrementaPC|Add0~33_sumout\ $end
$var wire 1 r \ROM1|memROM~12_combout\ $end
$var wire 1 s \ROM1|memROM~13_combout\ $end
$var wire 1 t \ROM1|memROM~0_combout\ $end
$var wire 1 u \ROM1|memROM~5_combout\ $end
$var wire 1 v \ROM1|memROM~6_combout\ $end
$var wire 1 w \ROM1|memROM~7_combout\ $end
$var wire 1 x \ROM1|memROM~8_combout\ $end
$var wire 1 y \DEC1|saida[3]~0_combout\ $end
$var wire 1 z \DEC1|saida[3]~1_combout\ $end
$var wire 1 { \ROM1|memROM~2_combout\ $end
$var wire 1 | \ROM1|memROM~3_combout\ $end
$var wire 1 } \ROM1|memROM~4_combout\ $end
$var wire 1 ~ \MUX1|saida_MUX[6]~0_combout\ $end
$var wire 1 !! \MUX1|saida_MUX[4]~3_combout\ $end
$var wire 1 "! \ULA1|saida[0]~0_combout\ $end
$var wire 1 #! \DEC1|saida[5]~2_combout\ $end
$var wire 1 $! \RAM1|process_0~0_combout\ $end
$var wire 1 %! \RAM1|process_0~1_combout\ $end
$var wire 1 &! \RAM1|ram~183_combout\ $end
$var wire 1 '! \RAM1|ram~53_q\ $end
$var wire 1 (! \RAM1|ram~184_combout\ $end
$var wire 1 )! \RAM1|ram~21_q\ $end
$var wire 1 *! \RAM1|ram~185_combout\ $end
$var wire 1 +! \RAM1|ram~117_q\ $end
$var wire 1 ,! \RAM1|ram~186_combout\ $end
$var wire 1 -! \RAM1|ram~85_q\ $end
$var wire 1 .! \RAM1|ram~173_combout\ $end
$var wire 1 /! \RAM1|ram~187_combout\ $end
$var wire 1 0! \RAM1|ram~61_q\ $end
$var wire 1 1! \RAM1|ram~188_combout\ $end
$var wire 1 2! \RAM1|ram~29_q\ $end
$var wire 1 3! \RAM1|ram~189_combout\ $end
$var wire 1 4! \RAM1|ram~125_q\ $end
$var wire 1 5! \RAM1|ram~190_combout\ $end
$var wire 1 6! \RAM1|ram~93_q\ $end
$var wire 1 7! \RAM1|ram~174_combout\ $end
$var wire 1 8! \RAM1|ram~191_combout\ $end
$var wire 1 9! \RAM1|ram~69_q\ $end
$var wire 1 :! \RAM1|ram~192_combout\ $end
$var wire 1 ;! \RAM1|ram~37_q\ $end
$var wire 1 <! \RAM1|ram~193_combout\ $end
$var wire 1 =! \RAM1|ram~133_q\ $end
$var wire 1 >! \RAM1|ram~194_combout\ $end
$var wire 1 ?! \RAM1|ram~101_q\ $end
$var wire 1 @! \RAM1|ram~175_combout\ $end
$var wire 1 A! \RAM1|ram~195_combout\ $end
$var wire 1 B! \RAM1|ram~77_q\ $end
$var wire 1 C! \RAM1|ram~196_combout\ $end
$var wire 1 D! \RAM1|ram~45_q\ $end
$var wire 1 E! \RAM1|ram~197_combout\ $end
$var wire 1 F! \RAM1|ram~141_q\ $end
$var wire 1 G! \RAM1|ram~198_combout\ $end
$var wire 1 H! \RAM1|ram~109_q\ $end
$var wire 1 I! \RAM1|ram~176_combout\ $end
$var wire 1 J! \RAM1|ram~177_combout\ $end
$var wire 1 K! \ROM1|memROM~14_combout\ $end
$var wire 1 L! \ULA1|Add0~34_cout\ $end
$var wire 1 M! \ULA1|Add0~17_sumout\ $end
$var wire 1 N! \RAM1|ram~65_q\ $end
$var wire 1 O! \RAM1|ram~33_q\ $end
$var wire 1 P! \RAM1|ram~129_q\ $end
$var wire 1 Q! \RAM1|ram~97_q\ $end
$var wire 1 R! \RAM1|ram~147_combout\ $end
$var wire 1 S! \RAM1|ram~49_q\ $end
$var wire 1 T! \RAM1|ram~17_q\ $end
$var wire 1 U! \RAM1|ram~113_q\ $end
$var wire 1 V! \RAM1|ram~81_q\ $end
$var wire 1 W! \RAM1|ram~145_combout\ $end
$var wire 1 X! \RAM1|ram~73_q\ $end
$var wire 1 Y! \RAM1|ram~41_q\ $end
$var wire 1 Z! \RAM1|ram~137_q\ $end
$var wire 1 [! \RAM1|ram~105_q\ $end
$var wire 1 \! \RAM1|ram~148_combout\ $end
$var wire 1 ]! \RAM1|ram~57_q\ $end
$var wire 1 ^! \RAM1|ram~25_q\ $end
$var wire 1 _! \RAM1|ram~121_q\ $end
$var wire 1 `! \RAM1|ram~89_q\ $end
$var wire 1 a! \RAM1|ram~146_combout\ $end
$var wire 1 b! \MUX1|saida_MUX[0]~11_combout\ $end
$var wire 1 c! \ULA1|Add0~18\ $end
$var wire 1 d! \ULA1|Add0~21_sumout\ $end
$var wire 1 e! \RAM1|ram~50_q\ $end
$var wire 1 f! \RAM1|ram~58_q\ $end
$var wire 1 g! \RAM1|ram~66_q\ $end
$var wire 1 h! \RAM1|ram~74_q\ $end
$var wire 1 i! \RAM1|ram~149_combout\ $end
$var wire 1 j! \RAM1|ram~18_q\ $end
$var wire 1 k! \RAM1|ram~26_q\ $end
$var wire 1 l! \RAM1|ram~34_q\ $end
$var wire 1 m! \RAM1|ram~42_q\ $end
$var wire 1 n! \RAM1|ram~150_combout\ $end
$var wire 1 o! \RAM1|ram~114_q\ $end
$var wire 1 p! \RAM1|ram~122_q\ $end
$var wire 1 q! \RAM1|ram~130_q\ $end
$var wire 1 r! \RAM1|ram~138_q\ $end
$var wire 1 s! \RAM1|ram~151_combout\ $end
$var wire 1 t! \RAM1|ram~82_q\ $end
$var wire 1 u! \RAM1|ram~90_q\ $end
$var wire 1 v! \RAM1|ram~98_q\ $end
$var wire 1 w! \RAM1|ram~106_q\ $end
$var wire 1 x! \RAM1|ram~152_combout\ $end
$var wire 1 y! \RAM1|ram~153_combout\ $end
$var wire 1 z! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 {! \ULA1|Add0~22\ $end
$var wire 1 |! \ULA1|Add0~25_sumout\ $end
$var wire 1 }! \RAM1|ram~51_q\ $end
$var wire 1 ~! \RAM1|ram~19_q\ $end
$var wire 1 !" \RAM1|ram~115_q\ $end
$var wire 1 "" \RAM1|ram~83_q\ $end
$var wire 1 #" \RAM1|ram~154_combout\ $end
$var wire 1 $" \RAM1|ram~59_q\ $end
$var wire 1 %" \RAM1|ram~27_q\ $end
$var wire 1 &" \RAM1|ram~123_q\ $end
$var wire 1 '" \RAM1|ram~91_q\ $end
$var wire 1 (" \RAM1|ram~155_combout\ $end
$var wire 1 )" \RAM1|ram~67_q\ $end
$var wire 1 *" \RAM1|ram~35_q\ $end
$var wire 1 +" \RAM1|ram~131_q\ $end
$var wire 1 ," \RAM1|ram~99_q\ $end
$var wire 1 -" \RAM1|ram~156_combout\ $end
$var wire 1 ." \RAM1|ram~75_q\ $end
$var wire 1 /" \RAM1|ram~43_q\ $end
$var wire 1 0" \RAM1|ram~139_q\ $end
$var wire 1 1" \RAM1|ram~107_q\ $end
$var wire 1 2" \RAM1|ram~157_combout\ $end
$var wire 1 3" \RAM1|ram~158_combout\ $end
$var wire 1 4" \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 5" \ULA1|Add0~26\ $end
$var wire 1 6" \ULA1|Add0~29_sumout\ $end
$var wire 1 7" \RAM1|ram~20_q\ $end
$var wire 1 8" \RAM1|ram~28_q\ $end
$var wire 1 9" \RAM1|ram~36_q\ $end
$var wire 1 :" \RAM1|ram~44_q\ $end
$var wire 1 ;" \RAM1|ram~160_combout\ $end
$var wire 1 <" \RAM1|ram~52_q\ $end
$var wire 1 =" \RAM1|ram~60_q\ $end
$var wire 1 >" \RAM1|ram~68_q\ $end
$var wire 1 ?" \RAM1|ram~76_q\ $end
$var wire 1 @" \RAM1|ram~159_combout\ $end
$var wire 1 A" \RAM1|ram~84_q\ $end
$var wire 1 B" \RAM1|ram~92_q\ $end
$var wire 1 C" \RAM1|ram~100_q\ $end
$var wire 1 D" \RAM1|ram~108_q\ $end
$var wire 1 E" \RAM1|ram~162_combout\ $end
$var wire 1 F" \RAM1|ram~116_q\ $end
$var wire 1 G" \RAM1|ram~124_q\ $end
$var wire 1 H" \RAM1|ram~132_q\ $end
$var wire 1 I" \RAM1|ram~140_q\ $end
$var wire 1 J" \RAM1|ram~161_combout\ $end
$var wire 1 K" \MUX1|saida_MUX[3]~7_combout\ $end
$var wire 1 L" \ULA1|Add0~30\ $end
$var wire 1 M" \ULA1|Add0~1_sumout\ $end
$var wire 1 N" \MUX1|saida_MUX[5]~4_combout\ $end
$var wire 1 O" \RAM1|ram~54_q\ $end
$var wire 1 P" \RAM1|ram~62_q\ $end
$var wire 1 Q" \RAM1|ram~70_q\ $end
$var wire 1 R" \RAM1|ram~78_q\ $end
$var wire 1 S" \RAM1|ram~168_combout\ $end
$var wire 1 T" \RAM1|ram~22_q\ $end
$var wire 1 U" \RAM1|ram~30_q\ $end
$var wire 1 V" \RAM1|ram~38_q\ $end
$var wire 1 W" \RAM1|ram~46_q\ $end
$var wire 1 X" \RAM1|ram~169_combout\ $end
$var wire 1 Y" \RAM1|ram~118_q\ $end
$var wire 1 Z" \RAM1|ram~126_q\ $end
$var wire 1 [" \RAM1|ram~134_q\ $end
$var wire 1 \" \RAM1|ram~142_q\ $end
$var wire 1 ]" \RAM1|ram~170_combout\ $end
$var wire 1 ^" \RAM1|ram~86_q\ $end
$var wire 1 _" \RAM1|ram~94_q\ $end
$var wire 1 `" \RAM1|ram~102_q\ $end
$var wire 1 a" \RAM1|ram~110_q\ $end
$var wire 1 b" \RAM1|ram~171_combout\ $end
$var wire 1 c" \RAM1|ram~172_combout\ $end
$var wire 1 d" \ULA1|Add0~2\ $end
$var wire 1 e" \ULA1|Add0~5_sumout\ $end
$var wire 1 f" \MUX1|saida_MUX[6]~5_combout\ $end
$var wire 1 g" \RAM1|ram~55_q\ $end
$var wire 1 h" \RAM1|ram~63_q\ $end
$var wire 1 i" \RAM1|ram~71_q\ $end
$var wire 1 j" \RAM1|ram~79_q\ $end
$var wire 1 k" \RAM1|ram~178_combout\ $end
$var wire 1 l" \RAM1|ram~23_q\ $end
$var wire 1 m" \RAM1|ram~31_q\ $end
$var wire 1 n" \RAM1|ram~39_q\ $end
$var wire 1 o" \RAM1|ram~47_q\ $end
$var wire 1 p" \RAM1|ram~179_combout\ $end
$var wire 1 q" \RAM1|ram~119_q\ $end
$var wire 1 r" \RAM1|ram~127_q\ $end
$var wire 1 s" \RAM1|ram~135_q\ $end
$var wire 1 t" \RAM1|ram~143_q\ $end
$var wire 1 u" \RAM1|ram~180_combout\ $end
$var wire 1 v" \RAM1|ram~87_q\ $end
$var wire 1 w" \RAM1|ram~95_q\ $end
$var wire 1 x" \RAM1|ram~103_q\ $end
$var wire 1 y" \RAM1|ram~111_q\ $end
$var wire 1 z" \RAM1|ram~181_combout\ $end
$var wire 1 {" \RAM1|ram~182_combout\ $end
$var wire 1 |" \ULA1|Add0~6\ $end
$var wire 1 }" \ULA1|Add0~9_sumout\ $end
$var wire 1 ~" \MUX1|saida_MUX[7]~6_combout\ $end
$var wire 1 !# \RAM1|ram~56_q\ $end
$var wire 1 "# \RAM1|ram~24_q\ $end
$var wire 1 ## \RAM1|ram~120_q\ $end
$var wire 1 $# \RAM1|ram~88_q\ $end
$var wire 1 %# \RAM1|ram~163_combout\ $end
$var wire 1 &# \RAM1|ram~64_q\ $end
$var wire 1 '# \RAM1|ram~32_q\ $end
$var wire 1 (# \RAM1|ram~128_q\ $end
$var wire 1 )# \RAM1|ram~96_q\ $end
$var wire 1 *# \RAM1|ram~164_combout\ $end
$var wire 1 +# \RAM1|ram~72_q\ $end
$var wire 1 ,# \RAM1|ram~40_q\ $end
$var wire 1 -# \RAM1|ram~136_q\ $end
$var wire 1 .# \RAM1|ram~104_q\ $end
$var wire 1 /# \RAM1|ram~165_combout\ $end
$var wire 1 0# \RAM1|ram~80_q\ $end
$var wire 1 1# \RAM1|ram~48_q\ $end
$var wire 1 2# \RAM1|ram~144_q\ $end
$var wire 1 3# \RAM1|ram~112_q\ $end
$var wire 1 4# \RAM1|ram~166_combout\ $end
$var wire 1 5# \RAM1|ram~167_combout\ $end
$var wire 1 6# \ULA1|Add0~10\ $end
$var wire 1 7# \ULA1|Add0~13_sumout\ $end
$var wire 1 8# \FLGZERO|DOUT~0_combout\ $end
$var wire 1 9# \FLGZERO|DOUT~1_combout\ $end
$var wire 1 :# \FLGZERO|DOUT~2_combout\ $end
$var wire 1 ;# \FLGZERO|DOUT~3_combout\ $end
$var wire 1 <# \FLGZERO|DOUT~q\ $end
$var wire 1 =# \DEC1|logica_desvio~0_combout\ $end
$var wire 1 ># \DEC1|logica_desvio~1_combout\ $end
$var wire 1 ?# \ROM1|memROM~16_combout\ $end
$var wire 1 @# \ROM1|memROM~11_combout\ $end
$var wire 1 A# \incrementaPC|Add0~14\ $end
$var wire 1 B# \incrementaPC|Add0~17_sumout\ $end
$var wire 1 C# \ROM1|memROM~15_combout\ $end
$var wire 1 D# \ROM1|memROM~10_combout\ $end
$var wire 1 E# \ROM1|memROM~10_wirecell_combout\ $end
$var wire 1 F# \ROM1|memROM~9_combout\ $end
$var wire 1 G# \ROM1|memROM~1_combout\ $end
$var wire 1 H# \MUXPC|saida_MUX[0]~0_combout\ $end
$var wire 1 I# \MUXPC|saida_MUX[1]~1_combout\ $end
$var wire 1 J# \MUXPC|saida_MUX[2]~2_combout\ $end
$var wire 1 K# \MUXPC|saida_MUX[3]~3_combout\ $end
$var wire 1 L# \MUXPC|saida_MUX[4]~4_combout\ $end
$var wire 1 M# \MUXPC|saida_MUX[5]~5_combout\ $end
$var wire 1 N# \MUXPC|saida_MUX[6]~6_combout\ $end
$var wire 1 O# \MUXPC|saida_MUX[7]~7_combout\ $end
$var wire 1 P# \MUXPC|saida_MUX[8]~8_combout\ $end
$var wire 1 Q# \PC|DOUT\ [8] $end
$var wire 1 R# \PC|DOUT\ [7] $end
$var wire 1 S# \PC|DOUT\ [6] $end
$var wire 1 T# \PC|DOUT\ [5] $end
$var wire 1 U# \PC|DOUT\ [4] $end
$var wire 1 V# \PC|DOUT\ [3] $end
$var wire 1 W# \PC|DOUT\ [2] $end
$var wire 1 X# \PC|DOUT\ [1] $end
$var wire 1 Y# \PC|DOUT\ [0] $end
$var wire 1 Z# \REGA|DOUT\ [7] $end
$var wire 1 [# \REGA|DOUT\ [6] $end
$var wire 1 \# \REGA|DOUT\ [5] $end
$var wire 1 ]# \REGA|DOUT\ [4] $end
$var wire 1 ^# \REGA|DOUT\ [3] $end
$var wire 1 _# \REGA|DOUT\ [2] $end
$var wire 1 `# \REGA|DOUT\ [1] $end
$var wire 1 a# \REGA|DOUT\ [0] $end
$var wire 1 b# \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 c# \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 d# \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 e# \RAM1|ALT_INV_process_0~1_combout\ $end
$var wire 1 f# \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 g# \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 h# \DEC1|ALT_INV_saida[3]~1_combout\ $end
$var wire 1 i# \DEC1|ALT_INV_saida[3]~0_combout\ $end
$var wire 1 j# \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 k# \RAM1|ALT_INV_ram~182_combout\ $end
$var wire 1 l# \RAM1|ALT_INV_ram~181_combout\ $end
$var wire 1 m# \RAM1|ALT_INV_ram~111_q\ $end
$var wire 1 n# \RAM1|ALT_INV_ram~103_q\ $end
$var wire 1 o# \RAM1|ALT_INV_ram~95_q\ $end
$var wire 1 p# \RAM1|ALT_INV_ram~87_q\ $end
$var wire 1 q# \RAM1|ALT_INV_ram~180_combout\ $end
$var wire 1 r# \RAM1|ALT_INV_ram~143_q\ $end
$var wire 1 s# \RAM1|ALT_INV_ram~135_q\ $end
$var wire 1 t# \RAM1|ALT_INV_ram~127_q\ $end
$var wire 1 u# \RAM1|ALT_INV_ram~119_q\ $end
$var wire 1 v# \RAM1|ALT_INV_ram~179_combout\ $end
$var wire 1 w# \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 x# \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 y# \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 {# \RAM1|ALT_INV_ram~178_combout\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~79_q\ $end
$var wire 1 }# \RAM1|ALT_INV_ram~71_q\ $end
$var wire 1 ~# \RAM1|ALT_INV_ram~63_q\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 "$ \RAM1|ALT_INV_ram~177_combout\ $end
$var wire 1 #$ \RAM1|ALT_INV_ram~176_combout\ $end
$var wire 1 $$ \RAM1|ALT_INV_ram~109_q\ $end
$var wire 1 %$ \RAM1|ALT_INV_ram~141_q\ $end
$var wire 1 &$ \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 '$ \RAM1|ALT_INV_ram~77_q\ $end
$var wire 1 ($ \RAM1|ALT_INV_ram~175_combout\ $end
$var wire 1 )$ \RAM1|ALT_INV_ram~101_q\ $end
$var wire 1 *$ \RAM1|ALT_INV_ram~133_q\ $end
$var wire 1 +$ \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 ,$ \RAM1|ALT_INV_ram~69_q\ $end
$var wire 1 -$ \RAM1|ALT_INV_ram~174_combout\ $end
$var wire 1 .$ \RAM1|ALT_INV_ram~93_q\ $end
$var wire 1 /$ \RAM1|ALT_INV_ram~125_q\ $end
$var wire 1 0$ \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 1$ \RAM1|ALT_INV_ram~61_q\ $end
$var wire 1 2$ \RAM1|ALT_INV_ram~173_combout\ $end
$var wire 1 3$ \RAM1|ALT_INV_ram~85_q\ $end
$var wire 1 4$ \RAM1|ALT_INV_ram~117_q\ $end
$var wire 1 5$ \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 6$ \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 7$ \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 8$ \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 9$ \RAM1|ALT_INV_ram~110_q\ $end
$var wire 1 :$ \RAM1|ALT_INV_ram~102_q\ $end
$var wire 1 ;$ \RAM1|ALT_INV_ram~94_q\ $end
$var wire 1 <$ \RAM1|ALT_INV_ram~86_q\ $end
$var wire 1 =$ \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 >$ \RAM1|ALT_INV_ram~142_q\ $end
$var wire 1 ?$ \RAM1|ALT_INV_ram~134_q\ $end
$var wire 1 @$ \RAM1|ALT_INV_ram~126_q\ $end
$var wire 1 A$ \RAM1|ALT_INV_ram~118_q\ $end
$var wire 1 B$ \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 C$ \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 D$ \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 E$ \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 F$ \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 G$ \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 H$ \RAM1|ALT_INV_ram~78_q\ $end
$var wire 1 I$ \RAM1|ALT_INV_ram~70_q\ $end
$var wire 1 J$ \RAM1|ALT_INV_ram~62_q\ $end
$var wire 1 K$ \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 L$ \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 M$ \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 N$ \RAM1|ALT_INV_ram~112_q\ $end
$var wire 1 O$ \RAM1|ALT_INV_ram~144_q\ $end
$var wire 1 P$ \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 Q$ \RAM1|ALT_INV_ram~80_q\ $end
$var wire 1 R$ \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 S$ \RAM1|ALT_INV_ram~104_q\ $end
$var wire 1 T$ \RAM1|ALT_INV_ram~136_q\ $end
$var wire 1 U$ \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 V$ \RAM1|ALT_INV_ram~72_q\ $end
$var wire 1 W$ \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 X$ \RAM1|ALT_INV_ram~96_q\ $end
$var wire 1 Y$ \RAM1|ALT_INV_ram~128_q\ $end
$var wire 1 Z$ \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 [$ \RAM1|ALT_INV_ram~64_q\ $end
$var wire 1 \$ \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 ]$ \RAM1|ALT_INV_ram~88_q\ $end
$var wire 1 ^$ \RAM1|ALT_INV_ram~120_q\ $end
$var wire 1 _$ \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 `$ \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 a$ \FLGZERO|ALT_INV_DOUT~2_combout\ $end
$var wire 1 b$ \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 c$ \RAM1|ALT_INV_ram~108_q\ $end
$var wire 1 d$ \RAM1|ALT_INV_ram~100_q\ $end
$var wire 1 e$ \RAM1|ALT_INV_ram~92_q\ $end
$var wire 1 f$ \RAM1|ALT_INV_ram~84_q\ $end
$var wire 1 g$ \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 h$ \RAM1|ALT_INV_ram~140_q\ $end
$var wire 1 i$ \RAM1|ALT_INV_ram~132_q\ $end
$var wire 1 j$ \RAM1|ALT_INV_ram~124_q\ $end
$var wire 1 k$ \RAM1|ALT_INV_ram~116_q\ $end
$var wire 1 l$ \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 m$ \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 n$ \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 o$ \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 p$ \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 q$ \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 r$ \RAM1|ALT_INV_ram~76_q\ $end
$var wire 1 s$ \RAM1|ALT_INV_ram~68_q\ $end
$var wire 1 t$ \RAM1|ALT_INV_ram~60_q\ $end
$var wire 1 u$ \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 v$ \MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 w$ \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 x$ \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 y$ \RAM1|ALT_INV_ram~107_q\ $end
$var wire 1 z$ \RAM1|ALT_INV_ram~139_q\ $end
$var wire 1 {$ \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 |$ \RAM1|ALT_INV_ram~75_q\ $end
$var wire 1 }$ \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 ~$ \RAM1|ALT_INV_ram~99_q\ $end
$var wire 1 !% \RAM1|ALT_INV_ram~131_q\ $end
$var wire 1 "% \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 #% \RAM1|ALT_INV_ram~67_q\ $end
$var wire 1 $% \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 %% \RAM1|ALT_INV_ram~91_q\ $end
$var wire 1 &% \RAM1|ALT_INV_ram~123_q\ $end
$var wire 1 '% \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 (% \RAM1|ALT_INV_ram~59_q\ $end
$var wire 1 )% \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 *% \RAM1|ALT_INV_ram~83_q\ $end
$var wire 1 +% \RAM1|ALT_INV_ram~115_q\ $end
$var wire 1 ,% \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 -% \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 .% \MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 /% \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 0% \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 1% \RAM1|ALT_INV_ram~106_q\ $end
$var wire 1 2% \RAM1|ALT_INV_ram~98_q\ $end
$var wire 1 3% \RAM1|ALT_INV_ram~90_q\ $end
$var wire 1 4% \RAM1|ALT_INV_ram~82_q\ $end
$var wire 1 5% \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 6% \RAM1|ALT_INV_ram~138_q\ $end
$var wire 1 7% \RAM1|ALT_INV_ram~130_q\ $end
$var wire 1 8% \RAM1|ALT_INV_ram~122_q\ $end
$var wire 1 9% \RAM1|ALT_INV_ram~114_q\ $end
$var wire 1 :% \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 ;% \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 <% \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 =% \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 >% \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 ?% \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 @% \RAM1|ALT_INV_ram~74_q\ $end
$var wire 1 A% \RAM1|ALT_INV_ram~66_q\ $end
$var wire 1 B% \RAM1|ALT_INV_ram~58_q\ $end
$var wire 1 C% \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 D% \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 E% \RAM1|ALT_INV_ram~105_q\ $end
$var wire 1 F% \RAM1|ALT_INV_ram~137_q\ $end
$var wire 1 G% \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 H% \RAM1|ALT_INV_ram~73_q\ $end
$var wire 1 I% \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 J% \RAM1|ALT_INV_ram~97_q\ $end
$var wire 1 K% \RAM1|ALT_INV_ram~129_q\ $end
$var wire 1 L% \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 M% \RAM1|ALT_INV_ram~65_q\ $end
$var wire 1 N% \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 O% \RAM1|ALT_INV_ram~89_q\ $end
$var wire 1 P% \RAM1|ALT_INV_ram~121_q\ $end
$var wire 1 Q% \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 R% \RAM1|ALT_INV_ram~57_q\ $end
$var wire 1 S% \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 T% \RAM1|ALT_INV_ram~81_q\ $end
$var wire 1 U% \RAM1|ALT_INV_ram~113_q\ $end
$var wire 1 V% \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 W% \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 X% \MUX1|ALT_INV_saida_MUX[6]~0_combout\ $end
$var wire 1 Y% \FLGZERO|ALT_INV_DOUT~1_combout\ $end
$var wire 1 Z% \ULA1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 [% \FLGZERO|ALT_INV_DOUT~0_combout\ $end
$var wire 1 \% \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 ]% \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 ^% \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 _% \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 `% \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 a% \DEC1|ALT_INV_logica_desvio~0_combout\ $end
$var wire 1 b% \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 c% \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 d% \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 e% \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 f% \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 g% \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 h% \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 i% \FLGZERO|ALT_INV_DOUT~q\ $end
$var wire 1 j% \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 k% \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 l% \MUX1|ALT_INV_saida_MUX[0]~11_combout\ $end
$var wire 1 m% \MUX1|ALT_INV_saida_MUX[3]~7_combout\ $end
$var wire 1 n% \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 o% \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 p% \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 q% \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 r% \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 s% \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 t% \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 u% \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 v% \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 w% \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 x% \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 y% \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 z% \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 {% \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 |% \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 }% \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ~% \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 !& \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 "& \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 #& \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 $& \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 %& \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 && \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 '& \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 (& \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 )& \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 *& \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 +& \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 ,& \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 -& \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 .& \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 /& \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 0& \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 1& \PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
09
1:
x;
1<
1=
1>
1?
1@
1A
xB
xZ
x[
x\
0]
x^
1_
0`
1a
1b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
1t
1u
1v
0w
0x
1y
1z
1{
0|
0}
1~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
1{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
15"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
1L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
1d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
1|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
16#
07#
08#
09#
0:#
0;#
0<#
1=#
1>#
0?#
0@#
0A#
0B#
1C#
0D#
1E#
0F#
0G#
0H#
0I#
1J#
0K#
0L#
0M#
0N#
0O#
0P#
1b#
1c#
0d#
1e#
1f#
1g#
0h#
0i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
1H%
1I%
1J%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
0X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
0a%
1b%
1c%
0d%
0e%
1f%
1g%
0h%
1i%
1j%
0k%
1l%
1m%
1v%
1w%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
1&&
1'&
0(&
x"
x#
x$
0%
xC
xD
xE
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
1n%
1o%
1p%
1q%
1r%
1s%
1t%
1u%
1)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
11&
1&
0'
0(
0)
0*
0+
0,
1-
0.
0/
00
01
02
03
04
05
06
07
08
$end
#20000
1%
1F
1]
0b#
0_
0a
#40000
0%
0F
0]
1b#
1_
1a
1W#
0/&
1f
0u
1G#
0j%
1e%
0&&
1M
0v
0~
1#!
1$!
1H#
16
0g#
1X%
1d%
1"!
0>#
1b!
14"
0v$
0l%
0Z%
1Y
1M!
0c!
1|!
05"
1/
0w%
0y%
0P
16"
0L"
1d!
0{!
0x%
0v%
0&
0|!
1M"
0d"
0}%
1w%
1e"
0|"
0|%
1}"
06#
0{%
17#
0z%
#60000
1%
1F
1]
0b#
0_
0a
#80000
0%
0F
0]
1b#
1_
1a
1a#
1_#
1Y#
01&
0s%
0u%
0M!
1c!
1|!
0b
1c
1r
1|
0C#
0G#
1j%
1d#
0g%
0]%
1(&
0w%
1y%
1O
1d
0d!
1{!
1s
1}
1~
0#!
1%!
1K!
1D#
0b!
0H#
1x%
0'&
18
0|!
15"
1l%
0_%
0f#
0e#
0X%
0f%
0\%
1I#
1w%
1(!
04"
0E#
1M!
06"
1L"
1v%
0y%
1v$
0Y
0M"
1d"
1|!
1}%
0/
1X
0e"
1|"
0w%
1|%
1.
0}"
16#
1{%
07#
1z%
#100000
1%
1F
1]
0b#
0_
0a
#120000
0%
0F
0]
1b#
1_
1a
1T!
1~!
1X#
0Y#
11&
00&
0,%
0V%
1W!
1#"
0d
1e
1b
0c
1w
1x
0|
1g%
0b%
0c%
0(&
1'&
0)%
0S%
0O
1N
1d
0e
0f
1g
1b!
13"
0I#
1H#
0"!
0$!
0=#
0}
0%!
0K!
1&&
0'&
08
17
1h
1f
0g
1f#
1e#
1f%
1a%
1g#
1Z%
0w$
0l%
1I#
0J#
0&&
0%&
14"
0M!
18#
0(!
0h
1K#
1J#
1%&
0[%
1y%
0v$
1Y
0X
0|!
0K#
1/
0.
0W
1X
1w%
1.
0-
1W
1V
19#
0Y%
1-
1,
0V
1;#
0,
#140000
1%
1F
1]
0b#
0_
0a
#160000
0%
0F
0]
1b#
1_
1a
1<#
1Y#
01&
0i%
0b
1c
0r
1u
0w
0x
1G#
0j%
1b%
1c%
0e%
1]%
1(&
1O
0d
1e
0s
1v
1"!
08#
1=#
0b!
03"
0H#
1'&
18
0f
1g
1w$
1l%
0a%
1[%
0Z%
0d%
1\%
0I#
1&&
0"!
09#
1:#
1>#
1H#
0J#
1M!
04"
1h
0%&
1v$
0y%
0a$
1Y%
1Z%
0Y
1|!
0/
0X
0w%
0W
1Y
1P
0.
1/
0-
1&
#180000
1%
1F
1]
0b#
0_
0a
#200000
0%
0F
0]
1b#
1_
1a
0W#
0X#
10&
1/&
1f
0g
1d
0e
1|
1?#
0c#
0g%
0'&
0&&
0N
0M
0f
0h
1}
1K!
1@#
1%&
1&&
07
06
0^%
0f#
0f%
0W!
0#"
1K#
1)%
1S%
1V
1,
#220000
1%
1F
1]
0b#
0_
0a
#240000
0%
0F
0]
1b#
1_
1a
1V#
0.&
1h
0u
0|
0?#
1C#
0G#
1j%
0d#
1c#
1g%
1e%
0%&
1L
0v
1$!
0}
0~
1#!
0K!
0@#
0D#
0H#
15
1_%
1^%
1f#
1X%
1f%
0g#
1d%
1"!
0>#
1I#
14"
1E#
0v$
0Z%
0Y
0|!
0/
1w%
1X
0P
1.
0&
#260000
1%
1F
1]
0b#
0_
0a
#280000
0%
0F
0]
1b#
1_
1a
0a#
1X#
0Y#
11&
00&
1u%
0M!
0d
1e
1b
0c
1r
1w
1x
0C#
1d#
0b%
0c%
0]%
0(&
1'&
1y%
0O
1N
1d
0e
1f
0I#
1H#
1s
1~
0"!
0#!
0$!
18#
0=#
1D#
0&&
0'&
08
17
0f
0_%
1a%
0[%
1g#
1Z%
0X%
0\%
1I#
1J#
1&&
19#
0:#
1W!
1#"
04"
0E#
0J#
1v$
0)%
0S%
1a$
0Y%
1Y
0X
1b!
13"
1|!
1/
0.
1W
1X
0w%
0w$
0l%
1.
1-
0W
1M!
0c!
14"
09#
1Y%
0v$
0y%
0-
1d!
0{!
0|!
0;#
0x%
1|!
05"
1w%
0w%
16"
0L"
0v%
1M"
0d"
0}%
1e"
0|"
0|%
1}"
06#
0{%
17#
0z%
#300000
1%
1F
1]
0b#
0_
0a
#320000
0%
0F
0]
1b#
1_
1a
0<#
1Y#
01&
1i%
0b
1c
0r
1u
0w
0x
1|
1F#
1G#
0j%
0`%
0g%
1b%
1c%
0e%
1]%
1(&
1O
0d
1e
0s
1v
1"!
08#
1=#
1}
1K!
0b!
03"
0H#
1'&
18
1f
1w$
1l%
0f#
0f%
0a%
1[%
0Z%
0d%
1\%
0I#
0&&
0"!
0M!
1c!
04"
1J#
1v$
1y%
1Z%
0Y
0d!
1{!
0|!
15"
1x%
0/
0X
1|!
1w%
06"
1L"
0w%
0.
1W
1v%
0M"
1d"
1-
1}%
0e"
1|"
1|%
0}"
16#
1{%
07#
1z%
#340000
1%
1F
1]
0b#
0_
0a
#360000
0%
0F
0]
1b#
1_
1a
1W#
0X#
0Y#
11&
10&
0/&
0f
1g
1d
0e
1b
0c
0|
1?#
1C#
0F#
0G#
1j%
1`%
0d#
0c#
1g%
0(&
0'&
1&&
0O
0N
1M
0d
1f
0g
0h
1A#
0J#
0}
0K!
1@#
0D#
1I#
1b!
13"
1H#
1%&
0&&
1'&
08
07
16
1B#
1h
0A#
0w$
0l%
1_%
0^%
1f#
1f%
0I#
1J#
0K#
0%&
0$&
1>#
0H#
1K#
0W!
0#"
1E#
1M!
0c!
14"
0B#
1$&
0v$
0y%
1)%
1S%
1Y
1X
0W
1d!
0{!
0b!
03"
0|!
0x%
1/
1.
0-
0V
1W
0X
1|!
05"
1w%
1w$
1l%
1V
0Y
1P
0w%
0.
1-
0,
0M!
1c!
04"
16"
0L"
0/
1,
1&
0v%
1v$
1y%
1M"
0d"
0d!
1{!
0|!
15"
1x%
0}%
1|!
1e"
0|"
1w%
06"
1L"
0|%
0w%
1}"
06#
1v%
0M"
1d"
0{%
17#
1}%
0e"
1|"
0z%
1|%
0}"
16#
1{%
07#
1z%
#380000
1%
1F
1]
0b#
0_
0a
#400000
0%
0F
0]
1b#
1_
1a
#420000
1%
1F
1]
0b#
0_
0a
#440000
0%
0F
0]
1b#
1_
1a
#460000
1%
1F
1]
0b#
0_
0a
#480000
0%
0F
0]
1b#
1_
1a
#500000
1%
1F
1]
0b#
0_
0a
#520000
0%
0F
0]
1b#
1_
1a
#540000
1%
1F
1]
0b#
0_
0a
#560000
0%
0F
0]
1b#
1_
1a
#580000
1%
1F
1]
0b#
0_
0a
#600000
0%
0F
0]
1b#
1_
1a
#620000
1%
1F
1]
0b#
0_
0a
#640000
0%
0F
0]
1b#
1_
1a
#660000
1%
1F
1]
0b#
0_
0a
#680000
0%
0F
0]
1b#
1_
1a
#700000
1%
1F
1]
0b#
0_
0a
#720000
0%
0F
0]
1b#
1_
1a
#740000
1%
1F
1]
0b#
0_
0a
#760000
0%
0F
0]
1b#
1_
1a
#780000
1%
1F
1]
0b#
0_
0a
#800000
0%
0F
0]
1b#
1_
1a
#820000
1%
1F
1]
0b#
0_
0a
#840000
0%
0F
0]
1b#
1_
1a
#860000
1%
1F
1]
0b#
0_
0a
#880000
0%
0F
0]
1b#
1_
1a
#900000
1%
1F
1]
0b#
0_
0a
#920000
0%
0F
0]
1b#
1_
1a
#940000
1%
1F
1]
0b#
0_
0a
#960000
0%
0F
0]
1b#
1_
1a
#980000
1%
1F
1]
0b#
0_
0a
#1000000
