
AS5048A.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d7c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  08006f10  08006f10  00016f10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800732c  0800732c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800732c  0800732c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800732c  0800732c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800732c  0800732c  0001732c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007330  08007330  00017330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007334  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          0000016c  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000348  20000348  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011390  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025a2  00000000  00000000  0003159c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ec8  00000000  00000000  00033b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000dc0  00000000  00000000  00034a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d99b  00000000  00000000  000357c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013b94  00000000  00000000  00053163  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a84b6  00000000  00000000  00066cf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010f1ad  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004e14  00000000  00000000  0010f200  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  00114014  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000003f  00000000  00000000  00114038  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006ef4 	.word	0x08006ef4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08006ef4 	.word	0x08006ef4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b088      	sub	sp, #32
 8000bac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bae:	f107 030c 	add.w	r3, r7, #12
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
 8000bb6:	605a      	str	r2, [r3, #4]
 8000bb8:	609a      	str	r2, [r3, #8]
 8000bba:	60da      	str	r2, [r3, #12]
 8000bbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bbe:	4b28      	ldr	r3, [pc, #160]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bc0:	695b      	ldr	r3, [r3, #20]
 8000bc2:	4a27      	ldr	r2, [pc, #156]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bc4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000bc8:	6153      	str	r3, [r2, #20]
 8000bca:	4b25      	ldr	r3, [pc, #148]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bcc:	695b      	ldr	r3, [r3, #20]
 8000bce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd6:	4b22      	ldr	r3, [pc, #136]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bd8:	695b      	ldr	r3, [r3, #20]
 8000bda:	4a21      	ldr	r2, [pc, #132]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000be0:	6153      	str	r3, [r2, #20]
 8000be2:	4b1f      	ldr	r3, [pc, #124]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000be4:	695b      	ldr	r3, [r3, #20]
 8000be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bee:	4b1c      	ldr	r3, [pc, #112]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bf0:	695b      	ldr	r3, [r3, #20]
 8000bf2:	4a1b      	ldr	r2, [pc, #108]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bf4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bf8:	6153      	str	r3, [r2, #20]
 8000bfa:	4b19      	ldr	r3, [pc, #100]	; (8000c60 <MX_GPIO_Init+0xb8>)
 8000bfc:	695b      	ldr	r3, [r3, #20]
 8000bfe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c02:	603b      	str	r3, [r7, #0]
 8000c04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000c06:	2200      	movs	r2, #0
 8000c08:	2110      	movs	r1, #16
 8000c0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c0e:	f000 fe55 	bl	80018bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000c12:	2200      	movs	r2, #0
 8000c14:	2108      	movs	r1, #8
 8000c16:	4813      	ldr	r0, [pc, #76]	; (8000c64 <MX_GPIO_Init+0xbc>)
 8000c18:	f000 fe50 	bl	80018bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c1c:	2310      	movs	r3, #16
 8000c1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c20:	2301      	movs	r3, #1
 8000c22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c2c:	f107 030c 	add.w	r3, r7, #12
 8000c30:	4619      	mov	r1, r3
 8000c32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c36:	f000 fccf 	bl	80015d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c3a:	2308      	movs	r3, #8
 8000c3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	2300      	movs	r3, #0
 8000c48:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c4a:	f107 030c 	add.w	r3, r7, #12
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4804      	ldr	r0, [pc, #16]	; (8000c64 <MX_GPIO_Init+0xbc>)
 8000c52:	f000 fcc1 	bl	80015d8 <HAL_GPIO_Init>

}
 8000c56:	bf00      	nop
 8000c58:	3720      	adds	r7, #32
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40021000 	.word	0x40021000
 8000c64:	48000400 	.word	0x48000400

08000c68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c6c:	f000 fb3c 	bl	80012e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c70:	f000 f824 	bl	8000cbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c74:	f7ff ff98 	bl	8000ba8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c78:	f000 fa98 	bl	80011ac <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000c7c:	f000 f880 	bl	8000d80 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000c80:	f000 fa1a 	bl	80010b8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
//  HAL_TIM_Base_Start_IT(&htim1);
  setbuf(stdout, NULL);
 8000c84:	4b0a      	ldr	r3, [pc, #40]	; (8000cb0 <main+0x48>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	689b      	ldr	r3, [r3, #8]
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f003 ffaf 	bl	8004bf0 <setbuf>
  printf("Hello\n");
 8000c92:	4808      	ldr	r0, [pc, #32]	; (8000cb4 <main+0x4c>)
 8000c94:	f003 ffa4 	bl	8004be0 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000c98:	2201      	movs	r2, #1
 8000c9a:	2108      	movs	r1, #8
 8000c9c:	4806      	ldr	r0, [pc, #24]	; (8000cb8 <main+0x50>)
 8000c9e:	f000 fe0d 	bl	80018bc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	2110      	movs	r1, #16
 8000ca6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000caa:	f000 fe07 	bl	80018bc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000cae:	e7f3      	b.n	8000c98 <main+0x30>
 8000cb0:	2000000c 	.word	0x2000000c
 8000cb4:	08006f10 	.word	0x08006f10
 8000cb8:	48000400 	.word	0x48000400

08000cbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b096      	sub	sp, #88	; 0x58
 8000cc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cc2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000cc6:	2228      	movs	r2, #40	; 0x28
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f003 faa8 	bl	8004220 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cd0:	f107 031c 	add.w	r3, r7, #28
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	605a      	str	r2, [r3, #4]
 8000cda:	609a      	str	r2, [r3, #8]
 8000cdc:	60da      	str	r2, [r3, #12]
 8000cde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ce0:	1d3b      	adds	r3, r7, #4
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	605a      	str	r2, [r3, #4]
 8000ce8:	609a      	str	r2, [r3, #8]
 8000cea:	60da      	str	r2, [r3, #12]
 8000cec:	611a      	str	r2, [r3, #16]
 8000cee:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000cf4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000cf8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d02:	2302      	movs	r3, #2
 8000d04:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d0a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d10:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d14:	4618      	mov	r0, r3
 8000d16:	f000 fde9 	bl	80018ec <HAL_RCC_OscConfig>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000d20:	f000 f828 	bl	8000d74 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d24:	230f      	movs	r3, #15
 8000d26:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000d2c:	2380      	movs	r3, #128	; 0x80
 8000d2e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d34:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d36:	2300      	movs	r3, #0
 8000d38:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d3a:	f107 031c 	add.w	r3, r7, #28
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4618      	mov	r0, r3
 8000d42:	f001 fe11 	bl	8002968 <HAL_RCC_ClockConfig>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000d4c:	f000 f812 	bl	8000d74 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000d50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d54:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000d56:	2300      	movs	r3, #0
 8000d58:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d5a:	1d3b      	adds	r3, r7, #4
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f002 f839 	bl	8002dd4 <HAL_RCCEx_PeriphCLKConfig>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000d68:	f000 f804 	bl	8000d74 <Error_Handler>
  }
}
 8000d6c:	bf00      	nop
 8000d6e:	3758      	adds	r7, #88	; 0x58
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d78:	b672      	cpsid	i
}
 8000d7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d7c:	e7fe      	b.n	8000d7c <Error_Handler+0x8>
	...

08000d80 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000d84:	4b1b      	ldr	r3, [pc, #108]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000d86:	4a1c      	ldr	r2, [pc, #112]	; (8000df8 <MX_SPI1_Init+0x78>)
 8000d88:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d8a:	4b1a      	ldr	r3, [pc, #104]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000d8c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d90:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d92:	4b18      	ldr	r3, [pc, #96]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000d98:	4b16      	ldr	r3, [pc, #88]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000d9a:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8000d9e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000da0:	4b14      	ldr	r3, [pc, #80]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000da6:	4b13      	ldr	r3, [pc, #76]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000dac:	4b11      	ldr	r3, [pc, #68]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000dae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000db2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000db4:	4b0f      	ldr	r3, [pc, #60]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000db6:	2228      	movs	r2, #40	; 0x28
 8000db8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000dba:	4b0e      	ldr	r3, [pc, #56]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dc0:	4b0c      	ldr	r3, [pc, #48]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dc6:	4b0b      	ldr	r3, [pc, #44]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000dcc:	4b09      	ldr	r3, [pc, #36]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000dce:	2207      	movs	r2, #7
 8000dd0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000dd2:	4b08      	ldr	r3, [pc, #32]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000dd8:	4b06      	ldr	r3, [pc, #24]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000dda:	2208      	movs	r2, #8
 8000ddc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000dde:	4805      	ldr	r0, [pc, #20]	; (8000df4 <MX_SPI1_Init+0x74>)
 8000de0:	f002 f91e 	bl	8003020 <HAL_SPI_Init>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000dea:	f7ff ffc3 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000dee:	bf00      	nop
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	200001f8 	.word	0x200001f8
 8000df8:	40013000 	.word	0x40013000

08000dfc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b08a      	sub	sp, #40	; 0x28
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a17      	ldr	r2, [pc, #92]	; (8000e78 <HAL_SPI_MspInit+0x7c>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d128      	bne.n	8000e70 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e1e:	4b17      	ldr	r3, [pc, #92]	; (8000e7c <HAL_SPI_MspInit+0x80>)
 8000e20:	699b      	ldr	r3, [r3, #24]
 8000e22:	4a16      	ldr	r2, [pc, #88]	; (8000e7c <HAL_SPI_MspInit+0x80>)
 8000e24:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e28:	6193      	str	r3, [r2, #24]
 8000e2a:	4b14      	ldr	r3, [pc, #80]	; (8000e7c <HAL_SPI_MspInit+0x80>)
 8000e2c:	699b      	ldr	r3, [r3, #24]
 8000e2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e32:	613b      	str	r3, [r7, #16]
 8000e34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e36:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <HAL_SPI_MspInit+0x80>)
 8000e38:	695b      	ldr	r3, [r3, #20]
 8000e3a:	4a10      	ldr	r2, [pc, #64]	; (8000e7c <HAL_SPI_MspInit+0x80>)
 8000e3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e40:	6153      	str	r3, [r2, #20]
 8000e42:	4b0e      	ldr	r3, [pc, #56]	; (8000e7c <HAL_SPI_MspInit+0x80>)
 8000e44:	695b      	ldr	r3, [r3, #20]
 8000e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000e4e:	23e0      	movs	r3, #224	; 0xe0
 8000e50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e52:	2302      	movs	r3, #2
 8000e54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e5e:	2305      	movs	r3, #5
 8000e60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e62:	f107 0314 	add.w	r3, r7, #20
 8000e66:	4619      	mov	r1, r3
 8000e68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e6c:	f000 fbb4 	bl	80015d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000e70:	bf00      	nop
 8000e72:	3728      	adds	r7, #40	; 0x28
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	40013000 	.word	0x40013000
 8000e7c:	40021000 	.word	0x40021000

08000e80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e86:	4b0f      	ldr	r3, [pc, #60]	; (8000ec4 <HAL_MspInit+0x44>)
 8000e88:	699b      	ldr	r3, [r3, #24]
 8000e8a:	4a0e      	ldr	r2, [pc, #56]	; (8000ec4 <HAL_MspInit+0x44>)
 8000e8c:	f043 0301 	orr.w	r3, r3, #1
 8000e90:	6193      	str	r3, [r2, #24]
 8000e92:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <HAL_MspInit+0x44>)
 8000e94:	699b      	ldr	r3, [r3, #24]
 8000e96:	f003 0301 	and.w	r3, r3, #1
 8000e9a:	607b      	str	r3, [r7, #4]
 8000e9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e9e:	4b09      	ldr	r3, [pc, #36]	; (8000ec4 <HAL_MspInit+0x44>)
 8000ea0:	69db      	ldr	r3, [r3, #28]
 8000ea2:	4a08      	ldr	r2, [pc, #32]	; (8000ec4 <HAL_MspInit+0x44>)
 8000ea4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ea8:	61d3      	str	r3, [r2, #28]
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <HAL_MspInit+0x44>)
 8000eac:	69db      	ldr	r3, [r3, #28]
 8000eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eb2:	603b      	str	r3, [r7, #0]
 8000eb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	40021000 	.word	0x40021000

08000ec8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ecc:	e7fe      	b.n	8000ecc <NMI_Handler+0x4>

08000ece <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ed2:	e7fe      	b.n	8000ed2 <HardFault_Handler+0x4>

08000ed4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ed8:	e7fe      	b.n	8000ed8 <MemManage_Handler+0x4>

08000eda <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eda:	b480      	push	{r7}
 8000edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ede:	e7fe      	b.n	8000ede <BusFault_Handler+0x4>

08000ee0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ee4:	e7fe      	b.n	8000ee4 <UsageFault_Handler+0x4>

08000ee6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ee6:	b480      	push	{r7}
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eea:	bf00      	nop
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ef8:	bf00      	nop
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr

08000f02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f02:	b480      	push	{r7}
 8000f04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f06:	bf00      	nop
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f14:	f000 fa2e 	bl	8001374 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f18:	bf00      	nop
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f20:	4802      	ldr	r0, [pc, #8]	; (8000f2c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000f22:	f002 f977 	bl	8003214 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20000260 	.word	0x20000260

08000f30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
	return 1;
 8000f34:	2301      	movs	r3, #1
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <_kill>:

int _kill(int pid, int sig)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000f4a:	f003 f93f 	bl	80041cc <__errno>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2216      	movs	r2, #22
 8000f52:	601a      	str	r2, [r3, #0]
	return -1;
 8000f54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <_exit>:

void _exit (int status)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000f68:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f7ff ffe7 	bl	8000f40 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000f72:	e7fe      	b.n	8000f72 <_exit+0x12>

08000f74 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f80:	2300      	movs	r3, #0
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	e00a      	b.n	8000f9c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f86:	f3af 8000 	nop.w
 8000f8a:	4601      	mov	r1, r0
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	1c5a      	adds	r2, r3, #1
 8000f90:	60ba      	str	r2, [r7, #8]
 8000f92:	b2ca      	uxtb	r2, r1
 8000f94:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	617b      	str	r3, [r7, #20]
 8000f9c:	697a      	ldr	r2, [r7, #20]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	dbf0      	blt.n	8000f86 <_read+0x12>
	}

return len;
 8000fa4:	687b      	ldr	r3, [r7, #4]
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3718      	adds	r7, #24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
	...

08000fb0 <_write>:
//int _close(int file)
//{
//	return -1;
//}

int _write(int file, char *ptr, int len) {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, 10);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	230a      	movs	r3, #10
 8000fc2:	68b9      	ldr	r1, [r7, #8]
 8000fc4:	4803      	ldr	r0, [pc, #12]	; (8000fd4 <_write+0x24>)
 8000fc6:	f002 fd2b 	bl	8003a20 <HAL_UART_Transmit>
	return len;
 8000fca:	687b      	ldr	r3, [r7, #4]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3710      	adds	r7, #16
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	200002ac 	.word	0x200002ac

08000fd8 <_fstat>:

int _fstat(int file, struct stat *st)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fe8:	605a      	str	r2, [r3, #4]
	return 0;
 8000fea:	2300      	movs	r3, #0
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr

08000ff8 <_isatty>:

int _isatty(int file)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
	return 1;
 8001000:	2301      	movs	r3, #1
}
 8001002:	4618      	mov	r0, r3
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr

0800100e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800100e:	b480      	push	{r7}
 8001010:	b085      	sub	sp, #20
 8001012:	af00      	add	r7, sp, #0
 8001014:	60f8      	str	r0, [r7, #12]
 8001016:	60b9      	str	r1, [r7, #8]
 8001018:	607a      	str	r2, [r7, #4]
	return 0;
 800101a:	2300      	movs	r3, #0
}
 800101c:	4618      	mov	r0, r3
 800101e:	3714      	adds	r7, #20
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b086      	sub	sp, #24
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001030:	4a14      	ldr	r2, [pc, #80]	; (8001084 <_sbrk+0x5c>)
 8001032:	4b15      	ldr	r3, [pc, #84]	; (8001088 <_sbrk+0x60>)
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800103c:	4b13      	ldr	r3, [pc, #76]	; (800108c <_sbrk+0x64>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d102      	bne.n	800104a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001044:	4b11      	ldr	r3, [pc, #68]	; (800108c <_sbrk+0x64>)
 8001046:	4a12      	ldr	r2, [pc, #72]	; (8001090 <_sbrk+0x68>)
 8001048:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800104a:	4b10      	ldr	r3, [pc, #64]	; (800108c <_sbrk+0x64>)
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4413      	add	r3, r2
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	429a      	cmp	r2, r3
 8001056:	d207      	bcs.n	8001068 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001058:	f003 f8b8 	bl	80041cc <__errno>
 800105c:	4603      	mov	r3, r0
 800105e:	220c      	movs	r2, #12
 8001060:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001062:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001066:	e009      	b.n	800107c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001068:	4b08      	ldr	r3, [pc, #32]	; (800108c <_sbrk+0x64>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800106e:	4b07      	ldr	r3, [pc, #28]	; (800108c <_sbrk+0x64>)
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4413      	add	r3, r2
 8001076:	4a05      	ldr	r2, [pc, #20]	; (800108c <_sbrk+0x64>)
 8001078:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800107a:	68fb      	ldr	r3, [r7, #12]
}
 800107c:	4618      	mov	r0, r3
 800107e:	3718      	adds	r7, #24
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20003000 	.word	0x20003000
 8001088:	00000400 	.word	0x00000400
 800108c:	2000025c 	.word	0x2000025c
 8001090:	20000348 	.word	0x20000348

08001094 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001098:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <SystemInit+0x20>)
 800109a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800109e:	4a05      	ldr	r2, [pc, #20]	; (80010b4 <SystemInit+0x20>)
 80010a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	e000ed00 	.word	0xe000ed00

080010b8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b088      	sub	sp, #32
 80010bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010be:	f107 0310 	add.w	r3, r7, #16
 80010c2:	2200      	movs	r2, #0
 80010c4:	601a      	str	r2, [r3, #0]
 80010c6:	605a      	str	r2, [r3, #4]
 80010c8:	609a      	str	r2, [r3, #8]
 80010ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010d6:	4b20      	ldr	r3, [pc, #128]	; (8001158 <MX_TIM1_Init+0xa0>)
 80010d8:	4a20      	ldr	r2, [pc, #128]	; (800115c <MX_TIM1_Init+0xa4>)
 80010da:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8-1;
 80010dc:	4b1e      	ldr	r3, [pc, #120]	; (8001158 <MX_TIM1_Init+0xa0>)
 80010de:	2207      	movs	r2, #7
 80010e0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e2:	4b1d      	ldr	r3, [pc, #116]	; (8001158 <MX_TIM1_Init+0xa0>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80010e8:	4b1b      	ldr	r3, [pc, #108]	; (8001158 <MX_TIM1_Init+0xa0>)
 80010ea:	f240 32e7 	movw	r2, #999	; 0x3e7
 80010ee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f0:	4b19      	ldr	r3, [pc, #100]	; (8001158 <MX_TIM1_Init+0xa0>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010f6:	4b18      	ldr	r3, [pc, #96]	; (8001158 <MX_TIM1_Init+0xa0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010fc:	4b16      	ldr	r3, [pc, #88]	; (8001158 <MX_TIM1_Init+0xa0>)
 80010fe:	2200      	movs	r2, #0
 8001100:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001102:	4815      	ldr	r0, [pc, #84]	; (8001158 <MX_TIM1_Init+0xa0>)
 8001104:	f002 f82f 	bl	8003166 <HAL_TIM_Base_Init>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800110e:	f7ff fe31 	bl	8000d74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001112:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001116:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001118:	f107 0310 	add.w	r3, r7, #16
 800111c:	4619      	mov	r1, r3
 800111e:	480e      	ldr	r0, [pc, #56]	; (8001158 <MX_TIM1_Init+0xa0>)
 8001120:	f002 f997 	bl	8003452 <HAL_TIM_ConfigClockSource>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800112a:	f7ff fe23 	bl	8000d74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800112e:	2300      	movs	r3, #0
 8001130:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001132:	2300      	movs	r3, #0
 8001134:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001136:	2300      	movs	r3, #0
 8001138:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4619      	mov	r1, r3
 800113e:	4806      	ldr	r0, [pc, #24]	; (8001158 <MX_TIM1_Init+0xa0>)
 8001140:	f002 fb94 	bl	800386c <HAL_TIMEx_MasterConfigSynchronization>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800114a:	f7ff fe13 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800114e:	bf00      	nop
 8001150:	3720      	adds	r7, #32
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20000260 	.word	0x20000260
 800115c:	40012c00 	.word	0x40012c00

08001160 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a0d      	ldr	r2, [pc, #52]	; (80011a4 <HAL_TIM_Base_MspInit+0x44>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d113      	bne.n	800119a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001172:	4b0d      	ldr	r3, [pc, #52]	; (80011a8 <HAL_TIM_Base_MspInit+0x48>)
 8001174:	699b      	ldr	r3, [r3, #24]
 8001176:	4a0c      	ldr	r2, [pc, #48]	; (80011a8 <HAL_TIM_Base_MspInit+0x48>)
 8001178:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800117c:	6193      	str	r3, [r2, #24]
 800117e:	4b0a      	ldr	r3, [pc, #40]	; (80011a8 <HAL_TIM_Base_MspInit+0x48>)
 8001180:	699b      	ldr	r3, [r3, #24]
 8001182:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	2100      	movs	r1, #0
 800118e:	2019      	movs	r0, #25
 8001190:	f000 f9eb 	bl	800156a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001194:	2019      	movs	r0, #25
 8001196:	f000 fa04 	bl	80015a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800119a:	bf00      	nop
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40012c00 	.word	0x40012c00
 80011a8:	40021000 	.word	0x40021000

080011ac <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011b0:	4b14      	ldr	r3, [pc, #80]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011b2:	4a15      	ldr	r2, [pc, #84]	; (8001208 <MX_USART2_UART_Init+0x5c>)
 80011b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80011b6:	4b13      	ldr	r3, [pc, #76]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011b8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80011bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011be:	4b11      	ldr	r3, [pc, #68]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011c4:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ca:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011d2:	220c      	movs	r2, #12
 80011d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d6:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011dc:	4b09      	ldr	r3, [pc, #36]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011e2:	4b08      	ldr	r3, [pc, #32]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011e8:	4b06      	ldr	r3, [pc, #24]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011ee:	4805      	ldr	r0, [pc, #20]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011f0:	f002 fbc8 	bl	8003984 <HAL_UART_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80011fa:	f7ff fdbb 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	200002ac 	.word	0x200002ac
 8001208:	40004400 	.word	0x40004400

0800120c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08a      	sub	sp, #40	; 0x28
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a18      	ldr	r2, [pc, #96]	; (800128c <HAL_UART_MspInit+0x80>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d129      	bne.n	8001282 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800122e:	4b18      	ldr	r3, [pc, #96]	; (8001290 <HAL_UART_MspInit+0x84>)
 8001230:	69db      	ldr	r3, [r3, #28]
 8001232:	4a17      	ldr	r2, [pc, #92]	; (8001290 <HAL_UART_MspInit+0x84>)
 8001234:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001238:	61d3      	str	r3, [r2, #28]
 800123a:	4b15      	ldr	r3, [pc, #84]	; (8001290 <HAL_UART_MspInit+0x84>)
 800123c:	69db      	ldr	r3, [r3, #28]
 800123e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001242:	613b      	str	r3, [r7, #16]
 8001244:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001246:	4b12      	ldr	r3, [pc, #72]	; (8001290 <HAL_UART_MspInit+0x84>)
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	4a11      	ldr	r2, [pc, #68]	; (8001290 <HAL_UART_MspInit+0x84>)
 800124c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001250:	6153      	str	r3, [r2, #20]
 8001252:	4b0f      	ldr	r3, [pc, #60]	; (8001290 <HAL_UART_MspInit+0x84>)
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800125e:	f248 0304 	movw	r3, #32772	; 0x8004
 8001262:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001264:	2302      	movs	r3, #2
 8001266:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001268:	2300      	movs	r3, #0
 800126a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800126c:	2303      	movs	r3, #3
 800126e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001270:	2307      	movs	r3, #7
 8001272:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001274:	f107 0314 	add.w	r3, r7, #20
 8001278:	4619      	mov	r1, r3
 800127a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800127e:	f000 f9ab 	bl	80015d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001282:	bf00      	nop
 8001284:	3728      	adds	r7, #40	; 0x28
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	40004400 	.word	0x40004400
 8001290:	40021000 	.word	0x40021000

08001294 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001294:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012cc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001298:	f7ff fefc 	bl	8001094 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800129c:	480c      	ldr	r0, [pc, #48]	; (80012d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800129e:	490d      	ldr	r1, [pc, #52]	; (80012d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012a0:	4a0d      	ldr	r2, [pc, #52]	; (80012d8 <LoopForever+0xe>)
  movs r3, #0
 80012a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a4:	e002      	b.n	80012ac <LoopCopyDataInit>

080012a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012aa:	3304      	adds	r3, #4

080012ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012b0:	d3f9      	bcc.n	80012a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012b2:	4a0a      	ldr	r2, [pc, #40]	; (80012dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80012b4:	4c0a      	ldr	r4, [pc, #40]	; (80012e0 <LoopForever+0x16>)
  movs r3, #0
 80012b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012b8:	e001      	b.n	80012be <LoopFillZerobss>

080012ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012bc:	3204      	adds	r2, #4

080012be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012c0:	d3fb      	bcc.n	80012ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012c2:	f002 ff89 	bl	80041d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012c6:	f7ff fccf 	bl	8000c68 <main>

080012ca <LoopForever>:

LoopForever:
    b LoopForever
 80012ca:	e7fe      	b.n	80012ca <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80012cc:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80012d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012d4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80012d8:	08007334 	.word	0x08007334
  ldr r2, =_sbss
 80012dc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80012e0:	20000348 	.word	0x20000348

080012e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012e4:	e7fe      	b.n	80012e4 <ADC1_2_IRQHandler>
	...

080012e8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012ec:	4b08      	ldr	r3, [pc, #32]	; (8001310 <HAL_Init+0x28>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a07      	ldr	r2, [pc, #28]	; (8001310 <HAL_Init+0x28>)
 80012f2:	f043 0310 	orr.w	r3, r3, #16
 80012f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012f8:	2003      	movs	r0, #3
 80012fa:	f000 f92b 	bl	8001554 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012fe:	2000      	movs	r0, #0
 8001300:	f000 f808 	bl	8001314 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001304:	f7ff fdbc 	bl	8000e80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001308:	2300      	movs	r3, #0
}
 800130a:	4618      	mov	r0, r3
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40022000 	.word	0x40022000

08001314 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800131c:	4b12      	ldr	r3, [pc, #72]	; (8001368 <HAL_InitTick+0x54>)
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	4b12      	ldr	r3, [pc, #72]	; (800136c <HAL_InitTick+0x58>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	4619      	mov	r1, r3
 8001326:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800132a:	fbb3 f3f1 	udiv	r3, r3, r1
 800132e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001332:	4618      	mov	r0, r3
 8001334:	f000 f943 	bl	80015be <HAL_SYSTICK_Config>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e00e      	b.n	8001360 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2b0f      	cmp	r3, #15
 8001346:	d80a      	bhi.n	800135e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001348:	2200      	movs	r2, #0
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001350:	f000 f90b 	bl	800156a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001354:	4a06      	ldr	r2, [pc, #24]	; (8001370 <HAL_InitTick+0x5c>)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800135a:	2300      	movs	r3, #0
 800135c:	e000      	b.n	8001360 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
}
 8001360:	4618      	mov	r0, r3
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	20000000 	.word	0x20000000
 800136c:	20000008 	.word	0x20000008
 8001370:	20000004 	.word	0x20000004

08001374 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001378:	4b06      	ldr	r3, [pc, #24]	; (8001394 <HAL_IncTick+0x20>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	461a      	mov	r2, r3
 800137e:	4b06      	ldr	r3, [pc, #24]	; (8001398 <HAL_IncTick+0x24>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4413      	add	r3, r2
 8001384:	4a04      	ldr	r2, [pc, #16]	; (8001398 <HAL_IncTick+0x24>)
 8001386:	6013      	str	r3, [r2, #0]
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	20000008 	.word	0x20000008
 8001398:	20000334 	.word	0x20000334

0800139c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  return uwTick;  
 80013a0:	4b03      	ldr	r3, [pc, #12]	; (80013b0 <HAL_GetTick+0x14>)
 80013a2:	681b      	ldr	r3, [r3, #0]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	20000334 	.word	0x20000334

080013b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013c4:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <__NVIC_SetPriorityGrouping+0x44>)
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ca:	68ba      	ldr	r2, [r7, #8]
 80013cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013d0:	4013      	ands	r3, r2
 80013d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013e6:	4a04      	ldr	r2, [pc, #16]	; (80013f8 <__NVIC_SetPriorityGrouping+0x44>)
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	60d3      	str	r3, [r2, #12]
}
 80013ec:	bf00      	nop
 80013ee:	3714      	adds	r7, #20
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001400:	4b04      	ldr	r3, [pc, #16]	; (8001414 <__NVIC_GetPriorityGrouping+0x18>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	0a1b      	lsrs	r3, r3, #8
 8001406:	f003 0307 	and.w	r3, r3, #7
}
 800140a:	4618      	mov	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	e000ed00 	.word	0xe000ed00

08001418 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001426:	2b00      	cmp	r3, #0
 8001428:	db0b      	blt.n	8001442 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	f003 021f 	and.w	r2, r3, #31
 8001430:	4907      	ldr	r1, [pc, #28]	; (8001450 <__NVIC_EnableIRQ+0x38>)
 8001432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001436:	095b      	lsrs	r3, r3, #5
 8001438:	2001      	movs	r0, #1
 800143a:	fa00 f202 	lsl.w	r2, r0, r2
 800143e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	e000e100 	.word	0xe000e100

08001454 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	6039      	str	r1, [r7, #0]
 800145e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001464:	2b00      	cmp	r3, #0
 8001466:	db0a      	blt.n	800147e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	b2da      	uxtb	r2, r3
 800146c:	490c      	ldr	r1, [pc, #48]	; (80014a0 <__NVIC_SetPriority+0x4c>)
 800146e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001472:	0112      	lsls	r2, r2, #4
 8001474:	b2d2      	uxtb	r2, r2
 8001476:	440b      	add	r3, r1
 8001478:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800147c:	e00a      	b.n	8001494 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	b2da      	uxtb	r2, r3
 8001482:	4908      	ldr	r1, [pc, #32]	; (80014a4 <__NVIC_SetPriority+0x50>)
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	f003 030f 	and.w	r3, r3, #15
 800148a:	3b04      	subs	r3, #4
 800148c:	0112      	lsls	r2, r2, #4
 800148e:	b2d2      	uxtb	r2, r2
 8001490:	440b      	add	r3, r1
 8001492:	761a      	strb	r2, [r3, #24]
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	e000e100 	.word	0xe000e100
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b089      	sub	sp, #36	; 0x24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f003 0307 	and.w	r3, r3, #7
 80014ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	f1c3 0307 	rsb	r3, r3, #7
 80014c2:	2b04      	cmp	r3, #4
 80014c4:	bf28      	it	cs
 80014c6:	2304      	movcs	r3, #4
 80014c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	3304      	adds	r3, #4
 80014ce:	2b06      	cmp	r3, #6
 80014d0:	d902      	bls.n	80014d8 <NVIC_EncodePriority+0x30>
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	3b03      	subs	r3, #3
 80014d6:	e000      	b.n	80014da <NVIC_EncodePriority+0x32>
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	fa02 f303 	lsl.w	r3, r2, r3
 80014e6:	43da      	mvns	r2, r3
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	401a      	ands	r2, r3
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	fa01 f303 	lsl.w	r3, r1, r3
 80014fa:	43d9      	mvns	r1, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001500:	4313      	orrs	r3, r2
         );
}
 8001502:	4618      	mov	r0, r3
 8001504:	3724      	adds	r7, #36	; 0x24
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
	...

08001510 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	3b01      	subs	r3, #1
 800151c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001520:	d301      	bcc.n	8001526 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001522:	2301      	movs	r3, #1
 8001524:	e00f      	b.n	8001546 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001526:	4a0a      	ldr	r2, [pc, #40]	; (8001550 <SysTick_Config+0x40>)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	3b01      	subs	r3, #1
 800152c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800152e:	210f      	movs	r1, #15
 8001530:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001534:	f7ff ff8e 	bl	8001454 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001538:	4b05      	ldr	r3, [pc, #20]	; (8001550 <SysTick_Config+0x40>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800153e:	4b04      	ldr	r3, [pc, #16]	; (8001550 <SysTick_Config+0x40>)
 8001540:	2207      	movs	r2, #7
 8001542:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001544:	2300      	movs	r3, #0
}
 8001546:	4618      	mov	r0, r3
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	e000e010 	.word	0xe000e010

08001554 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f7ff ff29 	bl	80013b4 <__NVIC_SetPriorityGrouping>
}
 8001562:	bf00      	nop
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800156a:	b580      	push	{r7, lr}
 800156c:	b086      	sub	sp, #24
 800156e:	af00      	add	r7, sp, #0
 8001570:	4603      	mov	r3, r0
 8001572:	60b9      	str	r1, [r7, #8]
 8001574:	607a      	str	r2, [r7, #4]
 8001576:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800157c:	f7ff ff3e 	bl	80013fc <__NVIC_GetPriorityGrouping>
 8001580:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	68b9      	ldr	r1, [r7, #8]
 8001586:	6978      	ldr	r0, [r7, #20]
 8001588:	f7ff ff8e 	bl	80014a8 <NVIC_EncodePriority>
 800158c:	4602      	mov	r2, r0
 800158e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001592:	4611      	mov	r1, r2
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff ff5d 	bl	8001454 <__NVIC_SetPriority>
}
 800159a:	bf00      	nop
 800159c:	3718      	adds	r7, #24
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	4603      	mov	r3, r0
 80015aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff ff31 	bl	8001418 <__NVIC_EnableIRQ>
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	b082      	sub	sp, #8
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff ffa2 	bl	8001510 <SysTick_Config>
 80015cc:	4603      	mov	r3, r0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
	...

080015d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015d8:	b480      	push	{r7}
 80015da:	b087      	sub	sp, #28
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015e2:	2300      	movs	r3, #0
 80015e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015e6:	e14e      	b.n	8001886 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	2101      	movs	r1, #1
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	fa01 f303 	lsl.w	r3, r1, r3
 80015f4:	4013      	ands	r3, r2
 80015f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	f000 8140 	beq.w	8001880 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f003 0303 	and.w	r3, r3, #3
 8001608:	2b01      	cmp	r3, #1
 800160a:	d005      	beq.n	8001618 <HAL_GPIO_Init+0x40>
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f003 0303 	and.w	r3, r3, #3
 8001614:	2b02      	cmp	r3, #2
 8001616:	d130      	bne.n	800167a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	2203      	movs	r2, #3
 8001624:	fa02 f303 	lsl.w	r3, r2, r3
 8001628:	43db      	mvns	r3, r3
 800162a:	693a      	ldr	r2, [r7, #16]
 800162c:	4013      	ands	r3, r2
 800162e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	68da      	ldr	r2, [r3, #12]
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	fa02 f303 	lsl.w	r3, r2, r3
 800163c:	693a      	ldr	r2, [r7, #16]
 800163e:	4313      	orrs	r3, r2
 8001640:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800164e:	2201      	movs	r2, #1
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	43db      	mvns	r3, r3
 8001658:	693a      	ldr	r2, [r7, #16]
 800165a:	4013      	ands	r3, r2
 800165c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	091b      	lsrs	r3, r3, #4
 8001664:	f003 0201 	and.w	r2, r3, #1
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	4313      	orrs	r3, r2
 8001672:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	f003 0303 	and.w	r3, r3, #3
 8001682:	2b03      	cmp	r3, #3
 8001684:	d017      	beq.n	80016b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	2203      	movs	r2, #3
 8001692:	fa02 f303 	lsl.w	r3, r2, r3
 8001696:	43db      	mvns	r3, r3
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	4013      	ands	r3, r2
 800169c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	689a      	ldr	r2, [r3, #8]
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	fa02 f303 	lsl.w	r3, r2, r3
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	f003 0303 	and.w	r3, r3, #3
 80016be:	2b02      	cmp	r3, #2
 80016c0:	d123      	bne.n	800170a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	08da      	lsrs	r2, r3, #3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	3208      	adds	r2, #8
 80016ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	f003 0307 	and.w	r3, r3, #7
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	220f      	movs	r2, #15
 80016da:	fa02 f303 	lsl.w	r3, r2, r3
 80016de:	43db      	mvns	r3, r3
 80016e0:	693a      	ldr	r2, [r7, #16]
 80016e2:	4013      	ands	r3, r2
 80016e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	691a      	ldr	r2, [r3, #16]
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	f003 0307 	and.w	r3, r3, #7
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	fa02 f303 	lsl.w	r3, r2, r3
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	08da      	lsrs	r2, r3, #3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	3208      	adds	r2, #8
 8001704:	6939      	ldr	r1, [r7, #16]
 8001706:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	2203      	movs	r2, #3
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	43db      	mvns	r3, r3
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	4013      	ands	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f003 0203 	and.w	r2, r3, #3
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	fa02 f303 	lsl.w	r3, r2, r3
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	4313      	orrs	r3, r2
 8001736:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	693a      	ldr	r2, [r7, #16]
 800173c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001746:	2b00      	cmp	r3, #0
 8001748:	f000 809a 	beq.w	8001880 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800174c:	4b55      	ldr	r3, [pc, #340]	; (80018a4 <HAL_GPIO_Init+0x2cc>)
 800174e:	699b      	ldr	r3, [r3, #24]
 8001750:	4a54      	ldr	r2, [pc, #336]	; (80018a4 <HAL_GPIO_Init+0x2cc>)
 8001752:	f043 0301 	orr.w	r3, r3, #1
 8001756:	6193      	str	r3, [r2, #24]
 8001758:	4b52      	ldr	r3, [pc, #328]	; (80018a4 <HAL_GPIO_Init+0x2cc>)
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	f003 0301 	and.w	r3, r3, #1
 8001760:	60bb      	str	r3, [r7, #8]
 8001762:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001764:	4a50      	ldr	r2, [pc, #320]	; (80018a8 <HAL_GPIO_Init+0x2d0>)
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	089b      	lsrs	r3, r3, #2
 800176a:	3302      	adds	r3, #2
 800176c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001770:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	f003 0303 	and.w	r3, r3, #3
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	220f      	movs	r2, #15
 800177c:	fa02 f303 	lsl.w	r3, r2, r3
 8001780:	43db      	mvns	r3, r3
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	4013      	ands	r3, r2
 8001786:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800178e:	d013      	beq.n	80017b8 <HAL_GPIO_Init+0x1e0>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4a46      	ldr	r2, [pc, #280]	; (80018ac <HAL_GPIO_Init+0x2d4>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d00d      	beq.n	80017b4 <HAL_GPIO_Init+0x1dc>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4a45      	ldr	r2, [pc, #276]	; (80018b0 <HAL_GPIO_Init+0x2d8>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d007      	beq.n	80017b0 <HAL_GPIO_Init+0x1d8>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4a44      	ldr	r2, [pc, #272]	; (80018b4 <HAL_GPIO_Init+0x2dc>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d101      	bne.n	80017ac <HAL_GPIO_Init+0x1d4>
 80017a8:	2303      	movs	r3, #3
 80017aa:	e006      	b.n	80017ba <HAL_GPIO_Init+0x1e2>
 80017ac:	2305      	movs	r3, #5
 80017ae:	e004      	b.n	80017ba <HAL_GPIO_Init+0x1e2>
 80017b0:	2302      	movs	r3, #2
 80017b2:	e002      	b.n	80017ba <HAL_GPIO_Init+0x1e2>
 80017b4:	2301      	movs	r3, #1
 80017b6:	e000      	b.n	80017ba <HAL_GPIO_Init+0x1e2>
 80017b8:	2300      	movs	r3, #0
 80017ba:	697a      	ldr	r2, [r7, #20]
 80017bc:	f002 0203 	and.w	r2, r2, #3
 80017c0:	0092      	lsls	r2, r2, #2
 80017c2:	4093      	lsls	r3, r2
 80017c4:	693a      	ldr	r2, [r7, #16]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80017ca:	4937      	ldr	r1, [pc, #220]	; (80018a8 <HAL_GPIO_Init+0x2d0>)
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	089b      	lsrs	r3, r3, #2
 80017d0:	3302      	adds	r3, #2
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017d8:	4b37      	ldr	r3, [pc, #220]	; (80018b8 <HAL_GPIO_Init+0x2e0>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	43db      	mvns	r3, r3
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	4013      	ands	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d003      	beq.n	80017fc <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80017fc:	4a2e      	ldr	r2, [pc, #184]	; (80018b8 <HAL_GPIO_Init+0x2e0>)
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001802:	4b2d      	ldr	r3, [pc, #180]	; (80018b8 <HAL_GPIO_Init+0x2e0>)
 8001804:	68db      	ldr	r3, [r3, #12]
 8001806:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	43db      	mvns	r3, r3
 800180c:	693a      	ldr	r2, [r7, #16]
 800180e:	4013      	ands	r3, r2
 8001810:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d003      	beq.n	8001826 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800181e:	693a      	ldr	r2, [r7, #16]
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	4313      	orrs	r3, r2
 8001824:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001826:	4a24      	ldr	r2, [pc, #144]	; (80018b8 <HAL_GPIO_Init+0x2e0>)
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800182c:	4b22      	ldr	r3, [pc, #136]	; (80018b8 <HAL_GPIO_Init+0x2e0>)
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	43db      	mvns	r3, r3
 8001836:	693a      	ldr	r2, [r7, #16]
 8001838:	4013      	ands	r3, r2
 800183a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d003      	beq.n	8001850 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	4313      	orrs	r3, r2
 800184e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001850:	4a19      	ldr	r2, [pc, #100]	; (80018b8 <HAL_GPIO_Init+0x2e0>)
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001856:	4b18      	ldr	r3, [pc, #96]	; (80018b8 <HAL_GPIO_Init+0x2e0>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	43db      	mvns	r3, r3
 8001860:	693a      	ldr	r2, [r7, #16]
 8001862:	4013      	ands	r3, r2
 8001864:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d003      	beq.n	800187a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4313      	orrs	r3, r2
 8001878:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800187a:	4a0f      	ldr	r2, [pc, #60]	; (80018b8 <HAL_GPIO_Init+0x2e0>)
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	3301      	adds	r3, #1
 8001884:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	fa22 f303 	lsr.w	r3, r2, r3
 8001890:	2b00      	cmp	r3, #0
 8001892:	f47f aea9 	bne.w	80015e8 <HAL_GPIO_Init+0x10>
  }
}
 8001896:	bf00      	nop
 8001898:	bf00      	nop
 800189a:	371c      	adds	r7, #28
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	40021000 	.word	0x40021000
 80018a8:	40010000 	.word	0x40010000
 80018ac:	48000400 	.word	0x48000400
 80018b0:	48000800 	.word	0x48000800
 80018b4:	48000c00 	.word	0x48000c00
 80018b8:	40010400 	.word	0x40010400

080018bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	460b      	mov	r3, r1
 80018c6:	807b      	strh	r3, [r7, #2]
 80018c8:	4613      	mov	r3, r2
 80018ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018cc:	787b      	ldrb	r3, [r7, #1]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d003      	beq.n	80018da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80018d2:	887a      	ldrh	r2, [r7, #2]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80018d8:	e002      	b.n	80018e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80018da:	887a      	ldrh	r2, [r7, #2]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	629a      	str	r2, [r3, #40]	; 0x28
}
 80018e0:	bf00      	nop
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018f8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018fc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001902:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d102      	bne.n	8001912 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	f001 b823 	b.w	8002958 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001912:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001916:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	2b00      	cmp	r3, #0
 8001924:	f000 817d 	beq.w	8001c22 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001928:	4bbc      	ldr	r3, [pc, #752]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f003 030c 	and.w	r3, r3, #12
 8001930:	2b04      	cmp	r3, #4
 8001932:	d00c      	beq.n	800194e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001934:	4bb9      	ldr	r3, [pc, #740]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f003 030c 	and.w	r3, r3, #12
 800193c:	2b08      	cmp	r3, #8
 800193e:	d15c      	bne.n	80019fa <HAL_RCC_OscConfig+0x10e>
 8001940:	4bb6      	ldr	r3, [pc, #728]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001948:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800194c:	d155      	bne.n	80019fa <HAL_RCC_OscConfig+0x10e>
 800194e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001952:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001956:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800195a:	fa93 f3a3 	rbit	r3, r3
 800195e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001962:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001966:	fab3 f383 	clz	r3, r3
 800196a:	b2db      	uxtb	r3, r3
 800196c:	095b      	lsrs	r3, r3, #5
 800196e:	b2db      	uxtb	r3, r3
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	b2db      	uxtb	r3, r3
 8001976:	2b01      	cmp	r3, #1
 8001978:	d102      	bne.n	8001980 <HAL_RCC_OscConfig+0x94>
 800197a:	4ba8      	ldr	r3, [pc, #672]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	e015      	b.n	80019ac <HAL_RCC_OscConfig+0xc0>
 8001980:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001984:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001988:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800198c:	fa93 f3a3 	rbit	r3, r3
 8001990:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001994:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001998:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800199c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80019a0:	fa93 f3a3 	rbit	r3, r3
 80019a4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80019a8:	4b9c      	ldr	r3, [pc, #624]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 80019aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80019b0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80019b4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80019b8:	fa92 f2a2 	rbit	r2, r2
 80019bc:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80019c0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80019c4:	fab2 f282 	clz	r2, r2
 80019c8:	b2d2      	uxtb	r2, r2
 80019ca:	f042 0220 	orr.w	r2, r2, #32
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	f002 021f 	and.w	r2, r2, #31
 80019d4:	2101      	movs	r1, #1
 80019d6:	fa01 f202 	lsl.w	r2, r1, r2
 80019da:	4013      	ands	r3, r2
 80019dc:	2b00      	cmp	r3, #0
 80019de:	f000 811f 	beq.w	8001c20 <HAL_RCC_OscConfig+0x334>
 80019e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	f040 8116 	bne.w	8001c20 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	f000 bfaf 	b.w	8002958 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a0a:	d106      	bne.n	8001a1a <HAL_RCC_OscConfig+0x12e>
 8001a0c:	4b83      	ldr	r3, [pc, #524]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a82      	ldr	r2, [pc, #520]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a16:	6013      	str	r3, [r2, #0]
 8001a18:	e036      	b.n	8001a88 <HAL_RCC_OscConfig+0x19c>
 8001a1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a1e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d10c      	bne.n	8001a44 <HAL_RCC_OscConfig+0x158>
 8001a2a:	4b7c      	ldr	r3, [pc, #496]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a7b      	ldr	r2, [pc, #492]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a34:	6013      	str	r3, [r2, #0]
 8001a36:	4b79      	ldr	r3, [pc, #484]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a78      	ldr	r2, [pc, #480]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a40:	6013      	str	r3, [r2, #0]
 8001a42:	e021      	b.n	8001a88 <HAL_RCC_OscConfig+0x19c>
 8001a44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a48:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a54:	d10c      	bne.n	8001a70 <HAL_RCC_OscConfig+0x184>
 8001a56:	4b71      	ldr	r3, [pc, #452]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a70      	ldr	r2, [pc, #448]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a60:	6013      	str	r3, [r2, #0]
 8001a62:	4b6e      	ldr	r3, [pc, #440]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a6d      	ldr	r2, [pc, #436]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a6c:	6013      	str	r3, [r2, #0]
 8001a6e:	e00b      	b.n	8001a88 <HAL_RCC_OscConfig+0x19c>
 8001a70:	4b6a      	ldr	r3, [pc, #424]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a69      	ldr	r2, [pc, #420]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a7a:	6013      	str	r3, [r2, #0]
 8001a7c:	4b67      	ldr	r3, [pc, #412]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a66      	ldr	r2, [pc, #408]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a86:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a88:	4b64      	ldr	r3, [pc, #400]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a8c:	f023 020f 	bic.w	r2, r3, #15
 8001a90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a94:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	495f      	ldr	r1, [pc, #380]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001aa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aa6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d059      	beq.n	8001b66 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab2:	f7ff fc73 	bl	800139c <HAL_GetTick>
 8001ab6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aba:	e00a      	b.n	8001ad2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001abc:	f7ff fc6e 	bl	800139c <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	2b64      	cmp	r3, #100	; 0x64
 8001aca:	d902      	bls.n	8001ad2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001acc:	2303      	movs	r3, #3
 8001ace:	f000 bf43 	b.w	8002958 <HAL_RCC_OscConfig+0x106c>
 8001ad2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ad6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ada:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001ade:	fa93 f3a3 	rbit	r3, r3
 8001ae2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001ae6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aea:	fab3 f383 	clz	r3, r3
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	095b      	lsrs	r3, r3, #5
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d102      	bne.n	8001b04 <HAL_RCC_OscConfig+0x218>
 8001afe:	4b47      	ldr	r3, [pc, #284]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	e015      	b.n	8001b30 <HAL_RCC_OscConfig+0x244>
 8001b04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b08:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001b10:	fa93 f3a3 	rbit	r3, r3
 8001b14:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001b18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b1c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001b20:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001b24:	fa93 f3a3 	rbit	r3, r3
 8001b28:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001b2c:	4b3b      	ldr	r3, [pc, #236]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b30:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b34:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001b38:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001b3c:	fa92 f2a2 	rbit	r2, r2
 8001b40:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8001b44:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001b48:	fab2 f282 	clz	r2, r2
 8001b4c:	b2d2      	uxtb	r2, r2
 8001b4e:	f042 0220 	orr.w	r2, r2, #32
 8001b52:	b2d2      	uxtb	r2, r2
 8001b54:	f002 021f 	and.w	r2, r2, #31
 8001b58:	2101      	movs	r1, #1
 8001b5a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b5e:	4013      	ands	r3, r2
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d0ab      	beq.n	8001abc <HAL_RCC_OscConfig+0x1d0>
 8001b64:	e05d      	b.n	8001c22 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b66:	f7ff fc19 	bl	800139c <HAL_GetTick>
 8001b6a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b6e:	e00a      	b.n	8001b86 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b70:	f7ff fc14 	bl	800139c <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	2b64      	cmp	r3, #100	; 0x64
 8001b7e:	d902      	bls.n	8001b86 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	f000 bee9 	b.w	8002958 <HAL_RCC_OscConfig+0x106c>
 8001b86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b8a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b8e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001b92:	fa93 f3a3 	rbit	r3, r3
 8001b96:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001b9a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b9e:	fab3 f383 	clz	r3, r3
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	095b      	lsrs	r3, r3, #5
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	f043 0301 	orr.w	r3, r3, #1
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d102      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x2cc>
 8001bb2:	4b1a      	ldr	r3, [pc, #104]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	e015      	b.n	8001be4 <HAL_RCC_OscConfig+0x2f8>
 8001bb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bbc:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001bc4:	fa93 f3a3 	rbit	r3, r3
 8001bc8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001bcc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bd0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001bd4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001bd8:	fa93 f3a3 	rbit	r3, r3
 8001bdc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001be0:	4b0e      	ldr	r3, [pc, #56]	; (8001c1c <HAL_RCC_OscConfig+0x330>)
 8001be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001be8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001bec:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001bf0:	fa92 f2a2 	rbit	r2, r2
 8001bf4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001bf8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001bfc:	fab2 f282 	clz	r2, r2
 8001c00:	b2d2      	uxtb	r2, r2
 8001c02:	f042 0220 	orr.w	r2, r2, #32
 8001c06:	b2d2      	uxtb	r2, r2
 8001c08:	f002 021f 	and.w	r2, r2, #31
 8001c0c:	2101      	movs	r1, #1
 8001c0e:	fa01 f202 	lsl.w	r2, r1, r2
 8001c12:	4013      	ands	r3, r2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1ab      	bne.n	8001b70 <HAL_RCC_OscConfig+0x284>
 8001c18:	e003      	b.n	8001c22 <HAL_RCC_OscConfig+0x336>
 8001c1a:	bf00      	nop
 8001c1c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c26:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	f000 817d 	beq.w	8001f32 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001c38:	4ba6      	ldr	r3, [pc, #664]	; (8001ed4 <HAL_RCC_OscConfig+0x5e8>)
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f003 030c 	and.w	r3, r3, #12
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d00b      	beq.n	8001c5c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001c44:	4ba3      	ldr	r3, [pc, #652]	; (8001ed4 <HAL_RCC_OscConfig+0x5e8>)
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f003 030c 	and.w	r3, r3, #12
 8001c4c:	2b08      	cmp	r3, #8
 8001c4e:	d172      	bne.n	8001d36 <HAL_RCC_OscConfig+0x44a>
 8001c50:	4ba0      	ldr	r3, [pc, #640]	; (8001ed4 <HAL_RCC_OscConfig+0x5e8>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d16c      	bne.n	8001d36 <HAL_RCC_OscConfig+0x44a>
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c62:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001c66:	fa93 f3a3 	rbit	r3, r3
 8001c6a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8001c6e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c72:	fab3 f383 	clz	r3, r3
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	095b      	lsrs	r3, r3, #5
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	f043 0301 	orr.w	r3, r3, #1
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d102      	bne.n	8001c8c <HAL_RCC_OscConfig+0x3a0>
 8001c86:	4b93      	ldr	r3, [pc, #588]	; (8001ed4 <HAL_RCC_OscConfig+0x5e8>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	e013      	b.n	8001cb4 <HAL_RCC_OscConfig+0x3c8>
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c92:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001c96:	fa93 f3a3 	rbit	r3, r3
 8001c9a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001ca4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001ca8:	fa93 f3a3 	rbit	r3, r3
 8001cac:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001cb0:	4b88      	ldr	r3, [pc, #544]	; (8001ed4 <HAL_RCC_OscConfig+0x5e8>)
 8001cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb4:	2202      	movs	r2, #2
 8001cb6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001cba:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001cbe:	fa92 f2a2 	rbit	r2, r2
 8001cc2:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001cc6:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001cca:	fab2 f282 	clz	r2, r2
 8001cce:	b2d2      	uxtb	r2, r2
 8001cd0:	f042 0220 	orr.w	r2, r2, #32
 8001cd4:	b2d2      	uxtb	r2, r2
 8001cd6:	f002 021f 	and.w	r2, r2, #31
 8001cda:	2101      	movs	r1, #1
 8001cdc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d00a      	beq.n	8001cfc <HAL_RCC_OscConfig+0x410>
 8001ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	691b      	ldr	r3, [r3, #16]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d002      	beq.n	8001cfc <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	f000 be2e 	b.w	8002958 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cfc:	4b75      	ldr	r3, [pc, #468]	; (8001ed4 <HAL_RCC_OscConfig+0x5e8>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d08:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	695b      	ldr	r3, [r3, #20]
 8001d10:	21f8      	movs	r1, #248	; 0xf8
 8001d12:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d16:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001d1a:	fa91 f1a1 	rbit	r1, r1
 8001d1e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001d22:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001d26:	fab1 f181 	clz	r1, r1
 8001d2a:	b2c9      	uxtb	r1, r1
 8001d2c:	408b      	lsls	r3, r1
 8001d2e:	4969      	ldr	r1, [pc, #420]	; (8001ed4 <HAL_RCC_OscConfig+0x5e8>)
 8001d30:	4313      	orrs	r3, r2
 8001d32:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d34:	e0fd      	b.n	8001f32 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d3a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	691b      	ldr	r3, [r3, #16]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f000 8088 	beq.w	8001e58 <HAL_RCC_OscConfig+0x56c>
 8001d48:	2301      	movs	r3, #1
 8001d4a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001d52:	fa93 f3a3 	rbit	r3, r3
 8001d56:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001d5a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d5e:	fab3 f383 	clz	r3, r3
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d68:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	461a      	mov	r2, r3
 8001d70:	2301      	movs	r3, #1
 8001d72:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d74:	f7ff fb12 	bl	800139c <HAL_GetTick>
 8001d78:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d7c:	e00a      	b.n	8001d94 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d7e:	f7ff fb0d 	bl	800139c <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d902      	bls.n	8001d94 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	f000 bde2 	b.w	8002958 <HAL_RCC_OscConfig+0x106c>
 8001d94:	2302      	movs	r3, #2
 8001d96:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001d9e:	fa93 f3a3 	rbit	r3, r3
 8001da2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001da6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001daa:	fab3 f383 	clz	r3, r3
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	095b      	lsrs	r3, r3, #5
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	f043 0301 	orr.w	r3, r3, #1
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d102      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x4d8>
 8001dbe:	4b45      	ldr	r3, [pc, #276]	; (8001ed4 <HAL_RCC_OscConfig+0x5e8>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	e013      	b.n	8001dec <HAL_RCC_OscConfig+0x500>
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dca:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001dce:	fa93 f3a3 	rbit	r3, r3
 8001dd2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001ddc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001de0:	fa93 f3a3 	rbit	r3, r3
 8001de4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001de8:	4b3a      	ldr	r3, [pc, #232]	; (8001ed4 <HAL_RCC_OscConfig+0x5e8>)
 8001dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dec:	2202      	movs	r2, #2
 8001dee:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001df2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001df6:	fa92 f2a2 	rbit	r2, r2
 8001dfa:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001dfe:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001e02:	fab2 f282 	clz	r2, r2
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	f042 0220 	orr.w	r2, r2, #32
 8001e0c:	b2d2      	uxtb	r2, r2
 8001e0e:	f002 021f 	and.w	r2, r2, #31
 8001e12:	2101      	movs	r1, #1
 8001e14:	fa01 f202 	lsl.w	r2, r1, r2
 8001e18:	4013      	ands	r3, r2
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d0af      	beq.n	8001d7e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e1e:	4b2d      	ldr	r3, [pc, #180]	; (8001ed4 <HAL_RCC_OscConfig+0x5e8>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	21f8      	movs	r1, #248	; 0xf8
 8001e34:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e38:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001e3c:	fa91 f1a1 	rbit	r1, r1
 8001e40:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001e44:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001e48:	fab1 f181 	clz	r1, r1
 8001e4c:	b2c9      	uxtb	r1, r1
 8001e4e:	408b      	lsls	r3, r1
 8001e50:	4920      	ldr	r1, [pc, #128]	; (8001ed4 <HAL_RCC_OscConfig+0x5e8>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	600b      	str	r3, [r1, #0]
 8001e56:	e06c      	b.n	8001f32 <HAL_RCC_OscConfig+0x646>
 8001e58:	2301      	movs	r3, #1
 8001e5a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e5e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001e62:	fa93 f3a3 	rbit	r3, r3
 8001e66:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001e6a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e6e:	fab3 f383 	clz	r3, r3
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001e78:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	461a      	mov	r2, r3
 8001e80:	2300      	movs	r3, #0
 8001e82:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e84:	f7ff fa8a 	bl	800139c <HAL_GetTick>
 8001e88:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e8c:	e00a      	b.n	8001ea4 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e8e:	f7ff fa85 	bl	800139c <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	d902      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	f000 bd5a 	b.w	8002958 <HAL_RCC_OscConfig+0x106c>
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eaa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001eae:	fa93 f3a3 	rbit	r3, r3
 8001eb2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001eb6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eba:	fab3 f383 	clz	r3, r3
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	095b      	lsrs	r3, r3, #5
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	f043 0301 	orr.w	r3, r3, #1
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d104      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x5ec>
 8001ece:	4b01      	ldr	r3, [pc, #4]	; (8001ed4 <HAL_RCC_OscConfig+0x5e8>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	e015      	b.n	8001f00 <HAL_RCC_OscConfig+0x614>
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	2302      	movs	r3, #2
 8001eda:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ede:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001ee2:	fa93 f3a3 	rbit	r3, r3
 8001ee6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001eea:	2302      	movs	r3, #2
 8001eec:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001ef0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001ef4:	fa93 f3a3 	rbit	r3, r3
 8001ef8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001efc:	4bc8      	ldr	r3, [pc, #800]	; (8002220 <HAL_RCC_OscConfig+0x934>)
 8001efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f00:	2202      	movs	r2, #2
 8001f02:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001f06:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001f0a:	fa92 f2a2 	rbit	r2, r2
 8001f0e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001f12:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001f16:	fab2 f282 	clz	r2, r2
 8001f1a:	b2d2      	uxtb	r2, r2
 8001f1c:	f042 0220 	orr.w	r2, r2, #32
 8001f20:	b2d2      	uxtb	r2, r2
 8001f22:	f002 021f 	and.w	r2, r2, #31
 8001f26:	2101      	movs	r1, #1
 8001f28:	fa01 f202 	lsl.w	r2, r1, r2
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1ad      	bne.n	8001e8e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f36:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0308 	and.w	r3, r3, #8
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	f000 8110 	beq.w	8002168 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f4c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d079      	beq.n	800204c <HAL_RCC_OscConfig+0x760>
 8001f58:	2301      	movs	r3, #1
 8001f5a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001f62:	fa93 f3a3 	rbit	r3, r3
 8001f66:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001f6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f6e:	fab3 f383 	clz	r3, r3
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	461a      	mov	r2, r3
 8001f76:	4bab      	ldr	r3, [pc, #684]	; (8002224 <HAL_RCC_OscConfig+0x938>)
 8001f78:	4413      	add	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	2301      	movs	r3, #1
 8001f80:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f82:	f7ff fa0b 	bl	800139c <HAL_GetTick>
 8001f86:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f8a:	e00a      	b.n	8001fa2 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f8c:	f7ff fa06 	bl	800139c <HAL_GetTick>
 8001f90:	4602      	mov	r2, r0
 8001f92:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	2b02      	cmp	r3, #2
 8001f9a:	d902      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	f000 bcdb 	b.w	8002958 <HAL_RCC_OscConfig+0x106c>
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001fac:	fa93 f3a3 	rbit	r3, r3
 8001fb0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001fb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fb8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fc4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	fa93 f2a3 	rbit	r2, r3
 8001fce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fd2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001fd6:	601a      	str	r2, [r3, #0]
 8001fd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fdc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001fe0:	2202      	movs	r2, #2
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fe8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	fa93 f2a3 	rbit	r2, r3
 8001ff2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ff6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001ffa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ffc:	4b88      	ldr	r3, [pc, #544]	; (8002220 <HAL_RCC_OscConfig+0x934>)
 8001ffe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002000:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002004:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002008:	2102      	movs	r1, #2
 800200a:	6019      	str	r1, [r3, #0]
 800200c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002010:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	fa93 f1a3 	rbit	r1, r3
 800201a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800201e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002022:	6019      	str	r1, [r3, #0]
  return result;
 8002024:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002028:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	fab3 f383 	clz	r3, r3
 8002032:	b2db      	uxtb	r3, r3
 8002034:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002038:	b2db      	uxtb	r3, r3
 800203a:	f003 031f 	and.w	r3, r3, #31
 800203e:	2101      	movs	r1, #1
 8002040:	fa01 f303 	lsl.w	r3, r1, r3
 8002044:	4013      	ands	r3, r2
 8002046:	2b00      	cmp	r3, #0
 8002048:	d0a0      	beq.n	8001f8c <HAL_RCC_OscConfig+0x6a0>
 800204a:	e08d      	b.n	8002168 <HAL_RCC_OscConfig+0x87c>
 800204c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002050:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002054:	2201      	movs	r2, #1
 8002056:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002058:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800205c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	fa93 f2a3 	rbit	r2, r3
 8002066:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800206a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800206e:	601a      	str	r2, [r3, #0]
  return result;
 8002070:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002074:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002078:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800207a:	fab3 f383 	clz	r3, r3
 800207e:	b2db      	uxtb	r3, r3
 8002080:	461a      	mov	r2, r3
 8002082:	4b68      	ldr	r3, [pc, #416]	; (8002224 <HAL_RCC_OscConfig+0x938>)
 8002084:	4413      	add	r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	461a      	mov	r2, r3
 800208a:	2300      	movs	r3, #0
 800208c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800208e:	f7ff f985 	bl	800139c <HAL_GetTick>
 8002092:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002096:	e00a      	b.n	80020ae <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002098:	f7ff f980 	bl	800139c <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d902      	bls.n	80020ae <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	f000 bc55 	b.w	8002958 <HAL_RCC_OscConfig+0x106c>
 80020ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020b2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80020b6:	2202      	movs	r2, #2
 80020b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020be:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	fa93 f2a3 	rbit	r2, r3
 80020c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020cc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020d6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80020da:	2202      	movs	r2, #2
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020e2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	fa93 f2a3 	rbit	r2, r3
 80020ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80020f4:	601a      	str	r2, [r3, #0]
 80020f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020fa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80020fe:	2202      	movs	r2, #2
 8002100:	601a      	str	r2, [r3, #0]
 8002102:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002106:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	fa93 f2a3 	rbit	r2, r3
 8002110:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002114:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002118:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800211a:	4b41      	ldr	r3, [pc, #260]	; (8002220 <HAL_RCC_OscConfig+0x934>)
 800211c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800211e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002122:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002126:	2102      	movs	r1, #2
 8002128:	6019      	str	r1, [r3, #0]
 800212a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800212e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	fa93 f1a3 	rbit	r1, r3
 8002138:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800213c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002140:	6019      	str	r1, [r3, #0]
  return result;
 8002142:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002146:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	fab3 f383 	clz	r3, r3
 8002150:	b2db      	uxtb	r3, r3
 8002152:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002156:	b2db      	uxtb	r3, r3
 8002158:	f003 031f 	and.w	r3, r3, #31
 800215c:	2101      	movs	r1, #1
 800215e:	fa01 f303 	lsl.w	r3, r1, r3
 8002162:	4013      	ands	r3, r2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d197      	bne.n	8002098 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002168:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800216c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 0304 	and.w	r3, r3, #4
 8002178:	2b00      	cmp	r3, #0
 800217a:	f000 81a1 	beq.w	80024c0 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800217e:	2300      	movs	r3, #0
 8002180:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002184:	4b26      	ldr	r3, [pc, #152]	; (8002220 <HAL_RCC_OscConfig+0x934>)
 8002186:	69db      	ldr	r3, [r3, #28]
 8002188:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d116      	bne.n	80021be <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002190:	4b23      	ldr	r3, [pc, #140]	; (8002220 <HAL_RCC_OscConfig+0x934>)
 8002192:	69db      	ldr	r3, [r3, #28]
 8002194:	4a22      	ldr	r2, [pc, #136]	; (8002220 <HAL_RCC_OscConfig+0x934>)
 8002196:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800219a:	61d3      	str	r3, [r2, #28]
 800219c:	4b20      	ldr	r3, [pc, #128]	; (8002220 <HAL_RCC_OscConfig+0x934>)
 800219e:	69db      	ldr	r3, [r3, #28]
 80021a0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80021a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021a8:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021b2:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80021b6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80021b8:	2301      	movs	r3, #1
 80021ba:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021be:	4b1a      	ldr	r3, [pc, #104]	; (8002228 <HAL_RCC_OscConfig+0x93c>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d11a      	bne.n	8002200 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021ca:	4b17      	ldr	r3, [pc, #92]	; (8002228 <HAL_RCC_OscConfig+0x93c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a16      	ldr	r2, [pc, #88]	; (8002228 <HAL_RCC_OscConfig+0x93c>)
 80021d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021d4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021d6:	f7ff f8e1 	bl	800139c <HAL_GetTick>
 80021da:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021de:	e009      	b.n	80021f4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021e0:	f7ff f8dc 	bl	800139c <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	2b64      	cmp	r3, #100	; 0x64
 80021ee:	d901      	bls.n	80021f4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e3b1      	b.n	8002958 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f4:	4b0c      	ldr	r3, [pc, #48]	; (8002228 <HAL_RCC_OscConfig+0x93c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d0ef      	beq.n	80021e0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002200:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002204:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	2b01      	cmp	r3, #1
 800220e:	d10d      	bne.n	800222c <HAL_RCC_OscConfig+0x940>
 8002210:	4b03      	ldr	r3, [pc, #12]	; (8002220 <HAL_RCC_OscConfig+0x934>)
 8002212:	6a1b      	ldr	r3, [r3, #32]
 8002214:	4a02      	ldr	r2, [pc, #8]	; (8002220 <HAL_RCC_OscConfig+0x934>)
 8002216:	f043 0301 	orr.w	r3, r3, #1
 800221a:	6213      	str	r3, [r2, #32]
 800221c:	e03c      	b.n	8002298 <HAL_RCC_OscConfig+0x9ac>
 800221e:	bf00      	nop
 8002220:	40021000 	.word	0x40021000
 8002224:	10908120 	.word	0x10908120
 8002228:	40007000 	.word	0x40007000
 800222c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002230:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d10c      	bne.n	8002256 <HAL_RCC_OscConfig+0x96a>
 800223c:	4bc1      	ldr	r3, [pc, #772]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 800223e:	6a1b      	ldr	r3, [r3, #32]
 8002240:	4ac0      	ldr	r2, [pc, #768]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 8002242:	f023 0301 	bic.w	r3, r3, #1
 8002246:	6213      	str	r3, [r2, #32]
 8002248:	4bbe      	ldr	r3, [pc, #760]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 800224a:	6a1b      	ldr	r3, [r3, #32]
 800224c:	4abd      	ldr	r2, [pc, #756]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 800224e:	f023 0304 	bic.w	r3, r3, #4
 8002252:	6213      	str	r3, [r2, #32]
 8002254:	e020      	b.n	8002298 <HAL_RCC_OscConfig+0x9ac>
 8002256:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800225a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	2b05      	cmp	r3, #5
 8002264:	d10c      	bne.n	8002280 <HAL_RCC_OscConfig+0x994>
 8002266:	4bb7      	ldr	r3, [pc, #732]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 8002268:	6a1b      	ldr	r3, [r3, #32]
 800226a:	4ab6      	ldr	r2, [pc, #728]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 800226c:	f043 0304 	orr.w	r3, r3, #4
 8002270:	6213      	str	r3, [r2, #32]
 8002272:	4bb4      	ldr	r3, [pc, #720]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 8002274:	6a1b      	ldr	r3, [r3, #32]
 8002276:	4ab3      	ldr	r2, [pc, #716]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 8002278:	f043 0301 	orr.w	r3, r3, #1
 800227c:	6213      	str	r3, [r2, #32]
 800227e:	e00b      	b.n	8002298 <HAL_RCC_OscConfig+0x9ac>
 8002280:	4bb0      	ldr	r3, [pc, #704]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 8002282:	6a1b      	ldr	r3, [r3, #32]
 8002284:	4aaf      	ldr	r2, [pc, #700]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 8002286:	f023 0301 	bic.w	r3, r3, #1
 800228a:	6213      	str	r3, [r2, #32]
 800228c:	4bad      	ldr	r3, [pc, #692]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 800228e:	6a1b      	ldr	r3, [r3, #32]
 8002290:	4aac      	ldr	r2, [pc, #688]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 8002292:	f023 0304 	bic.w	r3, r3, #4
 8002296:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002298:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800229c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	f000 8081 	beq.w	80023ac <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022aa:	f7ff f877 	bl	800139c <HAL_GetTick>
 80022ae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022b2:	e00b      	b.n	80022cc <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022b4:	f7ff f872 	bl	800139c <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d901      	bls.n	80022cc <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e345      	b.n	8002958 <HAL_RCC_OscConfig+0x106c>
 80022cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022d0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80022d4:	2202      	movs	r2, #2
 80022d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022dc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	fa93 f2a3 	rbit	r2, r3
 80022e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022ea:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022f4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80022f8:	2202      	movs	r2, #2
 80022fa:	601a      	str	r2, [r3, #0]
 80022fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002300:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	fa93 f2a3 	rbit	r2, r3
 800230a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800230e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002312:	601a      	str	r2, [r3, #0]
  return result;
 8002314:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002318:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800231c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800231e:	fab3 f383 	clz	r3, r3
 8002322:	b2db      	uxtb	r3, r3
 8002324:	095b      	lsrs	r3, r3, #5
 8002326:	b2db      	uxtb	r3, r3
 8002328:	f043 0302 	orr.w	r3, r3, #2
 800232c:	b2db      	uxtb	r3, r3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d102      	bne.n	8002338 <HAL_RCC_OscConfig+0xa4c>
 8002332:	4b84      	ldr	r3, [pc, #528]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 8002334:	6a1b      	ldr	r3, [r3, #32]
 8002336:	e013      	b.n	8002360 <HAL_RCC_OscConfig+0xa74>
 8002338:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800233c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002340:	2202      	movs	r2, #2
 8002342:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002344:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002348:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	fa93 f2a3 	rbit	r2, r3
 8002352:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002356:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800235a:	601a      	str	r2, [r3, #0]
 800235c:	4b79      	ldr	r3, [pc, #484]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 800235e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002360:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002364:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002368:	2102      	movs	r1, #2
 800236a:	6011      	str	r1, [r2, #0]
 800236c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002370:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002374:	6812      	ldr	r2, [r2, #0]
 8002376:	fa92 f1a2 	rbit	r1, r2
 800237a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800237e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002382:	6011      	str	r1, [r2, #0]
  return result;
 8002384:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002388:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800238c:	6812      	ldr	r2, [r2, #0]
 800238e:	fab2 f282 	clz	r2, r2
 8002392:	b2d2      	uxtb	r2, r2
 8002394:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002398:	b2d2      	uxtb	r2, r2
 800239a:	f002 021f 	and.w	r2, r2, #31
 800239e:	2101      	movs	r1, #1
 80023a0:	fa01 f202 	lsl.w	r2, r1, r2
 80023a4:	4013      	ands	r3, r2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d084      	beq.n	80022b4 <HAL_RCC_OscConfig+0x9c8>
 80023aa:	e07f      	b.n	80024ac <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ac:	f7fe fff6 	bl	800139c <HAL_GetTick>
 80023b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023b4:	e00b      	b.n	80023ce <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023b6:	f7fe fff1 	bl	800139c <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e2c4      	b.n	8002958 <HAL_RCC_OscConfig+0x106c>
 80023ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023d2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80023d6:	2202      	movs	r2, #2
 80023d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023de:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	fa93 f2a3 	rbit	r2, r3
 80023e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023ec:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023f6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80023fa:	2202      	movs	r2, #2
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002402:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	fa93 f2a3 	rbit	r2, r3
 800240c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002410:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002414:	601a      	str	r2, [r3, #0]
  return result;
 8002416:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800241a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800241e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002420:	fab3 f383 	clz	r3, r3
 8002424:	b2db      	uxtb	r3, r3
 8002426:	095b      	lsrs	r3, r3, #5
 8002428:	b2db      	uxtb	r3, r3
 800242a:	f043 0302 	orr.w	r3, r3, #2
 800242e:	b2db      	uxtb	r3, r3
 8002430:	2b02      	cmp	r3, #2
 8002432:	d102      	bne.n	800243a <HAL_RCC_OscConfig+0xb4e>
 8002434:	4b43      	ldr	r3, [pc, #268]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 8002436:	6a1b      	ldr	r3, [r3, #32]
 8002438:	e013      	b.n	8002462 <HAL_RCC_OscConfig+0xb76>
 800243a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800243e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002442:	2202      	movs	r2, #2
 8002444:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002446:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800244a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	fa93 f2a3 	rbit	r2, r3
 8002454:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002458:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800245c:	601a      	str	r2, [r3, #0]
 800245e:	4b39      	ldr	r3, [pc, #228]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 8002460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002462:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002466:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800246a:	2102      	movs	r1, #2
 800246c:	6011      	str	r1, [r2, #0]
 800246e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002472:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002476:	6812      	ldr	r2, [r2, #0]
 8002478:	fa92 f1a2 	rbit	r1, r2
 800247c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002480:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002484:	6011      	str	r1, [r2, #0]
  return result;
 8002486:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800248a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800248e:	6812      	ldr	r2, [r2, #0]
 8002490:	fab2 f282 	clz	r2, r2
 8002494:	b2d2      	uxtb	r2, r2
 8002496:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800249a:	b2d2      	uxtb	r2, r2
 800249c:	f002 021f 	and.w	r2, r2, #31
 80024a0:	2101      	movs	r1, #1
 80024a2:	fa01 f202 	lsl.w	r2, r1, r2
 80024a6:	4013      	ands	r3, r2
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d184      	bne.n	80023b6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024ac:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d105      	bne.n	80024c0 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024b4:	4b23      	ldr	r3, [pc, #140]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 80024b6:	69db      	ldr	r3, [r3, #28]
 80024b8:	4a22      	ldr	r2, [pc, #136]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 80024ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024be:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	69db      	ldr	r3, [r3, #28]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	f000 8242 	beq.w	8002956 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024d2:	4b1c      	ldr	r3, [pc, #112]	; (8002544 <HAL_RCC_OscConfig+0xc58>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f003 030c 	and.w	r3, r3, #12
 80024da:	2b08      	cmp	r3, #8
 80024dc:	f000 8213 	beq.w	8002906 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	69db      	ldr	r3, [r3, #28]
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	f040 8162 	bne.w	80027b6 <HAL_RCC_OscConfig+0xeca>
 80024f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024f6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80024fa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80024fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002500:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002504:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	fa93 f2a3 	rbit	r2, r3
 800250e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002512:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002516:	601a      	str	r2, [r3, #0]
  return result;
 8002518:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800251c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002520:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002522:	fab3 f383 	clz	r3, r3
 8002526:	b2db      	uxtb	r3, r3
 8002528:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800252c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	461a      	mov	r2, r3
 8002534:	2300      	movs	r3, #0
 8002536:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002538:	f7fe ff30 	bl	800139c <HAL_GetTick>
 800253c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002540:	e00c      	b.n	800255c <HAL_RCC_OscConfig+0xc70>
 8002542:	bf00      	nop
 8002544:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002548:	f7fe ff28 	bl	800139c <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	2b02      	cmp	r3, #2
 8002556:	d901      	bls.n	800255c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e1fd      	b.n	8002958 <HAL_RCC_OscConfig+0x106c>
 800255c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002560:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002564:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002568:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800256a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800256e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	fa93 f2a3 	rbit	r2, r3
 8002578:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800257c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002580:	601a      	str	r2, [r3, #0]
  return result;
 8002582:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002586:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800258a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800258c:	fab3 f383 	clz	r3, r3
 8002590:	b2db      	uxtb	r3, r3
 8002592:	095b      	lsrs	r3, r3, #5
 8002594:	b2db      	uxtb	r3, r3
 8002596:	f043 0301 	orr.w	r3, r3, #1
 800259a:	b2db      	uxtb	r3, r3
 800259c:	2b01      	cmp	r3, #1
 800259e:	d102      	bne.n	80025a6 <HAL_RCC_OscConfig+0xcba>
 80025a0:	4bb0      	ldr	r3, [pc, #704]	; (8002864 <HAL_RCC_OscConfig+0xf78>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	e027      	b.n	80025f6 <HAL_RCC_OscConfig+0xd0a>
 80025a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025aa:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80025ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025b8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	fa93 f2a3 	rbit	r2, r3
 80025c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025c6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025d0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80025d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025de:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	fa93 f2a3 	rbit	r2, r3
 80025e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025ec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80025f0:	601a      	str	r2, [r3, #0]
 80025f2:	4b9c      	ldr	r3, [pc, #624]	; (8002864 <HAL_RCC_OscConfig+0xf78>)
 80025f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80025fa:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80025fe:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002602:	6011      	str	r1, [r2, #0]
 8002604:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002608:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800260c:	6812      	ldr	r2, [r2, #0]
 800260e:	fa92 f1a2 	rbit	r1, r2
 8002612:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002616:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800261a:	6011      	str	r1, [r2, #0]
  return result;
 800261c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002620:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002624:	6812      	ldr	r2, [r2, #0]
 8002626:	fab2 f282 	clz	r2, r2
 800262a:	b2d2      	uxtb	r2, r2
 800262c:	f042 0220 	orr.w	r2, r2, #32
 8002630:	b2d2      	uxtb	r2, r2
 8002632:	f002 021f 	and.w	r2, r2, #31
 8002636:	2101      	movs	r1, #1
 8002638:	fa01 f202 	lsl.w	r2, r1, r2
 800263c:	4013      	ands	r3, r2
 800263e:	2b00      	cmp	r3, #0
 8002640:	d182      	bne.n	8002548 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002642:	4b88      	ldr	r3, [pc, #544]	; (8002864 <HAL_RCC_OscConfig+0xf78>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800264a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800264e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002656:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800265a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	430b      	orrs	r3, r1
 8002664:	497f      	ldr	r1, [pc, #508]	; (8002864 <HAL_RCC_OscConfig+0xf78>)
 8002666:	4313      	orrs	r3, r2
 8002668:	604b      	str	r3, [r1, #4]
 800266a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800266e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002672:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002676:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002678:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800267c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	fa93 f2a3 	rbit	r2, r3
 8002686:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800268a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800268e:	601a      	str	r2, [r3, #0]
  return result;
 8002690:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002694:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002698:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800269a:	fab3 f383 	clz	r3, r3
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80026a4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	461a      	mov	r2, r3
 80026ac:	2301      	movs	r3, #1
 80026ae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b0:	f7fe fe74 	bl	800139c <HAL_GetTick>
 80026b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026b8:	e009      	b.n	80026ce <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026ba:	f7fe fe6f 	bl	800139c <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e144      	b.n	8002958 <HAL_RCC_OscConfig+0x106c>
 80026ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026d2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80026d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026e0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	fa93 f2a3 	rbit	r2, r3
 80026ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026ee:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80026f2:	601a      	str	r2, [r3, #0]
  return result;
 80026f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026f8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80026fc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026fe:	fab3 f383 	clz	r3, r3
 8002702:	b2db      	uxtb	r3, r3
 8002704:	095b      	lsrs	r3, r3, #5
 8002706:	b2db      	uxtb	r3, r3
 8002708:	f043 0301 	orr.w	r3, r3, #1
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b01      	cmp	r3, #1
 8002710:	d102      	bne.n	8002718 <HAL_RCC_OscConfig+0xe2c>
 8002712:	4b54      	ldr	r3, [pc, #336]	; (8002864 <HAL_RCC_OscConfig+0xf78>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	e027      	b.n	8002768 <HAL_RCC_OscConfig+0xe7c>
 8002718:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800271c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002720:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002724:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002726:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800272a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	fa93 f2a3 	rbit	r2, r3
 8002734:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002738:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800273c:	601a      	str	r2, [r3, #0]
 800273e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002742:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002746:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800274a:	601a      	str	r2, [r3, #0]
 800274c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002750:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	fa93 f2a3 	rbit	r2, r3
 800275a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800275e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	4b3f      	ldr	r3, [pc, #252]	; (8002864 <HAL_RCC_OscConfig+0xf78>)
 8002766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002768:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800276c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002770:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002774:	6011      	str	r1, [r2, #0]
 8002776:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800277a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800277e:	6812      	ldr	r2, [r2, #0]
 8002780:	fa92 f1a2 	rbit	r1, r2
 8002784:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002788:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800278c:	6011      	str	r1, [r2, #0]
  return result;
 800278e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002792:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002796:	6812      	ldr	r2, [r2, #0]
 8002798:	fab2 f282 	clz	r2, r2
 800279c:	b2d2      	uxtb	r2, r2
 800279e:	f042 0220 	orr.w	r2, r2, #32
 80027a2:	b2d2      	uxtb	r2, r2
 80027a4:	f002 021f 	and.w	r2, r2, #31
 80027a8:	2101      	movs	r1, #1
 80027aa:	fa01 f202 	lsl.w	r2, r1, r2
 80027ae:	4013      	ands	r3, r2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d082      	beq.n	80026ba <HAL_RCC_OscConfig+0xdce>
 80027b4:	e0cf      	b.n	8002956 <HAL_RCC_OscConfig+0x106a>
 80027b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027ba:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80027be:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80027c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027c8:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	fa93 f2a3 	rbit	r2, r3
 80027d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027d6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80027da:	601a      	str	r2, [r3, #0]
  return result;
 80027dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027e0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80027e4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027e6:	fab3 f383 	clz	r3, r3
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80027f0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	461a      	mov	r2, r3
 80027f8:	2300      	movs	r3, #0
 80027fa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027fc:	f7fe fdce 	bl	800139c <HAL_GetTick>
 8002800:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002804:	e009      	b.n	800281a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002806:	f7fe fdc9 	bl	800139c <HAL_GetTick>
 800280a:	4602      	mov	r2, r0
 800280c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	2b02      	cmp	r3, #2
 8002814:	d901      	bls.n	800281a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	e09e      	b.n	8002958 <HAL_RCC_OscConfig+0x106c>
 800281a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800281e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002822:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002826:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002828:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800282c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	fa93 f2a3 	rbit	r2, r3
 8002836:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800283a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800283e:	601a      	str	r2, [r3, #0]
  return result;
 8002840:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002844:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002848:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800284a:	fab3 f383 	clz	r3, r3
 800284e:	b2db      	uxtb	r3, r3
 8002850:	095b      	lsrs	r3, r3, #5
 8002852:	b2db      	uxtb	r3, r3
 8002854:	f043 0301 	orr.w	r3, r3, #1
 8002858:	b2db      	uxtb	r3, r3
 800285a:	2b01      	cmp	r3, #1
 800285c:	d104      	bne.n	8002868 <HAL_RCC_OscConfig+0xf7c>
 800285e:	4b01      	ldr	r3, [pc, #4]	; (8002864 <HAL_RCC_OscConfig+0xf78>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	e029      	b.n	80028b8 <HAL_RCC_OscConfig+0xfcc>
 8002864:	40021000 	.word	0x40021000
 8002868:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800286c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002870:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002874:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002876:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800287a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	fa93 f2a3 	rbit	r2, r3
 8002884:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002888:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800288c:	601a      	str	r2, [r3, #0]
 800288e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002892:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002896:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028a0:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	fa93 f2a3 	rbit	r2, r3
 80028aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028ae:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	4b2b      	ldr	r3, [pc, #172]	; (8002964 <HAL_RCC_OscConfig+0x1078>)
 80028b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80028bc:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80028c0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80028c4:	6011      	str	r1, [r2, #0]
 80028c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80028ca:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80028ce:	6812      	ldr	r2, [r2, #0]
 80028d0:	fa92 f1a2 	rbit	r1, r2
 80028d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80028d8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80028dc:	6011      	str	r1, [r2, #0]
  return result;
 80028de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80028e2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80028e6:	6812      	ldr	r2, [r2, #0]
 80028e8:	fab2 f282 	clz	r2, r2
 80028ec:	b2d2      	uxtb	r2, r2
 80028ee:	f042 0220 	orr.w	r2, r2, #32
 80028f2:	b2d2      	uxtb	r2, r2
 80028f4:	f002 021f 	and.w	r2, r2, #31
 80028f8:	2101      	movs	r1, #1
 80028fa:	fa01 f202 	lsl.w	r2, r1, r2
 80028fe:	4013      	ands	r3, r2
 8002900:	2b00      	cmp	r3, #0
 8002902:	d180      	bne.n	8002806 <HAL_RCC_OscConfig+0xf1a>
 8002904:	e027      	b.n	8002956 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002906:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800290a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	69db      	ldr	r3, [r3, #28]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d101      	bne.n	800291a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e01e      	b.n	8002958 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800291a:	4b12      	ldr	r3, [pc, #72]	; (8002964 <HAL_RCC_OscConfig+0x1078>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002922:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002926:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800292a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800292e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6a1b      	ldr	r3, [r3, #32]
 8002936:	429a      	cmp	r2, r3
 8002938:	d10b      	bne.n	8002952 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800293a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800293e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002942:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002946:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800294e:	429a      	cmp	r2, r3
 8002950:	d001      	beq.n	8002956 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e000      	b.n	8002958 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40021000 	.word	0x40021000

08002968 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b09e      	sub	sp, #120	; 0x78
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002972:	2300      	movs	r3, #0
 8002974:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e162      	b.n	8002c46 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002980:	4b90      	ldr	r3, [pc, #576]	; (8002bc4 <HAL_RCC_ClockConfig+0x25c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0307 	and.w	r3, r3, #7
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	429a      	cmp	r2, r3
 800298c:	d910      	bls.n	80029b0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800298e:	4b8d      	ldr	r3, [pc, #564]	; (8002bc4 <HAL_RCC_ClockConfig+0x25c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f023 0207 	bic.w	r2, r3, #7
 8002996:	498b      	ldr	r1, [pc, #556]	; (8002bc4 <HAL_RCC_ClockConfig+0x25c>)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	4313      	orrs	r3, r2
 800299c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800299e:	4b89      	ldr	r3, [pc, #548]	; (8002bc4 <HAL_RCC_ClockConfig+0x25c>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0307 	and.w	r3, r3, #7
 80029a6:	683a      	ldr	r2, [r7, #0]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d001      	beq.n	80029b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e14a      	b.n	8002c46 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d008      	beq.n	80029ce <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029bc:	4b82      	ldr	r3, [pc, #520]	; (8002bc8 <HAL_RCC_ClockConfig+0x260>)
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	497f      	ldr	r1, [pc, #508]	; (8002bc8 <HAL_RCC_ClockConfig+0x260>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f000 80dc 	beq.w	8002b94 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d13c      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xf6>
 80029e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029e8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80029ec:	fa93 f3a3 	rbit	r3, r3
 80029f0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80029f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029f4:	fab3 f383 	clz	r3, r3
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	095b      	lsrs	r3, r3, #5
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	f043 0301 	orr.w	r3, r3, #1
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d102      	bne.n	8002a0e <HAL_RCC_ClockConfig+0xa6>
 8002a08:	4b6f      	ldr	r3, [pc, #444]	; (8002bc8 <HAL_RCC_ClockConfig+0x260>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	e00f      	b.n	8002a2e <HAL_RCC_ClockConfig+0xc6>
 8002a0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a12:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a16:	fa93 f3a3 	rbit	r3, r3
 8002a1a:	667b      	str	r3, [r7, #100]	; 0x64
 8002a1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a20:	663b      	str	r3, [r7, #96]	; 0x60
 8002a22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a24:	fa93 f3a3 	rbit	r3, r3
 8002a28:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002a2a:	4b67      	ldr	r3, [pc, #412]	; (8002bc8 <HAL_RCC_ClockConfig+0x260>)
 8002a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a32:	65ba      	str	r2, [r7, #88]	; 0x58
 8002a34:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002a36:	fa92 f2a2 	rbit	r2, r2
 8002a3a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002a3c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002a3e:	fab2 f282 	clz	r2, r2
 8002a42:	b2d2      	uxtb	r2, r2
 8002a44:	f042 0220 	orr.w	r2, r2, #32
 8002a48:	b2d2      	uxtb	r2, r2
 8002a4a:	f002 021f 	and.w	r2, r2, #31
 8002a4e:	2101      	movs	r1, #1
 8002a50:	fa01 f202 	lsl.w	r2, r1, r2
 8002a54:	4013      	ands	r3, r2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d17b      	bne.n	8002b52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e0f3      	b.n	8002c46 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d13c      	bne.n	8002ae0 <HAL_RCC_ClockConfig+0x178>
 8002a66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a6a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a6e:	fa93 f3a3 	rbit	r3, r3
 8002a72:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002a74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a76:	fab3 f383 	clz	r3, r3
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	095b      	lsrs	r3, r3, #5
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	f043 0301 	orr.w	r3, r3, #1
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d102      	bne.n	8002a90 <HAL_RCC_ClockConfig+0x128>
 8002a8a:	4b4f      	ldr	r3, [pc, #316]	; (8002bc8 <HAL_RCC_ClockConfig+0x260>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	e00f      	b.n	8002ab0 <HAL_RCC_ClockConfig+0x148>
 8002a90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a94:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a98:	fa93 f3a3 	rbit	r3, r3
 8002a9c:	647b      	str	r3, [r7, #68]	; 0x44
 8002a9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002aa2:	643b      	str	r3, [r7, #64]	; 0x40
 8002aa4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002aa6:	fa93 f3a3 	rbit	r3, r3
 8002aaa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002aac:	4b46      	ldr	r3, [pc, #280]	; (8002bc8 <HAL_RCC_ClockConfig+0x260>)
 8002aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ab4:	63ba      	str	r2, [r7, #56]	; 0x38
 8002ab6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ab8:	fa92 f2a2 	rbit	r2, r2
 8002abc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002abe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ac0:	fab2 f282 	clz	r2, r2
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	f042 0220 	orr.w	r2, r2, #32
 8002aca:	b2d2      	uxtb	r2, r2
 8002acc:	f002 021f 	and.w	r2, r2, #31
 8002ad0:	2101      	movs	r1, #1
 8002ad2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d13a      	bne.n	8002b52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e0b2      	b.n	8002c46 <HAL_RCC_ClockConfig+0x2de>
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ae6:	fa93 f3a3 	rbit	r3, r3
 8002aea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aee:	fab3 f383 	clz	r3, r3
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	095b      	lsrs	r3, r3, #5
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d102      	bne.n	8002b08 <HAL_RCC_ClockConfig+0x1a0>
 8002b02:	4b31      	ldr	r3, [pc, #196]	; (8002bc8 <HAL_RCC_ClockConfig+0x260>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	e00d      	b.n	8002b24 <HAL_RCC_ClockConfig+0x1bc>
 8002b08:	2302      	movs	r3, #2
 8002b0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b0e:	fa93 f3a3 	rbit	r3, r3
 8002b12:	627b      	str	r3, [r7, #36]	; 0x24
 8002b14:	2302      	movs	r3, #2
 8002b16:	623b      	str	r3, [r7, #32]
 8002b18:	6a3b      	ldr	r3, [r7, #32]
 8002b1a:	fa93 f3a3 	rbit	r3, r3
 8002b1e:	61fb      	str	r3, [r7, #28]
 8002b20:	4b29      	ldr	r3, [pc, #164]	; (8002bc8 <HAL_RCC_ClockConfig+0x260>)
 8002b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b24:	2202      	movs	r2, #2
 8002b26:	61ba      	str	r2, [r7, #24]
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	fa92 f2a2 	rbit	r2, r2
 8002b2e:	617a      	str	r2, [r7, #20]
  return result;
 8002b30:	697a      	ldr	r2, [r7, #20]
 8002b32:	fab2 f282 	clz	r2, r2
 8002b36:	b2d2      	uxtb	r2, r2
 8002b38:	f042 0220 	orr.w	r2, r2, #32
 8002b3c:	b2d2      	uxtb	r2, r2
 8002b3e:	f002 021f 	and.w	r2, r2, #31
 8002b42:	2101      	movs	r1, #1
 8002b44:	fa01 f202 	lsl.w	r2, r1, r2
 8002b48:	4013      	ands	r3, r2
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e079      	b.n	8002c46 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b52:	4b1d      	ldr	r3, [pc, #116]	; (8002bc8 <HAL_RCC_ClockConfig+0x260>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f023 0203 	bic.w	r2, r3, #3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	491a      	ldr	r1, [pc, #104]	; (8002bc8 <HAL_RCC_ClockConfig+0x260>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b64:	f7fe fc1a 	bl	800139c <HAL_GetTick>
 8002b68:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b6a:	e00a      	b.n	8002b82 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b6c:	f7fe fc16 	bl	800139c <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d901      	bls.n	8002b82 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e061      	b.n	8002c46 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b82:	4b11      	ldr	r3, [pc, #68]	; (8002bc8 <HAL_RCC_ClockConfig+0x260>)
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f003 020c 	and.w	r2, r3, #12
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d1eb      	bne.n	8002b6c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b94:	4b0b      	ldr	r3, [pc, #44]	; (8002bc4 <HAL_RCC_ClockConfig+0x25c>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0307 	and.w	r3, r3, #7
 8002b9c:	683a      	ldr	r2, [r7, #0]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d214      	bcs.n	8002bcc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ba2:	4b08      	ldr	r3, [pc, #32]	; (8002bc4 <HAL_RCC_ClockConfig+0x25c>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f023 0207 	bic.w	r2, r3, #7
 8002baa:	4906      	ldr	r1, [pc, #24]	; (8002bc4 <HAL_RCC_ClockConfig+0x25c>)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bb2:	4b04      	ldr	r3, [pc, #16]	; (8002bc4 <HAL_RCC_ClockConfig+0x25c>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0307 	and.w	r3, r3, #7
 8002bba:	683a      	ldr	r2, [r7, #0]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d005      	beq.n	8002bcc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e040      	b.n	8002c46 <HAL_RCC_ClockConfig+0x2de>
 8002bc4:	40022000 	.word	0x40022000
 8002bc8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0304 	and.w	r3, r3, #4
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d008      	beq.n	8002bea <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bd8:	4b1d      	ldr	r3, [pc, #116]	; (8002c50 <HAL_RCC_ClockConfig+0x2e8>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	491a      	ldr	r1, [pc, #104]	; (8002c50 <HAL_RCC_ClockConfig+0x2e8>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0308 	and.w	r3, r3, #8
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d009      	beq.n	8002c0a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bf6:	4b16      	ldr	r3, [pc, #88]	; (8002c50 <HAL_RCC_ClockConfig+0x2e8>)
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	691b      	ldr	r3, [r3, #16]
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	4912      	ldr	r1, [pc, #72]	; (8002c50 <HAL_RCC_ClockConfig+0x2e8>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002c0a:	f000 f829 	bl	8002c60 <HAL_RCC_GetSysClockFreq>
 8002c0e:	4601      	mov	r1, r0
 8002c10:	4b0f      	ldr	r3, [pc, #60]	; (8002c50 <HAL_RCC_ClockConfig+0x2e8>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c18:	22f0      	movs	r2, #240	; 0xf0
 8002c1a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1c:	693a      	ldr	r2, [r7, #16]
 8002c1e:	fa92 f2a2 	rbit	r2, r2
 8002c22:	60fa      	str	r2, [r7, #12]
  return result;
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	fab2 f282 	clz	r2, r2
 8002c2a:	b2d2      	uxtb	r2, r2
 8002c2c:	40d3      	lsrs	r3, r2
 8002c2e:	4a09      	ldr	r2, [pc, #36]	; (8002c54 <HAL_RCC_ClockConfig+0x2ec>)
 8002c30:	5cd3      	ldrb	r3, [r2, r3]
 8002c32:	fa21 f303 	lsr.w	r3, r1, r3
 8002c36:	4a08      	ldr	r2, [pc, #32]	; (8002c58 <HAL_RCC_ClockConfig+0x2f0>)
 8002c38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002c3a:	4b08      	ldr	r3, [pc, #32]	; (8002c5c <HAL_RCC_ClockConfig+0x2f4>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7fe fb68 	bl	8001314 <HAL_InitTick>
  
  return HAL_OK;
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3778      	adds	r7, #120	; 0x78
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	40021000 	.word	0x40021000
 8002c54:	08006f18 	.word	0x08006f18
 8002c58:	20000000 	.word	0x20000000
 8002c5c:	20000004 	.word	0x20000004

08002c60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b08b      	sub	sp, #44	; 0x2c
 8002c64:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c66:	2300      	movs	r3, #0
 8002c68:	61fb      	str	r3, [r7, #28]
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61bb      	str	r3, [r7, #24]
 8002c6e:	2300      	movs	r3, #0
 8002c70:	627b      	str	r3, [r7, #36]	; 0x24
 8002c72:	2300      	movs	r3, #0
 8002c74:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002c76:	2300      	movs	r3, #0
 8002c78:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002c7a:	4b29      	ldr	r3, [pc, #164]	; (8002d20 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	f003 030c 	and.w	r3, r3, #12
 8002c86:	2b04      	cmp	r3, #4
 8002c88:	d002      	beq.n	8002c90 <HAL_RCC_GetSysClockFreq+0x30>
 8002c8a:	2b08      	cmp	r3, #8
 8002c8c:	d003      	beq.n	8002c96 <HAL_RCC_GetSysClockFreq+0x36>
 8002c8e:	e03c      	b.n	8002d0a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c90:	4b24      	ldr	r3, [pc, #144]	; (8002d24 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c92:	623b      	str	r3, [r7, #32]
      break;
 8002c94:	e03c      	b.n	8002d10 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002c9c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002ca0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca2:	68ba      	ldr	r2, [r7, #8]
 8002ca4:	fa92 f2a2 	rbit	r2, r2
 8002ca8:	607a      	str	r2, [r7, #4]
  return result;
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	fab2 f282 	clz	r2, r2
 8002cb0:	b2d2      	uxtb	r2, r2
 8002cb2:	40d3      	lsrs	r3, r2
 8002cb4:	4a1c      	ldr	r2, [pc, #112]	; (8002d28 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002cb6:	5cd3      	ldrb	r3, [r2, r3]
 8002cb8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002cba:	4b19      	ldr	r3, [pc, #100]	; (8002d20 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cbe:	f003 030f 	and.w	r3, r3, #15
 8002cc2:	220f      	movs	r2, #15
 8002cc4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	fa92 f2a2 	rbit	r2, r2
 8002ccc:	60fa      	str	r2, [r7, #12]
  return result;
 8002cce:	68fa      	ldr	r2, [r7, #12]
 8002cd0:	fab2 f282 	clz	r2, r2
 8002cd4:	b2d2      	uxtb	r2, r2
 8002cd6:	40d3      	lsrs	r3, r2
 8002cd8:	4a14      	ldr	r2, [pc, #80]	; (8002d2c <HAL_RCC_GetSysClockFreq+0xcc>)
 8002cda:	5cd3      	ldrb	r3, [r2, r3]
 8002cdc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d008      	beq.n	8002cfa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002ce8:	4a0e      	ldr	r2, [pc, #56]	; (8002d24 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	fb02 f303 	mul.w	r3, r2, r3
 8002cf6:	627b      	str	r3, [r7, #36]	; 0x24
 8002cf8:	e004      	b.n	8002d04 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	4a0c      	ldr	r2, [pc, #48]	; (8002d30 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002cfe:	fb02 f303 	mul.w	r3, r2, r3
 8002d02:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d06:	623b      	str	r3, [r7, #32]
      break;
 8002d08:	e002      	b.n	8002d10 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d0a:	4b06      	ldr	r3, [pc, #24]	; (8002d24 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d0c:	623b      	str	r3, [r7, #32]
      break;
 8002d0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d10:	6a3b      	ldr	r3, [r7, #32]
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	372c      	adds	r7, #44	; 0x2c
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	40021000 	.word	0x40021000
 8002d24:	007a1200 	.word	0x007a1200
 8002d28:	08006f30 	.word	0x08006f30
 8002d2c:	08006f40 	.word	0x08006f40
 8002d30:	003d0900 	.word	0x003d0900

08002d34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d38:	4b03      	ldr	r3, [pc, #12]	; (8002d48 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	20000000 	.word	0x20000000

08002d4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002d52:	f7ff ffef 	bl	8002d34 <HAL_RCC_GetHCLKFreq>
 8002d56:	4601      	mov	r1, r0
 8002d58:	4b0b      	ldr	r3, [pc, #44]	; (8002d88 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002d60:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002d64:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	fa92 f2a2 	rbit	r2, r2
 8002d6c:	603a      	str	r2, [r7, #0]
  return result;
 8002d6e:	683a      	ldr	r2, [r7, #0]
 8002d70:	fab2 f282 	clz	r2, r2
 8002d74:	b2d2      	uxtb	r2, r2
 8002d76:	40d3      	lsrs	r3, r2
 8002d78:	4a04      	ldr	r2, [pc, #16]	; (8002d8c <HAL_RCC_GetPCLK1Freq+0x40>)
 8002d7a:	5cd3      	ldrb	r3, [r2, r3]
 8002d7c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002d80:	4618      	mov	r0, r3
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	08006f28 	.word	0x08006f28

08002d90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002d96:	f7ff ffcd 	bl	8002d34 <HAL_RCC_GetHCLKFreq>
 8002d9a:	4601      	mov	r1, r0
 8002d9c:	4b0b      	ldr	r3, [pc, #44]	; (8002dcc <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002da4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002da8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	fa92 f2a2 	rbit	r2, r2
 8002db0:	603a      	str	r2, [r7, #0]
  return result;
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	fab2 f282 	clz	r2, r2
 8002db8:	b2d2      	uxtb	r2, r2
 8002dba:	40d3      	lsrs	r3, r2
 8002dbc:	4a04      	ldr	r2, [pc, #16]	; (8002dd0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002dbe:	5cd3      	ldrb	r3, [r2, r3]
 8002dc0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3708      	adds	r7, #8
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	40021000 	.word	0x40021000
 8002dd0:	08006f28 	.word	0x08006f28

08002dd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b092      	sub	sp, #72	; 0x48
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002de0:	2300      	movs	r3, #0
 8002de2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002de4:	2300      	movs	r3, #0
 8002de6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f000 80cd 	beq.w	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002df8:	4b86      	ldr	r3, [pc, #536]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002dfa:	69db      	ldr	r3, [r3, #28]
 8002dfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d10e      	bne.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e04:	4b83      	ldr	r3, [pc, #524]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e06:	69db      	ldr	r3, [r3, #28]
 8002e08:	4a82      	ldr	r2, [pc, #520]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e0e:	61d3      	str	r3, [r2, #28]
 8002e10:	4b80      	ldr	r3, [pc, #512]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e12:	69db      	ldr	r3, [r3, #28]
 8002e14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e18:	60bb      	str	r3, [r7, #8]
 8002e1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e22:	4b7d      	ldr	r3, [pc, #500]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d118      	bne.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e2e:	4b7a      	ldr	r3, [pc, #488]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a79      	ldr	r2, [pc, #484]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002e34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e38:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e3a:	f7fe faaf 	bl	800139c <HAL_GetTick>
 8002e3e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e40:	e008      	b.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e42:	f7fe faab 	bl	800139c <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	2b64      	cmp	r3, #100	; 0x64
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e0db      	b.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e54:	4b70      	ldr	r3, [pc, #448]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d0f0      	beq.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e60:	4b6c      	ldr	r3, [pc, #432]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e62:	6a1b      	ldr	r3, [r3, #32]
 8002e64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e68:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d07d      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e78:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d076      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e7e:	4b65      	ldr	r3, [pc, #404]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e80:	6a1b      	ldr	r3, [r3, #32]
 8002e82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e8c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e90:	fa93 f3a3 	rbit	r3, r3
 8002e94:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e98:	fab3 f383 	clz	r3, r3
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	4b5e      	ldr	r3, [pc, #376]	; (800301c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ea2:	4413      	add	r3, r2
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	6013      	str	r3, [r2, #0]
 8002eac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002eb0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eb4:	fa93 f3a3 	rbit	r3, r3
 8002eb8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ebc:	fab3 f383 	clz	r3, r3
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	4b55      	ldr	r3, [pc, #340]	; (800301c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ec6:	4413      	add	r3, r2
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	461a      	mov	r2, r3
 8002ecc:	2300      	movs	r3, #0
 8002ece:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002ed0:	4a50      	ldr	r2, [pc, #320]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ed2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ed4:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002ed6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d045      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee0:	f7fe fa5c 	bl	800139c <HAL_GetTick>
 8002ee4:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ee6:	e00a      	b.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ee8:	f7fe fa58 	bl	800139c <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e086      	b.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x238>
 8002efe:	2302      	movs	r3, #2
 8002f00:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f04:	fa93 f3a3 	rbit	r3, r3
 8002f08:	627b      	str	r3, [r7, #36]	; 0x24
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	623b      	str	r3, [r7, #32]
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	fa93 f3a3 	rbit	r3, r3
 8002f14:	61fb      	str	r3, [r7, #28]
  return result;
 8002f16:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f18:	fab3 f383 	clz	r3, r3
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	095b      	lsrs	r3, r3, #5
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	f043 0302 	orr.w	r3, r3, #2
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d102      	bne.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002f2c:	4b39      	ldr	r3, [pc, #228]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	e007      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8002f32:	2302      	movs	r3, #2
 8002f34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	fa93 f3a3 	rbit	r3, r3
 8002f3c:	617b      	str	r3, [r7, #20]
 8002f3e:	4b35      	ldr	r3, [pc, #212]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f42:	2202      	movs	r2, #2
 8002f44:	613a      	str	r2, [r7, #16]
 8002f46:	693a      	ldr	r2, [r7, #16]
 8002f48:	fa92 f2a2 	rbit	r2, r2
 8002f4c:	60fa      	str	r2, [r7, #12]
  return result;
 8002f4e:	68fa      	ldr	r2, [r7, #12]
 8002f50:	fab2 f282 	clz	r2, r2
 8002f54:	b2d2      	uxtb	r2, r2
 8002f56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f5a:	b2d2      	uxtb	r2, r2
 8002f5c:	f002 021f 	and.w	r2, r2, #31
 8002f60:	2101      	movs	r1, #1
 8002f62:	fa01 f202 	lsl.w	r2, r1, r2
 8002f66:	4013      	ands	r3, r2
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d0bd      	beq.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002f6c:	4b29      	ldr	r3, [pc, #164]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
 8002f70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	4926      	ldr	r1, [pc, #152]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f7e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d105      	bne.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f86:	4b23      	ldr	r3, [pc, #140]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f88:	69db      	ldr	r3, [r3, #28]
 8002f8a:	4a22      	ldr	r2, [pc, #136]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f90:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d008      	beq.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f9e:	4b1d      	ldr	r3, [pc, #116]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa2:	f023 0203 	bic.w	r2, r3, #3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	491a      	ldr	r1, [pc, #104]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002fac:	4313      	orrs	r3, r2
 8002fae:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0320 	and.w	r3, r3, #32
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d008      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fbc:	4b15      	ldr	r3, [pc, #84]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc0:	f023 0210 	bic.w	r2, r3, #16
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	4912      	ldr	r1, [pc, #72]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d008      	beq.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002fda:	4b0e      	ldr	r3, [pc, #56]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fde:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	490b      	ldr	r1, [pc, #44]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d008      	beq.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002ff8:	4b06      	ldr	r3, [pc, #24]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	4903      	ldr	r1, [pc, #12]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003006:	4313      	orrs	r3, r2
 8003008:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800300a:	2300      	movs	r3, #0
}
 800300c:	4618      	mov	r0, r3
 800300e:	3748      	adds	r7, #72	; 0x48
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	40021000 	.word	0x40021000
 8003018:	40007000 	.word	0x40007000
 800301c:	10908100 	.word	0x10908100

08003020 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e095      	b.n	800315e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003036:	2b00      	cmp	r3, #0
 8003038:	d108      	bne.n	800304c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003042:	d009      	beq.n	8003058 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	61da      	str	r2, [r3, #28]
 800304a:	e005      	b.n	8003058 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003064:	b2db      	uxtb	r3, r3
 8003066:	2b00      	cmp	r3, #0
 8003068:	d106      	bne.n	8003078 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f7fd fec2 	bl	8000dfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2202      	movs	r2, #2
 800307c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800308e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003098:	d902      	bls.n	80030a0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800309a:	2300      	movs	r3, #0
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	e002      	b.n	80030a6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80030a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030a4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80030ae:	d007      	beq.n	80030c0 <HAL_SPI_Init+0xa0>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80030b8:	d002      	beq.n	80030c0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80030d0:	431a      	orrs	r2, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	f003 0301 	and.w	r3, r3, #1
 80030e4:	431a      	orrs	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	69db      	ldr	r3, [r3, #28]
 80030f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80030f8:	431a      	orrs	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a1b      	ldr	r3, [r3, #32]
 80030fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003102:	ea42 0103 	orr.w	r1, r2, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800310a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	430a      	orrs	r2, r1
 8003114:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	0c1b      	lsrs	r3, r3, #16
 800311c:	f003 0204 	and.w	r2, r3, #4
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003124:	f003 0310 	and.w	r3, r3, #16
 8003128:	431a      	orrs	r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800312e:	f003 0308 	and.w	r3, r3, #8
 8003132:	431a      	orrs	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800313c:	ea42 0103 	orr.w	r1, r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	430a      	orrs	r2, r1
 800314c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b082      	sub	sp, #8
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d101      	bne.n	8003178 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e049      	b.n	800320c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800317e:	b2db      	uxtb	r3, r3
 8003180:	2b00      	cmp	r3, #0
 8003182:	d106      	bne.n	8003192 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f7fd ffe7 	bl	8001160 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2202      	movs	r2, #2
 8003196:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	3304      	adds	r3, #4
 80031a2:	4619      	mov	r1, r3
 80031a4:	4610      	mov	r0, r2
 80031a6:	f000 fa4f 	bl	8003648 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2201      	movs	r2, #1
 80031ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2201      	movs	r2, #1
 80031be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2201      	movs	r2, #1
 80031c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2201      	movs	r2, #1
 80031ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2201      	movs	r2, #1
 80031d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2201      	movs	r2, #1
 80031de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2201      	movs	r2, #1
 8003206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800320a:	2300      	movs	r3, #0
}
 800320c:	4618      	mov	r0, r3
 800320e:	3708      	adds	r7, #8
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	691b      	ldr	r3, [r3, #16]
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b02      	cmp	r3, #2
 8003228:	d122      	bne.n	8003270 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	2b02      	cmp	r3, #2
 8003236:	d11b      	bne.n	8003270 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f06f 0202 	mvn.w	r2, #2
 8003240:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2201      	movs	r2, #1
 8003246:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	699b      	ldr	r3, [r3, #24]
 800324e:	f003 0303 	and.w	r3, r3, #3
 8003252:	2b00      	cmp	r3, #0
 8003254:	d003      	beq.n	800325e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f000 f9d8 	bl	800360c <HAL_TIM_IC_CaptureCallback>
 800325c:	e005      	b.n	800326a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 f9ca 	bl	80035f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f000 f9db 	bl	8003620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	f003 0304 	and.w	r3, r3, #4
 800327a:	2b04      	cmp	r3, #4
 800327c:	d122      	bne.n	80032c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b04      	cmp	r3, #4
 800328a:	d11b      	bne.n	80032c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f06f 0204 	mvn.w	r2, #4
 8003294:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2202      	movs	r2, #2
 800329a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	699b      	ldr	r3, [r3, #24]
 80032a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 f9ae 	bl	800360c <HAL_TIM_IC_CaptureCallback>
 80032b0:	e005      	b.n	80032be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f000 f9a0 	bl	80035f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f000 f9b1 	bl	8003620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	f003 0308 	and.w	r3, r3, #8
 80032ce:	2b08      	cmp	r3, #8
 80032d0:	d122      	bne.n	8003318 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	f003 0308 	and.w	r3, r3, #8
 80032dc:	2b08      	cmp	r3, #8
 80032de:	d11b      	bne.n	8003318 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f06f 0208 	mvn.w	r2, #8
 80032e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2204      	movs	r2, #4
 80032ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	69db      	ldr	r3, [r3, #28]
 80032f6:	f003 0303 	and.w	r3, r3, #3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f000 f984 	bl	800360c <HAL_TIM_IC_CaptureCallback>
 8003304:	e005      	b.n	8003312 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f000 f976 	bl	80035f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f000 f987 	bl	8003620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	f003 0310 	and.w	r3, r3, #16
 8003322:	2b10      	cmp	r3, #16
 8003324:	d122      	bne.n	800336c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	f003 0310 	and.w	r3, r3, #16
 8003330:	2b10      	cmp	r3, #16
 8003332:	d11b      	bne.n	800336c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f06f 0210 	mvn.w	r2, #16
 800333c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2208      	movs	r2, #8
 8003342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	69db      	ldr	r3, [r3, #28]
 800334a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800334e:	2b00      	cmp	r3, #0
 8003350:	d003      	beq.n	800335a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 f95a 	bl	800360c <HAL_TIM_IC_CaptureCallback>
 8003358:	e005      	b.n	8003366 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 f94c 	bl	80035f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f000 f95d 	bl	8003620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	2b01      	cmp	r3, #1
 8003378:	d10e      	bne.n	8003398 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b01      	cmp	r3, #1
 8003386:	d107      	bne.n	8003398 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f06f 0201 	mvn.w	r2, #1
 8003390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 f926 	bl	80035e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	691b      	ldr	r3, [r3, #16]
 800339e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033a2:	2b80      	cmp	r3, #128	; 0x80
 80033a4:	d10e      	bne.n	80033c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033b0:	2b80      	cmp	r3, #128	; 0x80
 80033b2:	d107      	bne.n	80033c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80033bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f000 facc 	bl	800395c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033d2:	d10e      	bne.n	80033f2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033de:	2b80      	cmp	r3, #128	; 0x80
 80033e0:	d107      	bne.n	80033f2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80033ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f000 fabf 	bl	8003970 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033fc:	2b40      	cmp	r3, #64	; 0x40
 80033fe:	d10e      	bne.n	800341e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800340a:	2b40      	cmp	r3, #64	; 0x40
 800340c:	d107      	bne.n	800341e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003416:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f000 f90b 	bl	8003634 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	f003 0320 	and.w	r3, r3, #32
 8003428:	2b20      	cmp	r3, #32
 800342a:	d10e      	bne.n	800344a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	f003 0320 	and.w	r3, r3, #32
 8003436:	2b20      	cmp	r3, #32
 8003438:	d107      	bne.n	800344a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f06f 0220 	mvn.w	r2, #32
 8003442:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f000 fa7f 	bl	8003948 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800344a:	bf00      	nop
 800344c:	3708      	adds	r7, #8
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}

08003452 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003452:	b580      	push	{r7, lr}
 8003454:	b084      	sub	sp, #16
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
 800345a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800345c:	2300      	movs	r3, #0
 800345e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003466:	2b01      	cmp	r3, #1
 8003468:	d101      	bne.n	800346e <HAL_TIM_ConfigClockSource+0x1c>
 800346a:	2302      	movs	r3, #2
 800346c:	e0b6      	b.n	80035dc <HAL_TIM_ConfigClockSource+0x18a>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2201      	movs	r2, #1
 8003472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2202      	movs	r2, #2
 800347a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800348c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003490:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003498:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	68ba      	ldr	r2, [r7, #8]
 80034a0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034aa:	d03e      	beq.n	800352a <HAL_TIM_ConfigClockSource+0xd8>
 80034ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034b0:	f200 8087 	bhi.w	80035c2 <HAL_TIM_ConfigClockSource+0x170>
 80034b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034b8:	f000 8086 	beq.w	80035c8 <HAL_TIM_ConfigClockSource+0x176>
 80034bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034c0:	d87f      	bhi.n	80035c2 <HAL_TIM_ConfigClockSource+0x170>
 80034c2:	2b70      	cmp	r3, #112	; 0x70
 80034c4:	d01a      	beq.n	80034fc <HAL_TIM_ConfigClockSource+0xaa>
 80034c6:	2b70      	cmp	r3, #112	; 0x70
 80034c8:	d87b      	bhi.n	80035c2 <HAL_TIM_ConfigClockSource+0x170>
 80034ca:	2b60      	cmp	r3, #96	; 0x60
 80034cc:	d050      	beq.n	8003570 <HAL_TIM_ConfigClockSource+0x11e>
 80034ce:	2b60      	cmp	r3, #96	; 0x60
 80034d0:	d877      	bhi.n	80035c2 <HAL_TIM_ConfigClockSource+0x170>
 80034d2:	2b50      	cmp	r3, #80	; 0x50
 80034d4:	d03c      	beq.n	8003550 <HAL_TIM_ConfigClockSource+0xfe>
 80034d6:	2b50      	cmp	r3, #80	; 0x50
 80034d8:	d873      	bhi.n	80035c2 <HAL_TIM_ConfigClockSource+0x170>
 80034da:	2b40      	cmp	r3, #64	; 0x40
 80034dc:	d058      	beq.n	8003590 <HAL_TIM_ConfigClockSource+0x13e>
 80034de:	2b40      	cmp	r3, #64	; 0x40
 80034e0:	d86f      	bhi.n	80035c2 <HAL_TIM_ConfigClockSource+0x170>
 80034e2:	2b30      	cmp	r3, #48	; 0x30
 80034e4:	d064      	beq.n	80035b0 <HAL_TIM_ConfigClockSource+0x15e>
 80034e6:	2b30      	cmp	r3, #48	; 0x30
 80034e8:	d86b      	bhi.n	80035c2 <HAL_TIM_ConfigClockSource+0x170>
 80034ea:	2b20      	cmp	r3, #32
 80034ec:	d060      	beq.n	80035b0 <HAL_TIM_ConfigClockSource+0x15e>
 80034ee:	2b20      	cmp	r3, #32
 80034f0:	d867      	bhi.n	80035c2 <HAL_TIM_ConfigClockSource+0x170>
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d05c      	beq.n	80035b0 <HAL_TIM_ConfigClockSource+0x15e>
 80034f6:	2b10      	cmp	r3, #16
 80034f8:	d05a      	beq.n	80035b0 <HAL_TIM_ConfigClockSource+0x15e>
 80034fa:	e062      	b.n	80035c2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6818      	ldr	r0, [r3, #0]
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	6899      	ldr	r1, [r3, #8]
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685a      	ldr	r2, [r3, #4]
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	f000 f98e 	bl	800382c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800351e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68ba      	ldr	r2, [r7, #8]
 8003526:	609a      	str	r2, [r3, #8]
      break;
 8003528:	e04f      	b.n	80035ca <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6818      	ldr	r0, [r3, #0]
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	6899      	ldr	r1, [r3, #8]
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685a      	ldr	r2, [r3, #4]
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	f000 f977 	bl	800382c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800354c:	609a      	str	r2, [r3, #8]
      break;
 800354e:	e03c      	b.n	80035ca <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6818      	ldr	r0, [r3, #0]
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	6859      	ldr	r1, [r3, #4]
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	461a      	mov	r2, r3
 800355e:	f000 f8eb 	bl	8003738 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2150      	movs	r1, #80	; 0x50
 8003568:	4618      	mov	r0, r3
 800356a:	f000 f944 	bl	80037f6 <TIM_ITRx_SetConfig>
      break;
 800356e:	e02c      	b.n	80035ca <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6818      	ldr	r0, [r3, #0]
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	6859      	ldr	r1, [r3, #4]
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	461a      	mov	r2, r3
 800357e:	f000 f90a 	bl	8003796 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2160      	movs	r1, #96	; 0x60
 8003588:	4618      	mov	r0, r3
 800358a:	f000 f934 	bl	80037f6 <TIM_ITRx_SetConfig>
      break;
 800358e:	e01c      	b.n	80035ca <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6818      	ldr	r0, [r3, #0]
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	6859      	ldr	r1, [r3, #4]
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	461a      	mov	r2, r3
 800359e:	f000 f8cb 	bl	8003738 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	2140      	movs	r1, #64	; 0x40
 80035a8:	4618      	mov	r0, r3
 80035aa:	f000 f924 	bl	80037f6 <TIM_ITRx_SetConfig>
      break;
 80035ae:	e00c      	b.n	80035ca <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4619      	mov	r1, r3
 80035ba:	4610      	mov	r0, r2
 80035bc:	f000 f91b 	bl	80037f6 <TIM_ITRx_SetConfig>
      break;
 80035c0:	e003      	b.n	80035ca <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	73fb      	strb	r3, [r7, #15]
      break;
 80035c6:	e000      	b.n	80035ca <HAL_TIM_ConfigClockSource+0x178>
      break;
 80035c8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80035da:	7bfb      	ldrb	r3, [r7, #15]
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3710      	adds	r7, #16
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80035ec:	bf00      	nop
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003614:	bf00      	nop
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a32      	ldr	r2, [pc, #200]	; (8003724 <TIM_Base_SetConfig+0xdc>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d007      	beq.n	8003670 <TIM_Base_SetConfig+0x28>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003666:	d003      	beq.n	8003670 <TIM_Base_SetConfig+0x28>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a2f      	ldr	r2, [pc, #188]	; (8003728 <TIM_Base_SetConfig+0xe0>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d108      	bne.n	8003682 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003676:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	68fa      	ldr	r2, [r7, #12]
 800367e:	4313      	orrs	r3, r2
 8003680:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a27      	ldr	r2, [pc, #156]	; (8003724 <TIM_Base_SetConfig+0xdc>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d013      	beq.n	80036b2 <TIM_Base_SetConfig+0x6a>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003690:	d00f      	beq.n	80036b2 <TIM_Base_SetConfig+0x6a>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a24      	ldr	r2, [pc, #144]	; (8003728 <TIM_Base_SetConfig+0xe0>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d00b      	beq.n	80036b2 <TIM_Base_SetConfig+0x6a>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a23      	ldr	r2, [pc, #140]	; (800372c <TIM_Base_SetConfig+0xe4>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d007      	beq.n	80036b2 <TIM_Base_SetConfig+0x6a>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a22      	ldr	r2, [pc, #136]	; (8003730 <TIM_Base_SetConfig+0xe8>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d003      	beq.n	80036b2 <TIM_Base_SetConfig+0x6a>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a21      	ldr	r2, [pc, #132]	; (8003734 <TIM_Base_SetConfig+0xec>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d108      	bne.n	80036c4 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	695b      	ldr	r3, [r3, #20]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	68fa      	ldr	r2, [r7, #12]
 80036d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	4a0e      	ldr	r2, [pc, #56]	; (8003724 <TIM_Base_SetConfig+0xdc>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d00b      	beq.n	8003708 <TIM_Base_SetConfig+0xc0>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	4a0e      	ldr	r2, [pc, #56]	; (800372c <TIM_Base_SetConfig+0xe4>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d007      	beq.n	8003708 <TIM_Base_SetConfig+0xc0>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a0d      	ldr	r2, [pc, #52]	; (8003730 <TIM_Base_SetConfig+0xe8>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d003      	beq.n	8003708 <TIM_Base_SetConfig+0xc0>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a0c      	ldr	r2, [pc, #48]	; (8003734 <TIM_Base_SetConfig+0xec>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d103      	bne.n	8003710 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	691a      	ldr	r2, [r3, #16]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	615a      	str	r2, [r3, #20]
}
 8003716:	bf00      	nop
 8003718:	3714      	adds	r7, #20
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	40012c00 	.word	0x40012c00
 8003728:	40000400 	.word	0x40000400
 800372c:	40014000 	.word	0x40014000
 8003730:	40014400 	.word	0x40014400
 8003734:	40014800 	.word	0x40014800

08003738 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003738:	b480      	push	{r7}
 800373a:	b087      	sub	sp, #28
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6a1b      	ldr	r3, [r3, #32]
 8003748:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6a1b      	ldr	r3, [r3, #32]
 800374e:	f023 0201 	bic.w	r2, r3, #1
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003762:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	011b      	lsls	r3, r3, #4
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	4313      	orrs	r3, r2
 800376c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	f023 030a 	bic.w	r3, r3, #10
 8003774:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003776:	697a      	ldr	r2, [r7, #20]
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	4313      	orrs	r3, r2
 800377c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	621a      	str	r2, [r3, #32]
}
 800378a:	bf00      	nop
 800378c:	371c      	adds	r7, #28
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr

08003796 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003796:	b480      	push	{r7}
 8003798:	b087      	sub	sp, #28
 800379a:	af00      	add	r7, sp, #0
 800379c:	60f8      	str	r0, [r7, #12]
 800379e:	60b9      	str	r1, [r7, #8]
 80037a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	f023 0210 	bic.w	r2, r3, #16
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	699b      	ldr	r3, [r3, #24]
 80037b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80037c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	031b      	lsls	r3, r3, #12
 80037c6:	697a      	ldr	r2, [r7, #20]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80037d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	011b      	lsls	r3, r3, #4
 80037d8:	693a      	ldr	r2, [r7, #16]
 80037da:	4313      	orrs	r3, r2
 80037dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	697a      	ldr	r2, [r7, #20]
 80037e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	693a      	ldr	r2, [r7, #16]
 80037e8:	621a      	str	r2, [r3, #32]
}
 80037ea:	bf00      	nop
 80037ec:	371c      	adds	r7, #28
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr

080037f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80037f6:	b480      	push	{r7}
 80037f8:	b085      	sub	sp, #20
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
 80037fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800380c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800380e:	683a      	ldr	r2, [r7, #0]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	4313      	orrs	r3, r2
 8003814:	f043 0307 	orr.w	r3, r3, #7
 8003818:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68fa      	ldr	r2, [r7, #12]
 800381e:	609a      	str	r2, [r3, #8]
}
 8003820:	bf00      	nop
 8003822:	3714      	adds	r7, #20
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800382c:	b480      	push	{r7}
 800382e:	b087      	sub	sp, #28
 8003830:	af00      	add	r7, sp, #0
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	60b9      	str	r1, [r7, #8]
 8003836:	607a      	str	r2, [r7, #4]
 8003838:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003846:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	021a      	lsls	r2, r3, #8
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	431a      	orrs	r2, r3
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	4313      	orrs	r3, r2
 8003854:	697a      	ldr	r2, [r7, #20]
 8003856:	4313      	orrs	r3, r2
 8003858:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	697a      	ldr	r2, [r7, #20]
 800385e:	609a      	str	r2, [r3, #8]
}
 8003860:	bf00      	nop
 8003862:	371c      	adds	r7, #28
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800387c:	2b01      	cmp	r3, #1
 800387e:	d101      	bne.n	8003884 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003880:	2302      	movs	r3, #2
 8003882:	e054      	b.n	800392e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2202      	movs	r2, #2
 8003890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a24      	ldr	r2, [pc, #144]	; (800393c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d108      	bne.n	80038c0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80038b4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	68fa      	ldr	r2, [r7, #12]
 80038bc:	4313      	orrs	r3, r2
 80038be:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a17      	ldr	r2, [pc, #92]	; (800393c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d00e      	beq.n	8003902 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038ec:	d009      	beq.n	8003902 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a13      	ldr	r2, [pc, #76]	; (8003940 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d004      	beq.n	8003902 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a11      	ldr	r2, [pc, #68]	; (8003944 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d10c      	bne.n	800391c <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003908:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	68ba      	ldr	r2, [r7, #8]
 8003910:	4313      	orrs	r3, r2
 8003912:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68ba      	ldr	r2, [r7, #8]
 800391a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3714      	adds	r7, #20
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop
 800393c:	40012c00 	.word	0x40012c00
 8003940:	40000400 	.word	0x40000400
 8003944:	40014000 	.word	0x40014000

08003948 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003950:	bf00      	nop
 8003952:	370c      	adds	r7, #12
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr

0800395c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003978:	bf00      	nop
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d101      	bne.n	8003996 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e040      	b.n	8003a18 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800399a:	2b00      	cmp	r3, #0
 800399c:	d106      	bne.n	80039ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f7fd fc30 	bl	800120c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2224      	movs	r2, #36	; 0x24
 80039b0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 0201 	bic.w	r2, r2, #1
 80039c0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 f8b6 	bl	8003b34 <UART_SetConfig>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d101      	bne.n	80039d2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e022      	b.n	8003a18 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d002      	beq.n	80039e0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f000 f9e0 	bl	8003da0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	685a      	ldr	r2, [r3, #4]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689a      	ldr	r2, [r3, #8]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0201 	orr.w	r2, r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f000 fa67 	bl	8003ee4 <UART_CheckIdleState>
 8003a16:	4603      	mov	r3, r0
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3708      	adds	r7, #8
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b08a      	sub	sp, #40	; 0x28
 8003a24:	af02      	add	r7, sp, #8
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	603b      	str	r3, [r7, #0]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a34:	2b20      	cmp	r3, #32
 8003a36:	d178      	bne.n	8003b2a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d002      	beq.n	8003a44 <HAL_UART_Transmit+0x24>
 8003a3e:	88fb      	ldrh	r3, [r7, #6]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d101      	bne.n	8003a48 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e071      	b.n	8003b2c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2221      	movs	r2, #33	; 0x21
 8003a54:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a56:	f7fd fca1 	bl	800139c <HAL_GetTick>
 8003a5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	88fa      	ldrh	r2, [r7, #6]
 8003a60:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	88fa      	ldrh	r2, [r7, #6]
 8003a68:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a74:	d108      	bne.n	8003a88 <HAL_UART_Transmit+0x68>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	691b      	ldr	r3, [r3, #16]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d104      	bne.n	8003a88 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	61bb      	str	r3, [r7, #24]
 8003a86:	e003      	b.n	8003a90 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a90:	e030      	b.n	8003af4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	9300      	str	r3, [sp, #0]
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	2180      	movs	r1, #128	; 0x80
 8003a9c:	68f8      	ldr	r0, [r7, #12]
 8003a9e:	f000 fac9 	bl	8004034 <UART_WaitOnFlagUntilTimeout>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d004      	beq.n	8003ab2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2220      	movs	r2, #32
 8003aac:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e03c      	b.n	8003b2c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d10b      	bne.n	8003ad0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	881a      	ldrh	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ac4:	b292      	uxth	r2, r2
 8003ac6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	3302      	adds	r3, #2
 8003acc:	61bb      	str	r3, [r7, #24]
 8003ace:	e008      	b.n	8003ae2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	781a      	ldrb	r2, [r3, #0]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	b292      	uxth	r2, r2
 8003ada:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	3b01      	subs	r3, #1
 8003aec:	b29a      	uxth	r2, r3
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d1c8      	bne.n	8003a92 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	9300      	str	r3, [sp, #0]
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	2200      	movs	r2, #0
 8003b08:	2140      	movs	r1, #64	; 0x40
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f000 fa92 	bl	8004034 <UART_WaitOnFlagUntilTimeout>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d004      	beq.n	8003b20 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2220      	movs	r2, #32
 8003b1a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e005      	b.n	8003b2c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2220      	movs	r2, #32
 8003b24:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003b26:	2300      	movs	r3, #0
 8003b28:	e000      	b.n	8003b2c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003b2a:	2302      	movs	r3, #2
  }
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3720      	adds	r7, #32
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b088      	sub	sp, #32
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	431a      	orrs	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	431a      	orrs	r2, r3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	69db      	ldr	r3, [r3, #28]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	4b8a      	ldr	r3, [pc, #552]	; (8003d88 <UART_SetConfig+0x254>)
 8003b60:	4013      	ands	r3, r2
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	6812      	ldr	r2, [r2, #0]
 8003b66:	6979      	ldr	r1, [r7, #20]
 8003b68:	430b      	orrs	r3, r1
 8003b6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	68da      	ldr	r2, [r3, #12]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a1b      	ldr	r3, [r3, #32]
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a78      	ldr	r2, [pc, #480]	; (8003d8c <UART_SetConfig+0x258>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d120      	bne.n	8003bf2 <UART_SetConfig+0xbe>
 8003bb0:	4b77      	ldr	r3, [pc, #476]	; (8003d90 <UART_SetConfig+0x25c>)
 8003bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb4:	f003 0303 	and.w	r3, r3, #3
 8003bb8:	2b03      	cmp	r3, #3
 8003bba:	d817      	bhi.n	8003bec <UART_SetConfig+0xb8>
 8003bbc:	a201      	add	r2, pc, #4	; (adr r2, 8003bc4 <UART_SetConfig+0x90>)
 8003bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc2:	bf00      	nop
 8003bc4:	08003bd5 	.word	0x08003bd5
 8003bc8:	08003be1 	.word	0x08003be1
 8003bcc:	08003be7 	.word	0x08003be7
 8003bd0:	08003bdb 	.word	0x08003bdb
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	77fb      	strb	r3, [r7, #31]
 8003bd8:	e01d      	b.n	8003c16 <UART_SetConfig+0xe2>
 8003bda:	2302      	movs	r3, #2
 8003bdc:	77fb      	strb	r3, [r7, #31]
 8003bde:	e01a      	b.n	8003c16 <UART_SetConfig+0xe2>
 8003be0:	2304      	movs	r3, #4
 8003be2:	77fb      	strb	r3, [r7, #31]
 8003be4:	e017      	b.n	8003c16 <UART_SetConfig+0xe2>
 8003be6:	2308      	movs	r3, #8
 8003be8:	77fb      	strb	r3, [r7, #31]
 8003bea:	e014      	b.n	8003c16 <UART_SetConfig+0xe2>
 8003bec:	2310      	movs	r3, #16
 8003bee:	77fb      	strb	r3, [r7, #31]
 8003bf0:	e011      	b.n	8003c16 <UART_SetConfig+0xe2>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a67      	ldr	r2, [pc, #412]	; (8003d94 <UART_SetConfig+0x260>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d102      	bne.n	8003c02 <UART_SetConfig+0xce>
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	77fb      	strb	r3, [r7, #31]
 8003c00:	e009      	b.n	8003c16 <UART_SetConfig+0xe2>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a64      	ldr	r2, [pc, #400]	; (8003d98 <UART_SetConfig+0x264>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d102      	bne.n	8003c12 <UART_SetConfig+0xde>
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	77fb      	strb	r3, [r7, #31]
 8003c10:	e001      	b.n	8003c16 <UART_SetConfig+0xe2>
 8003c12:	2310      	movs	r3, #16
 8003c14:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	69db      	ldr	r3, [r3, #28]
 8003c1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c1e:	d15a      	bne.n	8003cd6 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003c20:	7ffb      	ldrb	r3, [r7, #31]
 8003c22:	2b08      	cmp	r3, #8
 8003c24:	d827      	bhi.n	8003c76 <UART_SetConfig+0x142>
 8003c26:	a201      	add	r2, pc, #4	; (adr r2, 8003c2c <UART_SetConfig+0xf8>)
 8003c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2c:	08003c51 	.word	0x08003c51
 8003c30:	08003c59 	.word	0x08003c59
 8003c34:	08003c61 	.word	0x08003c61
 8003c38:	08003c77 	.word	0x08003c77
 8003c3c:	08003c67 	.word	0x08003c67
 8003c40:	08003c77 	.word	0x08003c77
 8003c44:	08003c77 	.word	0x08003c77
 8003c48:	08003c77 	.word	0x08003c77
 8003c4c:	08003c6f 	.word	0x08003c6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c50:	f7ff f87c 	bl	8002d4c <HAL_RCC_GetPCLK1Freq>
 8003c54:	61b8      	str	r0, [r7, #24]
        break;
 8003c56:	e013      	b.n	8003c80 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c58:	f7ff f89a 	bl	8002d90 <HAL_RCC_GetPCLK2Freq>
 8003c5c:	61b8      	str	r0, [r7, #24]
        break;
 8003c5e:	e00f      	b.n	8003c80 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c60:	4b4e      	ldr	r3, [pc, #312]	; (8003d9c <UART_SetConfig+0x268>)
 8003c62:	61bb      	str	r3, [r7, #24]
        break;
 8003c64:	e00c      	b.n	8003c80 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c66:	f7fe fffb 	bl	8002c60 <HAL_RCC_GetSysClockFreq>
 8003c6a:	61b8      	str	r0, [r7, #24]
        break;
 8003c6c:	e008      	b.n	8003c80 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c72:	61bb      	str	r3, [r7, #24]
        break;
 8003c74:	e004      	b.n	8003c80 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003c76:	2300      	movs	r3, #0
 8003c78:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	77bb      	strb	r3, [r7, #30]
        break;
 8003c7e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d074      	beq.n	8003d70 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	005a      	lsls	r2, r3, #1
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	085b      	lsrs	r3, r3, #1
 8003c90:	441a      	add	r2, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c9a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	2b0f      	cmp	r3, #15
 8003ca0:	d916      	bls.n	8003cd0 <UART_SetConfig+0x19c>
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ca8:	d212      	bcs.n	8003cd0 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	f023 030f 	bic.w	r3, r3, #15
 8003cb2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	085b      	lsrs	r3, r3, #1
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	f003 0307 	and.w	r3, r3, #7
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	89fb      	ldrh	r3, [r7, #14]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	89fa      	ldrh	r2, [r7, #14]
 8003ccc:	60da      	str	r2, [r3, #12]
 8003cce:	e04f      	b.n	8003d70 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	77bb      	strb	r3, [r7, #30]
 8003cd4:	e04c      	b.n	8003d70 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003cd6:	7ffb      	ldrb	r3, [r7, #31]
 8003cd8:	2b08      	cmp	r3, #8
 8003cda:	d828      	bhi.n	8003d2e <UART_SetConfig+0x1fa>
 8003cdc:	a201      	add	r2, pc, #4	; (adr r2, 8003ce4 <UART_SetConfig+0x1b0>)
 8003cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce2:	bf00      	nop
 8003ce4:	08003d09 	.word	0x08003d09
 8003ce8:	08003d11 	.word	0x08003d11
 8003cec:	08003d19 	.word	0x08003d19
 8003cf0:	08003d2f 	.word	0x08003d2f
 8003cf4:	08003d1f 	.word	0x08003d1f
 8003cf8:	08003d2f 	.word	0x08003d2f
 8003cfc:	08003d2f 	.word	0x08003d2f
 8003d00:	08003d2f 	.word	0x08003d2f
 8003d04:	08003d27 	.word	0x08003d27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d08:	f7ff f820 	bl	8002d4c <HAL_RCC_GetPCLK1Freq>
 8003d0c:	61b8      	str	r0, [r7, #24]
        break;
 8003d0e:	e013      	b.n	8003d38 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d10:	f7ff f83e 	bl	8002d90 <HAL_RCC_GetPCLK2Freq>
 8003d14:	61b8      	str	r0, [r7, #24]
        break;
 8003d16:	e00f      	b.n	8003d38 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d18:	4b20      	ldr	r3, [pc, #128]	; (8003d9c <UART_SetConfig+0x268>)
 8003d1a:	61bb      	str	r3, [r7, #24]
        break;
 8003d1c:	e00c      	b.n	8003d38 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d1e:	f7fe ff9f 	bl	8002c60 <HAL_RCC_GetSysClockFreq>
 8003d22:	61b8      	str	r0, [r7, #24]
        break;
 8003d24:	e008      	b.n	8003d38 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d2a:	61bb      	str	r3, [r7, #24]
        break;
 8003d2c:	e004      	b.n	8003d38 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	77bb      	strb	r3, [r7, #30]
        break;
 8003d36:	bf00      	nop
    }

    if (pclk != 0U)
 8003d38:	69bb      	ldr	r3, [r7, #24]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d018      	beq.n	8003d70 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	085a      	lsrs	r2, r3, #1
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	441a      	add	r2, r3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d50:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	2b0f      	cmp	r3, #15
 8003d56:	d909      	bls.n	8003d6c <UART_SetConfig+0x238>
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d5e:	d205      	bcs.n	8003d6c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	b29a      	uxth	r2, r3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	60da      	str	r2, [r3, #12]
 8003d6a:	e001      	b.n	8003d70 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003d7c:	7fbb      	ldrb	r3, [r7, #30]
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3720      	adds	r7, #32
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	efff69f3 	.word	0xefff69f3
 8003d8c:	40013800 	.word	0x40013800
 8003d90:	40021000 	.word	0x40021000
 8003d94:	40004400 	.word	0x40004400
 8003d98:	40004800 	.word	0x40004800
 8003d9c:	007a1200 	.word	0x007a1200

08003da0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00a      	beq.n	8003dca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00a      	beq.n	8003dec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	430a      	orrs	r2, r1
 8003dea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df0:	f003 0304 	and.w	r3, r3, #4
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00a      	beq.n	8003e0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e12:	f003 0308 	and.w	r3, r3, #8
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00a      	beq.n	8003e30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e34:	f003 0310 	and.w	r3, r3, #16
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d00a      	beq.n	8003e52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e56:	f003 0320 	and.w	r3, r3, #32
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00a      	beq.n	8003e74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	430a      	orrs	r2, r1
 8003e72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d01a      	beq.n	8003eb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	430a      	orrs	r2, r1
 8003e94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e9e:	d10a      	bne.n	8003eb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	430a      	orrs	r2, r1
 8003eb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d00a      	beq.n	8003ed8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	605a      	str	r2, [r3, #4]
  }
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b098      	sub	sp, #96	; 0x60
 8003ee8:	af02      	add	r7, sp, #8
 8003eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ef4:	f7fd fa52 	bl	800139c <HAL_GetTick>
 8003ef8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0308 	and.w	r3, r3, #8
 8003f04:	2b08      	cmp	r3, #8
 8003f06:	d12e      	bne.n	8003f66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f08:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f10:	2200      	movs	r2, #0
 8003f12:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 f88c 	bl	8004034 <UART_WaitOnFlagUntilTimeout>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d021      	beq.n	8003f66 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f2a:	e853 3f00 	ldrex	r3, [r3]
 8003f2e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003f30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f36:	653b      	str	r3, [r7, #80]	; 0x50
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f40:	647b      	str	r3, [r7, #68]	; 0x44
 8003f42:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f44:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003f46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f48:	e841 2300 	strex	r3, r2, [r1]
 8003f4c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003f4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1e6      	bne.n	8003f22 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2220      	movs	r2, #32
 8003f58:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e062      	b.n	800402c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0304 	and.w	r3, r3, #4
 8003f70:	2b04      	cmp	r3, #4
 8003f72:	d149      	bne.n	8004008 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f78:	9300      	str	r3, [sp, #0]
 8003f7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f000 f856 	bl	8004034 <UART_WaitOnFlagUntilTimeout>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d03c      	beq.n	8004008 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f96:	e853 3f00 	ldrex	r3, [r3]
 8003f9a:	623b      	str	r3, [r7, #32]
   return(result);
 8003f9c:	6a3b      	ldr	r3, [r7, #32]
 8003f9e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003fa2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	461a      	mov	r2, r3
 8003faa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fac:	633b      	str	r3, [r7, #48]	; 0x30
 8003fae:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003fb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fb4:	e841 2300 	strex	r3, r2, [r1]
 8003fb8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1e6      	bne.n	8003f8e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	3308      	adds	r3, #8
 8003fc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	e853 3f00 	ldrex	r3, [r3]
 8003fce:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f023 0301 	bic.w	r3, r3, #1
 8003fd6:	64bb      	str	r3, [r7, #72]	; 0x48
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	3308      	adds	r3, #8
 8003fde:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003fe0:	61fa      	str	r2, [r7, #28]
 8003fe2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe4:	69b9      	ldr	r1, [r7, #24]
 8003fe6:	69fa      	ldr	r2, [r7, #28]
 8003fe8:	e841 2300 	strex	r3, r2, [r1]
 8003fec:	617b      	str	r3, [r7, #20]
   return(result);
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1e5      	bne.n	8003fc0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2220      	movs	r2, #32
 8003ff8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e011      	b.n	800402c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2220      	movs	r2, #32
 800400c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2220      	movs	r2, #32
 8004012:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800402a:	2300      	movs	r3, #0
}
 800402c:	4618      	mov	r0, r3
 800402e:	3758      	adds	r7, #88	; 0x58
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	603b      	str	r3, [r7, #0]
 8004040:	4613      	mov	r3, r2
 8004042:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004044:	e049      	b.n	80040da <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800404c:	d045      	beq.n	80040da <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800404e:	f7fd f9a5 	bl	800139c <HAL_GetTick>
 8004052:	4602      	mov	r2, r0
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	429a      	cmp	r2, r3
 800405c:	d302      	bcc.n	8004064 <UART_WaitOnFlagUntilTimeout+0x30>
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d101      	bne.n	8004068 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	e048      	b.n	80040fa <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0304 	and.w	r3, r3, #4
 8004072:	2b00      	cmp	r3, #0
 8004074:	d031      	beq.n	80040da <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	69db      	ldr	r3, [r3, #28]
 800407c:	f003 0308 	and.w	r3, r3, #8
 8004080:	2b08      	cmp	r3, #8
 8004082:	d110      	bne.n	80040a6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2208      	movs	r2, #8
 800408a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f000 f838 	bl	8004102 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2208      	movs	r2, #8
 8004096:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2200      	movs	r2, #0
 800409e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e029      	b.n	80040fa <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	69db      	ldr	r3, [r3, #28]
 80040ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040b4:	d111      	bne.n	80040da <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040c0:	68f8      	ldr	r0, [r7, #12]
 80040c2:	f000 f81e 	bl	8004102 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2220      	movs	r2, #32
 80040ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e00f      	b.n	80040fa <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	69da      	ldr	r2, [r3, #28]
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	4013      	ands	r3, r2
 80040e4:	68ba      	ldr	r2, [r7, #8]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	bf0c      	ite	eq
 80040ea:	2301      	moveq	r3, #1
 80040ec:	2300      	movne	r3, #0
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	461a      	mov	r2, r3
 80040f2:	79fb      	ldrb	r3, [r7, #7]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d0a6      	beq.n	8004046 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040f8:	2300      	movs	r3, #0
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3710      	adds	r7, #16
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}

08004102 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004102:	b480      	push	{r7}
 8004104:	b095      	sub	sp, #84	; 0x54
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004112:	e853 3f00 	ldrex	r3, [r3]
 8004116:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800411a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800411e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	461a      	mov	r2, r3
 8004126:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004128:	643b      	str	r3, [r7, #64]	; 0x40
 800412a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800412c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800412e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004130:	e841 2300 	strex	r3, r2, [r1]
 8004134:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004138:	2b00      	cmp	r3, #0
 800413a:	d1e6      	bne.n	800410a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	3308      	adds	r3, #8
 8004142:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004144:	6a3b      	ldr	r3, [r7, #32]
 8004146:	e853 3f00 	ldrex	r3, [r3]
 800414a:	61fb      	str	r3, [r7, #28]
   return(result);
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	f023 0301 	bic.w	r3, r3, #1
 8004152:	64bb      	str	r3, [r7, #72]	; 0x48
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	3308      	adds	r3, #8
 800415a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800415c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800415e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004160:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004162:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004164:	e841 2300 	strex	r3, r2, [r1]
 8004168:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800416a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416c:	2b00      	cmp	r3, #0
 800416e:	d1e5      	bne.n	800413c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004174:	2b01      	cmp	r3, #1
 8004176:	d118      	bne.n	80041aa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	e853 3f00 	ldrex	r3, [r3]
 8004184:	60bb      	str	r3, [r7, #8]
   return(result);
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	f023 0310 	bic.w	r3, r3, #16
 800418c:	647b      	str	r3, [r7, #68]	; 0x44
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	461a      	mov	r2, r3
 8004194:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004196:	61bb      	str	r3, [r7, #24]
 8004198:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800419a:	6979      	ldr	r1, [r7, #20]
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	e841 2300 	strex	r3, r2, [r1]
 80041a2:	613b      	str	r3, [r7, #16]
   return(result);
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d1e6      	bne.n	8004178 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2220      	movs	r2, #32
 80041ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2200      	movs	r2, #0
 80041bc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80041be:	bf00      	nop
 80041c0:	3754      	adds	r7, #84	; 0x54
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr
	...

080041cc <__errno>:
 80041cc:	4b01      	ldr	r3, [pc, #4]	; (80041d4 <__errno+0x8>)
 80041ce:	6818      	ldr	r0, [r3, #0]
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	2000000c 	.word	0x2000000c

080041d8 <__libc_init_array>:
 80041d8:	b570      	push	{r4, r5, r6, lr}
 80041da:	4d0d      	ldr	r5, [pc, #52]	; (8004210 <__libc_init_array+0x38>)
 80041dc:	4c0d      	ldr	r4, [pc, #52]	; (8004214 <__libc_init_array+0x3c>)
 80041de:	1b64      	subs	r4, r4, r5
 80041e0:	10a4      	asrs	r4, r4, #2
 80041e2:	2600      	movs	r6, #0
 80041e4:	42a6      	cmp	r6, r4
 80041e6:	d109      	bne.n	80041fc <__libc_init_array+0x24>
 80041e8:	4d0b      	ldr	r5, [pc, #44]	; (8004218 <__libc_init_array+0x40>)
 80041ea:	4c0c      	ldr	r4, [pc, #48]	; (800421c <__libc_init_array+0x44>)
 80041ec:	f002 fe82 	bl	8006ef4 <_init>
 80041f0:	1b64      	subs	r4, r4, r5
 80041f2:	10a4      	asrs	r4, r4, #2
 80041f4:	2600      	movs	r6, #0
 80041f6:	42a6      	cmp	r6, r4
 80041f8:	d105      	bne.n	8004206 <__libc_init_array+0x2e>
 80041fa:	bd70      	pop	{r4, r5, r6, pc}
 80041fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004200:	4798      	blx	r3
 8004202:	3601      	adds	r6, #1
 8004204:	e7ee      	b.n	80041e4 <__libc_init_array+0xc>
 8004206:	f855 3b04 	ldr.w	r3, [r5], #4
 800420a:	4798      	blx	r3
 800420c:	3601      	adds	r6, #1
 800420e:	e7f2      	b.n	80041f6 <__libc_init_array+0x1e>
 8004210:	0800732c 	.word	0x0800732c
 8004214:	0800732c 	.word	0x0800732c
 8004218:	0800732c 	.word	0x0800732c
 800421c:	08007330 	.word	0x08007330

08004220 <memset>:
 8004220:	4402      	add	r2, r0
 8004222:	4603      	mov	r3, r0
 8004224:	4293      	cmp	r3, r2
 8004226:	d100      	bne.n	800422a <memset+0xa>
 8004228:	4770      	bx	lr
 800422a:	f803 1b01 	strb.w	r1, [r3], #1
 800422e:	e7f9      	b.n	8004224 <memset+0x4>

08004230 <__cvt>:
 8004230:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004234:	ec55 4b10 	vmov	r4, r5, d0
 8004238:	2d00      	cmp	r5, #0
 800423a:	460e      	mov	r6, r1
 800423c:	4619      	mov	r1, r3
 800423e:	462b      	mov	r3, r5
 8004240:	bfbb      	ittet	lt
 8004242:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004246:	461d      	movlt	r5, r3
 8004248:	2300      	movge	r3, #0
 800424a:	232d      	movlt	r3, #45	; 0x2d
 800424c:	700b      	strb	r3, [r1, #0]
 800424e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004250:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004254:	4691      	mov	r9, r2
 8004256:	f023 0820 	bic.w	r8, r3, #32
 800425a:	bfbc      	itt	lt
 800425c:	4622      	movlt	r2, r4
 800425e:	4614      	movlt	r4, r2
 8004260:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004264:	d005      	beq.n	8004272 <__cvt+0x42>
 8004266:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800426a:	d100      	bne.n	800426e <__cvt+0x3e>
 800426c:	3601      	adds	r6, #1
 800426e:	2102      	movs	r1, #2
 8004270:	e000      	b.n	8004274 <__cvt+0x44>
 8004272:	2103      	movs	r1, #3
 8004274:	ab03      	add	r3, sp, #12
 8004276:	9301      	str	r3, [sp, #4]
 8004278:	ab02      	add	r3, sp, #8
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	ec45 4b10 	vmov	d0, r4, r5
 8004280:	4653      	mov	r3, sl
 8004282:	4632      	mov	r2, r6
 8004284:	f000 fed0 	bl	8005028 <_dtoa_r>
 8004288:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800428c:	4607      	mov	r7, r0
 800428e:	d102      	bne.n	8004296 <__cvt+0x66>
 8004290:	f019 0f01 	tst.w	r9, #1
 8004294:	d022      	beq.n	80042dc <__cvt+0xac>
 8004296:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800429a:	eb07 0906 	add.w	r9, r7, r6
 800429e:	d110      	bne.n	80042c2 <__cvt+0x92>
 80042a0:	783b      	ldrb	r3, [r7, #0]
 80042a2:	2b30      	cmp	r3, #48	; 0x30
 80042a4:	d10a      	bne.n	80042bc <__cvt+0x8c>
 80042a6:	2200      	movs	r2, #0
 80042a8:	2300      	movs	r3, #0
 80042aa:	4620      	mov	r0, r4
 80042ac:	4629      	mov	r1, r5
 80042ae:	f7fc fc0b 	bl	8000ac8 <__aeabi_dcmpeq>
 80042b2:	b918      	cbnz	r0, 80042bc <__cvt+0x8c>
 80042b4:	f1c6 0601 	rsb	r6, r6, #1
 80042b8:	f8ca 6000 	str.w	r6, [sl]
 80042bc:	f8da 3000 	ldr.w	r3, [sl]
 80042c0:	4499      	add	r9, r3
 80042c2:	2200      	movs	r2, #0
 80042c4:	2300      	movs	r3, #0
 80042c6:	4620      	mov	r0, r4
 80042c8:	4629      	mov	r1, r5
 80042ca:	f7fc fbfd 	bl	8000ac8 <__aeabi_dcmpeq>
 80042ce:	b108      	cbz	r0, 80042d4 <__cvt+0xa4>
 80042d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80042d4:	2230      	movs	r2, #48	; 0x30
 80042d6:	9b03      	ldr	r3, [sp, #12]
 80042d8:	454b      	cmp	r3, r9
 80042da:	d307      	bcc.n	80042ec <__cvt+0xbc>
 80042dc:	9b03      	ldr	r3, [sp, #12]
 80042de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80042e0:	1bdb      	subs	r3, r3, r7
 80042e2:	4638      	mov	r0, r7
 80042e4:	6013      	str	r3, [r2, #0]
 80042e6:	b004      	add	sp, #16
 80042e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042ec:	1c59      	adds	r1, r3, #1
 80042ee:	9103      	str	r1, [sp, #12]
 80042f0:	701a      	strb	r2, [r3, #0]
 80042f2:	e7f0      	b.n	80042d6 <__cvt+0xa6>

080042f4 <__exponent>:
 80042f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042f6:	4603      	mov	r3, r0
 80042f8:	2900      	cmp	r1, #0
 80042fa:	bfb8      	it	lt
 80042fc:	4249      	neglt	r1, r1
 80042fe:	f803 2b02 	strb.w	r2, [r3], #2
 8004302:	bfb4      	ite	lt
 8004304:	222d      	movlt	r2, #45	; 0x2d
 8004306:	222b      	movge	r2, #43	; 0x2b
 8004308:	2909      	cmp	r1, #9
 800430a:	7042      	strb	r2, [r0, #1]
 800430c:	dd2a      	ble.n	8004364 <__exponent+0x70>
 800430e:	f10d 0407 	add.w	r4, sp, #7
 8004312:	46a4      	mov	ip, r4
 8004314:	270a      	movs	r7, #10
 8004316:	46a6      	mov	lr, r4
 8004318:	460a      	mov	r2, r1
 800431a:	fb91 f6f7 	sdiv	r6, r1, r7
 800431e:	fb07 1516 	mls	r5, r7, r6, r1
 8004322:	3530      	adds	r5, #48	; 0x30
 8004324:	2a63      	cmp	r2, #99	; 0x63
 8004326:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800432a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800432e:	4631      	mov	r1, r6
 8004330:	dcf1      	bgt.n	8004316 <__exponent+0x22>
 8004332:	3130      	adds	r1, #48	; 0x30
 8004334:	f1ae 0502 	sub.w	r5, lr, #2
 8004338:	f804 1c01 	strb.w	r1, [r4, #-1]
 800433c:	1c44      	adds	r4, r0, #1
 800433e:	4629      	mov	r1, r5
 8004340:	4561      	cmp	r1, ip
 8004342:	d30a      	bcc.n	800435a <__exponent+0x66>
 8004344:	f10d 0209 	add.w	r2, sp, #9
 8004348:	eba2 020e 	sub.w	r2, r2, lr
 800434c:	4565      	cmp	r5, ip
 800434e:	bf88      	it	hi
 8004350:	2200      	movhi	r2, #0
 8004352:	4413      	add	r3, r2
 8004354:	1a18      	subs	r0, r3, r0
 8004356:	b003      	add	sp, #12
 8004358:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800435a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800435e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004362:	e7ed      	b.n	8004340 <__exponent+0x4c>
 8004364:	2330      	movs	r3, #48	; 0x30
 8004366:	3130      	adds	r1, #48	; 0x30
 8004368:	7083      	strb	r3, [r0, #2]
 800436a:	70c1      	strb	r1, [r0, #3]
 800436c:	1d03      	adds	r3, r0, #4
 800436e:	e7f1      	b.n	8004354 <__exponent+0x60>

08004370 <_printf_float>:
 8004370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004374:	ed2d 8b02 	vpush	{d8}
 8004378:	b08d      	sub	sp, #52	; 0x34
 800437a:	460c      	mov	r4, r1
 800437c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004380:	4616      	mov	r6, r2
 8004382:	461f      	mov	r7, r3
 8004384:	4605      	mov	r5, r0
 8004386:	f001 fdf5 	bl	8005f74 <_localeconv_r>
 800438a:	f8d0 a000 	ldr.w	sl, [r0]
 800438e:	4650      	mov	r0, sl
 8004390:	f7fb ff1e 	bl	80001d0 <strlen>
 8004394:	2300      	movs	r3, #0
 8004396:	930a      	str	r3, [sp, #40]	; 0x28
 8004398:	6823      	ldr	r3, [r4, #0]
 800439a:	9305      	str	r3, [sp, #20]
 800439c:	f8d8 3000 	ldr.w	r3, [r8]
 80043a0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80043a4:	3307      	adds	r3, #7
 80043a6:	f023 0307 	bic.w	r3, r3, #7
 80043aa:	f103 0208 	add.w	r2, r3, #8
 80043ae:	f8c8 2000 	str.w	r2, [r8]
 80043b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80043ba:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80043be:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80043c2:	9307      	str	r3, [sp, #28]
 80043c4:	f8cd 8018 	str.w	r8, [sp, #24]
 80043c8:	ee08 0a10 	vmov	s16, r0
 80043cc:	4b9f      	ldr	r3, [pc, #636]	; (800464c <_printf_float+0x2dc>)
 80043ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043d2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80043d6:	f7fc fba9 	bl	8000b2c <__aeabi_dcmpun>
 80043da:	bb88      	cbnz	r0, 8004440 <_printf_float+0xd0>
 80043dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043e0:	4b9a      	ldr	r3, [pc, #616]	; (800464c <_printf_float+0x2dc>)
 80043e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80043e6:	f7fc fb83 	bl	8000af0 <__aeabi_dcmple>
 80043ea:	bb48      	cbnz	r0, 8004440 <_printf_float+0xd0>
 80043ec:	2200      	movs	r2, #0
 80043ee:	2300      	movs	r3, #0
 80043f0:	4640      	mov	r0, r8
 80043f2:	4649      	mov	r1, r9
 80043f4:	f7fc fb72 	bl	8000adc <__aeabi_dcmplt>
 80043f8:	b110      	cbz	r0, 8004400 <_printf_float+0x90>
 80043fa:	232d      	movs	r3, #45	; 0x2d
 80043fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004400:	4b93      	ldr	r3, [pc, #588]	; (8004650 <_printf_float+0x2e0>)
 8004402:	4894      	ldr	r0, [pc, #592]	; (8004654 <_printf_float+0x2e4>)
 8004404:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004408:	bf94      	ite	ls
 800440a:	4698      	movls	r8, r3
 800440c:	4680      	movhi	r8, r0
 800440e:	2303      	movs	r3, #3
 8004410:	6123      	str	r3, [r4, #16]
 8004412:	9b05      	ldr	r3, [sp, #20]
 8004414:	f023 0204 	bic.w	r2, r3, #4
 8004418:	6022      	str	r2, [r4, #0]
 800441a:	f04f 0900 	mov.w	r9, #0
 800441e:	9700      	str	r7, [sp, #0]
 8004420:	4633      	mov	r3, r6
 8004422:	aa0b      	add	r2, sp, #44	; 0x2c
 8004424:	4621      	mov	r1, r4
 8004426:	4628      	mov	r0, r5
 8004428:	f000 f9d8 	bl	80047dc <_printf_common>
 800442c:	3001      	adds	r0, #1
 800442e:	f040 8090 	bne.w	8004552 <_printf_float+0x1e2>
 8004432:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004436:	b00d      	add	sp, #52	; 0x34
 8004438:	ecbd 8b02 	vpop	{d8}
 800443c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004440:	4642      	mov	r2, r8
 8004442:	464b      	mov	r3, r9
 8004444:	4640      	mov	r0, r8
 8004446:	4649      	mov	r1, r9
 8004448:	f7fc fb70 	bl	8000b2c <__aeabi_dcmpun>
 800444c:	b140      	cbz	r0, 8004460 <_printf_float+0xf0>
 800444e:	464b      	mov	r3, r9
 8004450:	2b00      	cmp	r3, #0
 8004452:	bfbc      	itt	lt
 8004454:	232d      	movlt	r3, #45	; 0x2d
 8004456:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800445a:	487f      	ldr	r0, [pc, #508]	; (8004658 <_printf_float+0x2e8>)
 800445c:	4b7f      	ldr	r3, [pc, #508]	; (800465c <_printf_float+0x2ec>)
 800445e:	e7d1      	b.n	8004404 <_printf_float+0x94>
 8004460:	6863      	ldr	r3, [r4, #4]
 8004462:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004466:	9206      	str	r2, [sp, #24]
 8004468:	1c5a      	adds	r2, r3, #1
 800446a:	d13f      	bne.n	80044ec <_printf_float+0x17c>
 800446c:	2306      	movs	r3, #6
 800446e:	6063      	str	r3, [r4, #4]
 8004470:	9b05      	ldr	r3, [sp, #20]
 8004472:	6861      	ldr	r1, [r4, #4]
 8004474:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004478:	2300      	movs	r3, #0
 800447a:	9303      	str	r3, [sp, #12]
 800447c:	ab0a      	add	r3, sp, #40	; 0x28
 800447e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004482:	ab09      	add	r3, sp, #36	; 0x24
 8004484:	ec49 8b10 	vmov	d0, r8, r9
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	6022      	str	r2, [r4, #0]
 800448c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004490:	4628      	mov	r0, r5
 8004492:	f7ff fecd 	bl	8004230 <__cvt>
 8004496:	9b06      	ldr	r3, [sp, #24]
 8004498:	9909      	ldr	r1, [sp, #36]	; 0x24
 800449a:	2b47      	cmp	r3, #71	; 0x47
 800449c:	4680      	mov	r8, r0
 800449e:	d108      	bne.n	80044b2 <_printf_float+0x142>
 80044a0:	1cc8      	adds	r0, r1, #3
 80044a2:	db02      	blt.n	80044aa <_printf_float+0x13a>
 80044a4:	6863      	ldr	r3, [r4, #4]
 80044a6:	4299      	cmp	r1, r3
 80044a8:	dd41      	ble.n	800452e <_printf_float+0x1be>
 80044aa:	f1ab 0b02 	sub.w	fp, fp, #2
 80044ae:	fa5f fb8b 	uxtb.w	fp, fp
 80044b2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80044b6:	d820      	bhi.n	80044fa <_printf_float+0x18a>
 80044b8:	3901      	subs	r1, #1
 80044ba:	465a      	mov	r2, fp
 80044bc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80044c0:	9109      	str	r1, [sp, #36]	; 0x24
 80044c2:	f7ff ff17 	bl	80042f4 <__exponent>
 80044c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80044c8:	1813      	adds	r3, r2, r0
 80044ca:	2a01      	cmp	r2, #1
 80044cc:	4681      	mov	r9, r0
 80044ce:	6123      	str	r3, [r4, #16]
 80044d0:	dc02      	bgt.n	80044d8 <_printf_float+0x168>
 80044d2:	6822      	ldr	r2, [r4, #0]
 80044d4:	07d2      	lsls	r2, r2, #31
 80044d6:	d501      	bpl.n	80044dc <_printf_float+0x16c>
 80044d8:	3301      	adds	r3, #1
 80044da:	6123      	str	r3, [r4, #16]
 80044dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d09c      	beq.n	800441e <_printf_float+0xae>
 80044e4:	232d      	movs	r3, #45	; 0x2d
 80044e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044ea:	e798      	b.n	800441e <_printf_float+0xae>
 80044ec:	9a06      	ldr	r2, [sp, #24]
 80044ee:	2a47      	cmp	r2, #71	; 0x47
 80044f0:	d1be      	bne.n	8004470 <_printf_float+0x100>
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1bc      	bne.n	8004470 <_printf_float+0x100>
 80044f6:	2301      	movs	r3, #1
 80044f8:	e7b9      	b.n	800446e <_printf_float+0xfe>
 80044fa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80044fe:	d118      	bne.n	8004532 <_printf_float+0x1c2>
 8004500:	2900      	cmp	r1, #0
 8004502:	6863      	ldr	r3, [r4, #4]
 8004504:	dd0b      	ble.n	800451e <_printf_float+0x1ae>
 8004506:	6121      	str	r1, [r4, #16]
 8004508:	b913      	cbnz	r3, 8004510 <_printf_float+0x1a0>
 800450a:	6822      	ldr	r2, [r4, #0]
 800450c:	07d0      	lsls	r0, r2, #31
 800450e:	d502      	bpl.n	8004516 <_printf_float+0x1a6>
 8004510:	3301      	adds	r3, #1
 8004512:	440b      	add	r3, r1
 8004514:	6123      	str	r3, [r4, #16]
 8004516:	65a1      	str	r1, [r4, #88]	; 0x58
 8004518:	f04f 0900 	mov.w	r9, #0
 800451c:	e7de      	b.n	80044dc <_printf_float+0x16c>
 800451e:	b913      	cbnz	r3, 8004526 <_printf_float+0x1b6>
 8004520:	6822      	ldr	r2, [r4, #0]
 8004522:	07d2      	lsls	r2, r2, #31
 8004524:	d501      	bpl.n	800452a <_printf_float+0x1ba>
 8004526:	3302      	adds	r3, #2
 8004528:	e7f4      	b.n	8004514 <_printf_float+0x1a4>
 800452a:	2301      	movs	r3, #1
 800452c:	e7f2      	b.n	8004514 <_printf_float+0x1a4>
 800452e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004532:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004534:	4299      	cmp	r1, r3
 8004536:	db05      	blt.n	8004544 <_printf_float+0x1d4>
 8004538:	6823      	ldr	r3, [r4, #0]
 800453a:	6121      	str	r1, [r4, #16]
 800453c:	07d8      	lsls	r0, r3, #31
 800453e:	d5ea      	bpl.n	8004516 <_printf_float+0x1a6>
 8004540:	1c4b      	adds	r3, r1, #1
 8004542:	e7e7      	b.n	8004514 <_printf_float+0x1a4>
 8004544:	2900      	cmp	r1, #0
 8004546:	bfd4      	ite	le
 8004548:	f1c1 0202 	rsble	r2, r1, #2
 800454c:	2201      	movgt	r2, #1
 800454e:	4413      	add	r3, r2
 8004550:	e7e0      	b.n	8004514 <_printf_float+0x1a4>
 8004552:	6823      	ldr	r3, [r4, #0]
 8004554:	055a      	lsls	r2, r3, #21
 8004556:	d407      	bmi.n	8004568 <_printf_float+0x1f8>
 8004558:	6923      	ldr	r3, [r4, #16]
 800455a:	4642      	mov	r2, r8
 800455c:	4631      	mov	r1, r6
 800455e:	4628      	mov	r0, r5
 8004560:	47b8      	blx	r7
 8004562:	3001      	adds	r0, #1
 8004564:	d12c      	bne.n	80045c0 <_printf_float+0x250>
 8004566:	e764      	b.n	8004432 <_printf_float+0xc2>
 8004568:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800456c:	f240 80e0 	bls.w	8004730 <_printf_float+0x3c0>
 8004570:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004574:	2200      	movs	r2, #0
 8004576:	2300      	movs	r3, #0
 8004578:	f7fc faa6 	bl	8000ac8 <__aeabi_dcmpeq>
 800457c:	2800      	cmp	r0, #0
 800457e:	d034      	beq.n	80045ea <_printf_float+0x27a>
 8004580:	4a37      	ldr	r2, [pc, #220]	; (8004660 <_printf_float+0x2f0>)
 8004582:	2301      	movs	r3, #1
 8004584:	4631      	mov	r1, r6
 8004586:	4628      	mov	r0, r5
 8004588:	47b8      	blx	r7
 800458a:	3001      	adds	r0, #1
 800458c:	f43f af51 	beq.w	8004432 <_printf_float+0xc2>
 8004590:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004594:	429a      	cmp	r2, r3
 8004596:	db02      	blt.n	800459e <_printf_float+0x22e>
 8004598:	6823      	ldr	r3, [r4, #0]
 800459a:	07d8      	lsls	r0, r3, #31
 800459c:	d510      	bpl.n	80045c0 <_printf_float+0x250>
 800459e:	ee18 3a10 	vmov	r3, s16
 80045a2:	4652      	mov	r2, sl
 80045a4:	4631      	mov	r1, r6
 80045a6:	4628      	mov	r0, r5
 80045a8:	47b8      	blx	r7
 80045aa:	3001      	adds	r0, #1
 80045ac:	f43f af41 	beq.w	8004432 <_printf_float+0xc2>
 80045b0:	f04f 0800 	mov.w	r8, #0
 80045b4:	f104 091a 	add.w	r9, r4, #26
 80045b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045ba:	3b01      	subs	r3, #1
 80045bc:	4543      	cmp	r3, r8
 80045be:	dc09      	bgt.n	80045d4 <_printf_float+0x264>
 80045c0:	6823      	ldr	r3, [r4, #0]
 80045c2:	079b      	lsls	r3, r3, #30
 80045c4:	f100 8105 	bmi.w	80047d2 <_printf_float+0x462>
 80045c8:	68e0      	ldr	r0, [r4, #12]
 80045ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80045cc:	4298      	cmp	r0, r3
 80045ce:	bfb8      	it	lt
 80045d0:	4618      	movlt	r0, r3
 80045d2:	e730      	b.n	8004436 <_printf_float+0xc6>
 80045d4:	2301      	movs	r3, #1
 80045d6:	464a      	mov	r2, r9
 80045d8:	4631      	mov	r1, r6
 80045da:	4628      	mov	r0, r5
 80045dc:	47b8      	blx	r7
 80045de:	3001      	adds	r0, #1
 80045e0:	f43f af27 	beq.w	8004432 <_printf_float+0xc2>
 80045e4:	f108 0801 	add.w	r8, r8, #1
 80045e8:	e7e6      	b.n	80045b8 <_printf_float+0x248>
 80045ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	dc39      	bgt.n	8004664 <_printf_float+0x2f4>
 80045f0:	4a1b      	ldr	r2, [pc, #108]	; (8004660 <_printf_float+0x2f0>)
 80045f2:	2301      	movs	r3, #1
 80045f4:	4631      	mov	r1, r6
 80045f6:	4628      	mov	r0, r5
 80045f8:	47b8      	blx	r7
 80045fa:	3001      	adds	r0, #1
 80045fc:	f43f af19 	beq.w	8004432 <_printf_float+0xc2>
 8004600:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004604:	4313      	orrs	r3, r2
 8004606:	d102      	bne.n	800460e <_printf_float+0x29e>
 8004608:	6823      	ldr	r3, [r4, #0]
 800460a:	07d9      	lsls	r1, r3, #31
 800460c:	d5d8      	bpl.n	80045c0 <_printf_float+0x250>
 800460e:	ee18 3a10 	vmov	r3, s16
 8004612:	4652      	mov	r2, sl
 8004614:	4631      	mov	r1, r6
 8004616:	4628      	mov	r0, r5
 8004618:	47b8      	blx	r7
 800461a:	3001      	adds	r0, #1
 800461c:	f43f af09 	beq.w	8004432 <_printf_float+0xc2>
 8004620:	f04f 0900 	mov.w	r9, #0
 8004624:	f104 0a1a 	add.w	sl, r4, #26
 8004628:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800462a:	425b      	negs	r3, r3
 800462c:	454b      	cmp	r3, r9
 800462e:	dc01      	bgt.n	8004634 <_printf_float+0x2c4>
 8004630:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004632:	e792      	b.n	800455a <_printf_float+0x1ea>
 8004634:	2301      	movs	r3, #1
 8004636:	4652      	mov	r2, sl
 8004638:	4631      	mov	r1, r6
 800463a:	4628      	mov	r0, r5
 800463c:	47b8      	blx	r7
 800463e:	3001      	adds	r0, #1
 8004640:	f43f aef7 	beq.w	8004432 <_printf_float+0xc2>
 8004644:	f109 0901 	add.w	r9, r9, #1
 8004648:	e7ee      	b.n	8004628 <_printf_float+0x2b8>
 800464a:	bf00      	nop
 800464c:	7fefffff 	.word	0x7fefffff
 8004650:	08006f54 	.word	0x08006f54
 8004654:	08006f58 	.word	0x08006f58
 8004658:	08006f60 	.word	0x08006f60
 800465c:	08006f5c 	.word	0x08006f5c
 8004660:	08006f64 	.word	0x08006f64
 8004664:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004666:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004668:	429a      	cmp	r2, r3
 800466a:	bfa8      	it	ge
 800466c:	461a      	movge	r2, r3
 800466e:	2a00      	cmp	r2, #0
 8004670:	4691      	mov	r9, r2
 8004672:	dc37      	bgt.n	80046e4 <_printf_float+0x374>
 8004674:	f04f 0b00 	mov.w	fp, #0
 8004678:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800467c:	f104 021a 	add.w	r2, r4, #26
 8004680:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004682:	9305      	str	r3, [sp, #20]
 8004684:	eba3 0309 	sub.w	r3, r3, r9
 8004688:	455b      	cmp	r3, fp
 800468a:	dc33      	bgt.n	80046f4 <_printf_float+0x384>
 800468c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004690:	429a      	cmp	r2, r3
 8004692:	db3b      	blt.n	800470c <_printf_float+0x39c>
 8004694:	6823      	ldr	r3, [r4, #0]
 8004696:	07da      	lsls	r2, r3, #31
 8004698:	d438      	bmi.n	800470c <_printf_float+0x39c>
 800469a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800469c:	9a05      	ldr	r2, [sp, #20]
 800469e:	9909      	ldr	r1, [sp, #36]	; 0x24
 80046a0:	1a9a      	subs	r2, r3, r2
 80046a2:	eba3 0901 	sub.w	r9, r3, r1
 80046a6:	4591      	cmp	r9, r2
 80046a8:	bfa8      	it	ge
 80046aa:	4691      	movge	r9, r2
 80046ac:	f1b9 0f00 	cmp.w	r9, #0
 80046b0:	dc35      	bgt.n	800471e <_printf_float+0x3ae>
 80046b2:	f04f 0800 	mov.w	r8, #0
 80046b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046ba:	f104 0a1a 	add.w	sl, r4, #26
 80046be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80046c2:	1a9b      	subs	r3, r3, r2
 80046c4:	eba3 0309 	sub.w	r3, r3, r9
 80046c8:	4543      	cmp	r3, r8
 80046ca:	f77f af79 	ble.w	80045c0 <_printf_float+0x250>
 80046ce:	2301      	movs	r3, #1
 80046d0:	4652      	mov	r2, sl
 80046d2:	4631      	mov	r1, r6
 80046d4:	4628      	mov	r0, r5
 80046d6:	47b8      	blx	r7
 80046d8:	3001      	adds	r0, #1
 80046da:	f43f aeaa 	beq.w	8004432 <_printf_float+0xc2>
 80046de:	f108 0801 	add.w	r8, r8, #1
 80046e2:	e7ec      	b.n	80046be <_printf_float+0x34e>
 80046e4:	4613      	mov	r3, r2
 80046e6:	4631      	mov	r1, r6
 80046e8:	4642      	mov	r2, r8
 80046ea:	4628      	mov	r0, r5
 80046ec:	47b8      	blx	r7
 80046ee:	3001      	adds	r0, #1
 80046f0:	d1c0      	bne.n	8004674 <_printf_float+0x304>
 80046f2:	e69e      	b.n	8004432 <_printf_float+0xc2>
 80046f4:	2301      	movs	r3, #1
 80046f6:	4631      	mov	r1, r6
 80046f8:	4628      	mov	r0, r5
 80046fa:	9205      	str	r2, [sp, #20]
 80046fc:	47b8      	blx	r7
 80046fe:	3001      	adds	r0, #1
 8004700:	f43f ae97 	beq.w	8004432 <_printf_float+0xc2>
 8004704:	9a05      	ldr	r2, [sp, #20]
 8004706:	f10b 0b01 	add.w	fp, fp, #1
 800470a:	e7b9      	b.n	8004680 <_printf_float+0x310>
 800470c:	ee18 3a10 	vmov	r3, s16
 8004710:	4652      	mov	r2, sl
 8004712:	4631      	mov	r1, r6
 8004714:	4628      	mov	r0, r5
 8004716:	47b8      	blx	r7
 8004718:	3001      	adds	r0, #1
 800471a:	d1be      	bne.n	800469a <_printf_float+0x32a>
 800471c:	e689      	b.n	8004432 <_printf_float+0xc2>
 800471e:	9a05      	ldr	r2, [sp, #20]
 8004720:	464b      	mov	r3, r9
 8004722:	4442      	add	r2, r8
 8004724:	4631      	mov	r1, r6
 8004726:	4628      	mov	r0, r5
 8004728:	47b8      	blx	r7
 800472a:	3001      	adds	r0, #1
 800472c:	d1c1      	bne.n	80046b2 <_printf_float+0x342>
 800472e:	e680      	b.n	8004432 <_printf_float+0xc2>
 8004730:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004732:	2a01      	cmp	r2, #1
 8004734:	dc01      	bgt.n	800473a <_printf_float+0x3ca>
 8004736:	07db      	lsls	r3, r3, #31
 8004738:	d538      	bpl.n	80047ac <_printf_float+0x43c>
 800473a:	2301      	movs	r3, #1
 800473c:	4642      	mov	r2, r8
 800473e:	4631      	mov	r1, r6
 8004740:	4628      	mov	r0, r5
 8004742:	47b8      	blx	r7
 8004744:	3001      	adds	r0, #1
 8004746:	f43f ae74 	beq.w	8004432 <_printf_float+0xc2>
 800474a:	ee18 3a10 	vmov	r3, s16
 800474e:	4652      	mov	r2, sl
 8004750:	4631      	mov	r1, r6
 8004752:	4628      	mov	r0, r5
 8004754:	47b8      	blx	r7
 8004756:	3001      	adds	r0, #1
 8004758:	f43f ae6b 	beq.w	8004432 <_printf_float+0xc2>
 800475c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004760:	2200      	movs	r2, #0
 8004762:	2300      	movs	r3, #0
 8004764:	f7fc f9b0 	bl	8000ac8 <__aeabi_dcmpeq>
 8004768:	b9d8      	cbnz	r0, 80047a2 <_printf_float+0x432>
 800476a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800476c:	f108 0201 	add.w	r2, r8, #1
 8004770:	3b01      	subs	r3, #1
 8004772:	4631      	mov	r1, r6
 8004774:	4628      	mov	r0, r5
 8004776:	47b8      	blx	r7
 8004778:	3001      	adds	r0, #1
 800477a:	d10e      	bne.n	800479a <_printf_float+0x42a>
 800477c:	e659      	b.n	8004432 <_printf_float+0xc2>
 800477e:	2301      	movs	r3, #1
 8004780:	4652      	mov	r2, sl
 8004782:	4631      	mov	r1, r6
 8004784:	4628      	mov	r0, r5
 8004786:	47b8      	blx	r7
 8004788:	3001      	adds	r0, #1
 800478a:	f43f ae52 	beq.w	8004432 <_printf_float+0xc2>
 800478e:	f108 0801 	add.w	r8, r8, #1
 8004792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004794:	3b01      	subs	r3, #1
 8004796:	4543      	cmp	r3, r8
 8004798:	dcf1      	bgt.n	800477e <_printf_float+0x40e>
 800479a:	464b      	mov	r3, r9
 800479c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80047a0:	e6dc      	b.n	800455c <_printf_float+0x1ec>
 80047a2:	f04f 0800 	mov.w	r8, #0
 80047a6:	f104 0a1a 	add.w	sl, r4, #26
 80047aa:	e7f2      	b.n	8004792 <_printf_float+0x422>
 80047ac:	2301      	movs	r3, #1
 80047ae:	4642      	mov	r2, r8
 80047b0:	e7df      	b.n	8004772 <_printf_float+0x402>
 80047b2:	2301      	movs	r3, #1
 80047b4:	464a      	mov	r2, r9
 80047b6:	4631      	mov	r1, r6
 80047b8:	4628      	mov	r0, r5
 80047ba:	47b8      	blx	r7
 80047bc:	3001      	adds	r0, #1
 80047be:	f43f ae38 	beq.w	8004432 <_printf_float+0xc2>
 80047c2:	f108 0801 	add.w	r8, r8, #1
 80047c6:	68e3      	ldr	r3, [r4, #12]
 80047c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80047ca:	1a5b      	subs	r3, r3, r1
 80047cc:	4543      	cmp	r3, r8
 80047ce:	dcf0      	bgt.n	80047b2 <_printf_float+0x442>
 80047d0:	e6fa      	b.n	80045c8 <_printf_float+0x258>
 80047d2:	f04f 0800 	mov.w	r8, #0
 80047d6:	f104 0919 	add.w	r9, r4, #25
 80047da:	e7f4      	b.n	80047c6 <_printf_float+0x456>

080047dc <_printf_common>:
 80047dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047e0:	4616      	mov	r6, r2
 80047e2:	4699      	mov	r9, r3
 80047e4:	688a      	ldr	r2, [r1, #8]
 80047e6:	690b      	ldr	r3, [r1, #16]
 80047e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80047ec:	4293      	cmp	r3, r2
 80047ee:	bfb8      	it	lt
 80047f0:	4613      	movlt	r3, r2
 80047f2:	6033      	str	r3, [r6, #0]
 80047f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80047f8:	4607      	mov	r7, r0
 80047fa:	460c      	mov	r4, r1
 80047fc:	b10a      	cbz	r2, 8004802 <_printf_common+0x26>
 80047fe:	3301      	adds	r3, #1
 8004800:	6033      	str	r3, [r6, #0]
 8004802:	6823      	ldr	r3, [r4, #0]
 8004804:	0699      	lsls	r1, r3, #26
 8004806:	bf42      	ittt	mi
 8004808:	6833      	ldrmi	r3, [r6, #0]
 800480a:	3302      	addmi	r3, #2
 800480c:	6033      	strmi	r3, [r6, #0]
 800480e:	6825      	ldr	r5, [r4, #0]
 8004810:	f015 0506 	ands.w	r5, r5, #6
 8004814:	d106      	bne.n	8004824 <_printf_common+0x48>
 8004816:	f104 0a19 	add.w	sl, r4, #25
 800481a:	68e3      	ldr	r3, [r4, #12]
 800481c:	6832      	ldr	r2, [r6, #0]
 800481e:	1a9b      	subs	r3, r3, r2
 8004820:	42ab      	cmp	r3, r5
 8004822:	dc26      	bgt.n	8004872 <_printf_common+0x96>
 8004824:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004828:	1e13      	subs	r3, r2, #0
 800482a:	6822      	ldr	r2, [r4, #0]
 800482c:	bf18      	it	ne
 800482e:	2301      	movne	r3, #1
 8004830:	0692      	lsls	r2, r2, #26
 8004832:	d42b      	bmi.n	800488c <_printf_common+0xb0>
 8004834:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004838:	4649      	mov	r1, r9
 800483a:	4638      	mov	r0, r7
 800483c:	47c0      	blx	r8
 800483e:	3001      	adds	r0, #1
 8004840:	d01e      	beq.n	8004880 <_printf_common+0xa4>
 8004842:	6823      	ldr	r3, [r4, #0]
 8004844:	68e5      	ldr	r5, [r4, #12]
 8004846:	6832      	ldr	r2, [r6, #0]
 8004848:	f003 0306 	and.w	r3, r3, #6
 800484c:	2b04      	cmp	r3, #4
 800484e:	bf08      	it	eq
 8004850:	1aad      	subeq	r5, r5, r2
 8004852:	68a3      	ldr	r3, [r4, #8]
 8004854:	6922      	ldr	r2, [r4, #16]
 8004856:	bf0c      	ite	eq
 8004858:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800485c:	2500      	movne	r5, #0
 800485e:	4293      	cmp	r3, r2
 8004860:	bfc4      	itt	gt
 8004862:	1a9b      	subgt	r3, r3, r2
 8004864:	18ed      	addgt	r5, r5, r3
 8004866:	2600      	movs	r6, #0
 8004868:	341a      	adds	r4, #26
 800486a:	42b5      	cmp	r5, r6
 800486c:	d11a      	bne.n	80048a4 <_printf_common+0xc8>
 800486e:	2000      	movs	r0, #0
 8004870:	e008      	b.n	8004884 <_printf_common+0xa8>
 8004872:	2301      	movs	r3, #1
 8004874:	4652      	mov	r2, sl
 8004876:	4649      	mov	r1, r9
 8004878:	4638      	mov	r0, r7
 800487a:	47c0      	blx	r8
 800487c:	3001      	adds	r0, #1
 800487e:	d103      	bne.n	8004888 <_printf_common+0xac>
 8004880:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004888:	3501      	adds	r5, #1
 800488a:	e7c6      	b.n	800481a <_printf_common+0x3e>
 800488c:	18e1      	adds	r1, r4, r3
 800488e:	1c5a      	adds	r2, r3, #1
 8004890:	2030      	movs	r0, #48	; 0x30
 8004892:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004896:	4422      	add	r2, r4
 8004898:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800489c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80048a0:	3302      	adds	r3, #2
 80048a2:	e7c7      	b.n	8004834 <_printf_common+0x58>
 80048a4:	2301      	movs	r3, #1
 80048a6:	4622      	mov	r2, r4
 80048a8:	4649      	mov	r1, r9
 80048aa:	4638      	mov	r0, r7
 80048ac:	47c0      	blx	r8
 80048ae:	3001      	adds	r0, #1
 80048b0:	d0e6      	beq.n	8004880 <_printf_common+0xa4>
 80048b2:	3601      	adds	r6, #1
 80048b4:	e7d9      	b.n	800486a <_printf_common+0x8e>
	...

080048b8 <_printf_i>:
 80048b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048bc:	7e0f      	ldrb	r7, [r1, #24]
 80048be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80048c0:	2f78      	cmp	r7, #120	; 0x78
 80048c2:	4691      	mov	r9, r2
 80048c4:	4680      	mov	r8, r0
 80048c6:	460c      	mov	r4, r1
 80048c8:	469a      	mov	sl, r3
 80048ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80048ce:	d807      	bhi.n	80048e0 <_printf_i+0x28>
 80048d0:	2f62      	cmp	r7, #98	; 0x62
 80048d2:	d80a      	bhi.n	80048ea <_printf_i+0x32>
 80048d4:	2f00      	cmp	r7, #0
 80048d6:	f000 80d8 	beq.w	8004a8a <_printf_i+0x1d2>
 80048da:	2f58      	cmp	r7, #88	; 0x58
 80048dc:	f000 80a3 	beq.w	8004a26 <_printf_i+0x16e>
 80048e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80048e8:	e03a      	b.n	8004960 <_printf_i+0xa8>
 80048ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80048ee:	2b15      	cmp	r3, #21
 80048f0:	d8f6      	bhi.n	80048e0 <_printf_i+0x28>
 80048f2:	a101      	add	r1, pc, #4	; (adr r1, 80048f8 <_printf_i+0x40>)
 80048f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048f8:	08004951 	.word	0x08004951
 80048fc:	08004965 	.word	0x08004965
 8004900:	080048e1 	.word	0x080048e1
 8004904:	080048e1 	.word	0x080048e1
 8004908:	080048e1 	.word	0x080048e1
 800490c:	080048e1 	.word	0x080048e1
 8004910:	08004965 	.word	0x08004965
 8004914:	080048e1 	.word	0x080048e1
 8004918:	080048e1 	.word	0x080048e1
 800491c:	080048e1 	.word	0x080048e1
 8004920:	080048e1 	.word	0x080048e1
 8004924:	08004a71 	.word	0x08004a71
 8004928:	08004995 	.word	0x08004995
 800492c:	08004a53 	.word	0x08004a53
 8004930:	080048e1 	.word	0x080048e1
 8004934:	080048e1 	.word	0x080048e1
 8004938:	08004a93 	.word	0x08004a93
 800493c:	080048e1 	.word	0x080048e1
 8004940:	08004995 	.word	0x08004995
 8004944:	080048e1 	.word	0x080048e1
 8004948:	080048e1 	.word	0x080048e1
 800494c:	08004a5b 	.word	0x08004a5b
 8004950:	682b      	ldr	r3, [r5, #0]
 8004952:	1d1a      	adds	r2, r3, #4
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	602a      	str	r2, [r5, #0]
 8004958:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800495c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004960:	2301      	movs	r3, #1
 8004962:	e0a3      	b.n	8004aac <_printf_i+0x1f4>
 8004964:	6820      	ldr	r0, [r4, #0]
 8004966:	6829      	ldr	r1, [r5, #0]
 8004968:	0606      	lsls	r6, r0, #24
 800496a:	f101 0304 	add.w	r3, r1, #4
 800496e:	d50a      	bpl.n	8004986 <_printf_i+0xce>
 8004970:	680e      	ldr	r6, [r1, #0]
 8004972:	602b      	str	r3, [r5, #0]
 8004974:	2e00      	cmp	r6, #0
 8004976:	da03      	bge.n	8004980 <_printf_i+0xc8>
 8004978:	232d      	movs	r3, #45	; 0x2d
 800497a:	4276      	negs	r6, r6
 800497c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004980:	485e      	ldr	r0, [pc, #376]	; (8004afc <_printf_i+0x244>)
 8004982:	230a      	movs	r3, #10
 8004984:	e019      	b.n	80049ba <_printf_i+0x102>
 8004986:	680e      	ldr	r6, [r1, #0]
 8004988:	602b      	str	r3, [r5, #0]
 800498a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800498e:	bf18      	it	ne
 8004990:	b236      	sxthne	r6, r6
 8004992:	e7ef      	b.n	8004974 <_printf_i+0xbc>
 8004994:	682b      	ldr	r3, [r5, #0]
 8004996:	6820      	ldr	r0, [r4, #0]
 8004998:	1d19      	adds	r1, r3, #4
 800499a:	6029      	str	r1, [r5, #0]
 800499c:	0601      	lsls	r1, r0, #24
 800499e:	d501      	bpl.n	80049a4 <_printf_i+0xec>
 80049a0:	681e      	ldr	r6, [r3, #0]
 80049a2:	e002      	b.n	80049aa <_printf_i+0xf2>
 80049a4:	0646      	lsls	r6, r0, #25
 80049a6:	d5fb      	bpl.n	80049a0 <_printf_i+0xe8>
 80049a8:	881e      	ldrh	r6, [r3, #0]
 80049aa:	4854      	ldr	r0, [pc, #336]	; (8004afc <_printf_i+0x244>)
 80049ac:	2f6f      	cmp	r7, #111	; 0x6f
 80049ae:	bf0c      	ite	eq
 80049b0:	2308      	moveq	r3, #8
 80049b2:	230a      	movne	r3, #10
 80049b4:	2100      	movs	r1, #0
 80049b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80049ba:	6865      	ldr	r5, [r4, #4]
 80049bc:	60a5      	str	r5, [r4, #8]
 80049be:	2d00      	cmp	r5, #0
 80049c0:	bfa2      	ittt	ge
 80049c2:	6821      	ldrge	r1, [r4, #0]
 80049c4:	f021 0104 	bicge.w	r1, r1, #4
 80049c8:	6021      	strge	r1, [r4, #0]
 80049ca:	b90e      	cbnz	r6, 80049d0 <_printf_i+0x118>
 80049cc:	2d00      	cmp	r5, #0
 80049ce:	d04d      	beq.n	8004a6c <_printf_i+0x1b4>
 80049d0:	4615      	mov	r5, r2
 80049d2:	fbb6 f1f3 	udiv	r1, r6, r3
 80049d6:	fb03 6711 	mls	r7, r3, r1, r6
 80049da:	5dc7      	ldrb	r7, [r0, r7]
 80049dc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80049e0:	4637      	mov	r7, r6
 80049e2:	42bb      	cmp	r3, r7
 80049e4:	460e      	mov	r6, r1
 80049e6:	d9f4      	bls.n	80049d2 <_printf_i+0x11a>
 80049e8:	2b08      	cmp	r3, #8
 80049ea:	d10b      	bne.n	8004a04 <_printf_i+0x14c>
 80049ec:	6823      	ldr	r3, [r4, #0]
 80049ee:	07de      	lsls	r6, r3, #31
 80049f0:	d508      	bpl.n	8004a04 <_printf_i+0x14c>
 80049f2:	6923      	ldr	r3, [r4, #16]
 80049f4:	6861      	ldr	r1, [r4, #4]
 80049f6:	4299      	cmp	r1, r3
 80049f8:	bfde      	ittt	le
 80049fa:	2330      	movle	r3, #48	; 0x30
 80049fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a00:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004a04:	1b52      	subs	r2, r2, r5
 8004a06:	6122      	str	r2, [r4, #16]
 8004a08:	f8cd a000 	str.w	sl, [sp]
 8004a0c:	464b      	mov	r3, r9
 8004a0e:	aa03      	add	r2, sp, #12
 8004a10:	4621      	mov	r1, r4
 8004a12:	4640      	mov	r0, r8
 8004a14:	f7ff fee2 	bl	80047dc <_printf_common>
 8004a18:	3001      	adds	r0, #1
 8004a1a:	d14c      	bne.n	8004ab6 <_printf_i+0x1fe>
 8004a1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a20:	b004      	add	sp, #16
 8004a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a26:	4835      	ldr	r0, [pc, #212]	; (8004afc <_printf_i+0x244>)
 8004a28:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004a2c:	6829      	ldr	r1, [r5, #0]
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	f851 6b04 	ldr.w	r6, [r1], #4
 8004a34:	6029      	str	r1, [r5, #0]
 8004a36:	061d      	lsls	r5, r3, #24
 8004a38:	d514      	bpl.n	8004a64 <_printf_i+0x1ac>
 8004a3a:	07df      	lsls	r7, r3, #31
 8004a3c:	bf44      	itt	mi
 8004a3e:	f043 0320 	orrmi.w	r3, r3, #32
 8004a42:	6023      	strmi	r3, [r4, #0]
 8004a44:	b91e      	cbnz	r6, 8004a4e <_printf_i+0x196>
 8004a46:	6823      	ldr	r3, [r4, #0]
 8004a48:	f023 0320 	bic.w	r3, r3, #32
 8004a4c:	6023      	str	r3, [r4, #0]
 8004a4e:	2310      	movs	r3, #16
 8004a50:	e7b0      	b.n	80049b4 <_printf_i+0xfc>
 8004a52:	6823      	ldr	r3, [r4, #0]
 8004a54:	f043 0320 	orr.w	r3, r3, #32
 8004a58:	6023      	str	r3, [r4, #0]
 8004a5a:	2378      	movs	r3, #120	; 0x78
 8004a5c:	4828      	ldr	r0, [pc, #160]	; (8004b00 <_printf_i+0x248>)
 8004a5e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a62:	e7e3      	b.n	8004a2c <_printf_i+0x174>
 8004a64:	0659      	lsls	r1, r3, #25
 8004a66:	bf48      	it	mi
 8004a68:	b2b6      	uxthmi	r6, r6
 8004a6a:	e7e6      	b.n	8004a3a <_printf_i+0x182>
 8004a6c:	4615      	mov	r5, r2
 8004a6e:	e7bb      	b.n	80049e8 <_printf_i+0x130>
 8004a70:	682b      	ldr	r3, [r5, #0]
 8004a72:	6826      	ldr	r6, [r4, #0]
 8004a74:	6961      	ldr	r1, [r4, #20]
 8004a76:	1d18      	adds	r0, r3, #4
 8004a78:	6028      	str	r0, [r5, #0]
 8004a7a:	0635      	lsls	r5, r6, #24
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	d501      	bpl.n	8004a84 <_printf_i+0x1cc>
 8004a80:	6019      	str	r1, [r3, #0]
 8004a82:	e002      	b.n	8004a8a <_printf_i+0x1d2>
 8004a84:	0670      	lsls	r0, r6, #25
 8004a86:	d5fb      	bpl.n	8004a80 <_printf_i+0x1c8>
 8004a88:	8019      	strh	r1, [r3, #0]
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	6123      	str	r3, [r4, #16]
 8004a8e:	4615      	mov	r5, r2
 8004a90:	e7ba      	b.n	8004a08 <_printf_i+0x150>
 8004a92:	682b      	ldr	r3, [r5, #0]
 8004a94:	1d1a      	adds	r2, r3, #4
 8004a96:	602a      	str	r2, [r5, #0]
 8004a98:	681d      	ldr	r5, [r3, #0]
 8004a9a:	6862      	ldr	r2, [r4, #4]
 8004a9c:	2100      	movs	r1, #0
 8004a9e:	4628      	mov	r0, r5
 8004aa0:	f7fb fb9e 	bl	80001e0 <memchr>
 8004aa4:	b108      	cbz	r0, 8004aaa <_printf_i+0x1f2>
 8004aa6:	1b40      	subs	r0, r0, r5
 8004aa8:	6060      	str	r0, [r4, #4]
 8004aaa:	6863      	ldr	r3, [r4, #4]
 8004aac:	6123      	str	r3, [r4, #16]
 8004aae:	2300      	movs	r3, #0
 8004ab0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ab4:	e7a8      	b.n	8004a08 <_printf_i+0x150>
 8004ab6:	6923      	ldr	r3, [r4, #16]
 8004ab8:	462a      	mov	r2, r5
 8004aba:	4649      	mov	r1, r9
 8004abc:	4640      	mov	r0, r8
 8004abe:	47d0      	blx	sl
 8004ac0:	3001      	adds	r0, #1
 8004ac2:	d0ab      	beq.n	8004a1c <_printf_i+0x164>
 8004ac4:	6823      	ldr	r3, [r4, #0]
 8004ac6:	079b      	lsls	r3, r3, #30
 8004ac8:	d413      	bmi.n	8004af2 <_printf_i+0x23a>
 8004aca:	68e0      	ldr	r0, [r4, #12]
 8004acc:	9b03      	ldr	r3, [sp, #12]
 8004ace:	4298      	cmp	r0, r3
 8004ad0:	bfb8      	it	lt
 8004ad2:	4618      	movlt	r0, r3
 8004ad4:	e7a4      	b.n	8004a20 <_printf_i+0x168>
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	4632      	mov	r2, r6
 8004ada:	4649      	mov	r1, r9
 8004adc:	4640      	mov	r0, r8
 8004ade:	47d0      	blx	sl
 8004ae0:	3001      	adds	r0, #1
 8004ae2:	d09b      	beq.n	8004a1c <_printf_i+0x164>
 8004ae4:	3501      	adds	r5, #1
 8004ae6:	68e3      	ldr	r3, [r4, #12]
 8004ae8:	9903      	ldr	r1, [sp, #12]
 8004aea:	1a5b      	subs	r3, r3, r1
 8004aec:	42ab      	cmp	r3, r5
 8004aee:	dcf2      	bgt.n	8004ad6 <_printf_i+0x21e>
 8004af0:	e7eb      	b.n	8004aca <_printf_i+0x212>
 8004af2:	2500      	movs	r5, #0
 8004af4:	f104 0619 	add.w	r6, r4, #25
 8004af8:	e7f5      	b.n	8004ae6 <_printf_i+0x22e>
 8004afa:	bf00      	nop
 8004afc:	08006f66 	.word	0x08006f66
 8004b00:	08006f77 	.word	0x08006f77

08004b04 <_puts_r>:
 8004b04:	b570      	push	{r4, r5, r6, lr}
 8004b06:	460e      	mov	r6, r1
 8004b08:	4605      	mov	r5, r0
 8004b0a:	b118      	cbz	r0, 8004b14 <_puts_r+0x10>
 8004b0c:	6983      	ldr	r3, [r0, #24]
 8004b0e:	b90b      	cbnz	r3, 8004b14 <_puts_r+0x10>
 8004b10:	f001 f992 	bl	8005e38 <__sinit>
 8004b14:	69ab      	ldr	r3, [r5, #24]
 8004b16:	68ac      	ldr	r4, [r5, #8]
 8004b18:	b913      	cbnz	r3, 8004b20 <_puts_r+0x1c>
 8004b1a:	4628      	mov	r0, r5
 8004b1c:	f001 f98c 	bl	8005e38 <__sinit>
 8004b20:	4b2c      	ldr	r3, [pc, #176]	; (8004bd4 <_puts_r+0xd0>)
 8004b22:	429c      	cmp	r4, r3
 8004b24:	d120      	bne.n	8004b68 <_puts_r+0x64>
 8004b26:	686c      	ldr	r4, [r5, #4]
 8004b28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004b2a:	07db      	lsls	r3, r3, #31
 8004b2c:	d405      	bmi.n	8004b3a <_puts_r+0x36>
 8004b2e:	89a3      	ldrh	r3, [r4, #12]
 8004b30:	0598      	lsls	r0, r3, #22
 8004b32:	d402      	bmi.n	8004b3a <_puts_r+0x36>
 8004b34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b36:	f001 fa22 	bl	8005f7e <__retarget_lock_acquire_recursive>
 8004b3a:	89a3      	ldrh	r3, [r4, #12]
 8004b3c:	0719      	lsls	r1, r3, #28
 8004b3e:	d51d      	bpl.n	8004b7c <_puts_r+0x78>
 8004b40:	6923      	ldr	r3, [r4, #16]
 8004b42:	b1db      	cbz	r3, 8004b7c <_puts_r+0x78>
 8004b44:	3e01      	subs	r6, #1
 8004b46:	68a3      	ldr	r3, [r4, #8]
 8004b48:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	60a3      	str	r3, [r4, #8]
 8004b50:	bb39      	cbnz	r1, 8004ba2 <_puts_r+0x9e>
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	da38      	bge.n	8004bc8 <_puts_r+0xc4>
 8004b56:	4622      	mov	r2, r4
 8004b58:	210a      	movs	r1, #10
 8004b5a:	4628      	mov	r0, r5
 8004b5c:	f000 f916 	bl	8004d8c <__swbuf_r>
 8004b60:	3001      	adds	r0, #1
 8004b62:	d011      	beq.n	8004b88 <_puts_r+0x84>
 8004b64:	250a      	movs	r5, #10
 8004b66:	e011      	b.n	8004b8c <_puts_r+0x88>
 8004b68:	4b1b      	ldr	r3, [pc, #108]	; (8004bd8 <_puts_r+0xd4>)
 8004b6a:	429c      	cmp	r4, r3
 8004b6c:	d101      	bne.n	8004b72 <_puts_r+0x6e>
 8004b6e:	68ac      	ldr	r4, [r5, #8]
 8004b70:	e7da      	b.n	8004b28 <_puts_r+0x24>
 8004b72:	4b1a      	ldr	r3, [pc, #104]	; (8004bdc <_puts_r+0xd8>)
 8004b74:	429c      	cmp	r4, r3
 8004b76:	bf08      	it	eq
 8004b78:	68ec      	ldreq	r4, [r5, #12]
 8004b7a:	e7d5      	b.n	8004b28 <_puts_r+0x24>
 8004b7c:	4621      	mov	r1, r4
 8004b7e:	4628      	mov	r0, r5
 8004b80:	f000 f956 	bl	8004e30 <__swsetup_r>
 8004b84:	2800      	cmp	r0, #0
 8004b86:	d0dd      	beq.n	8004b44 <_puts_r+0x40>
 8004b88:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004b8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004b8e:	07da      	lsls	r2, r3, #31
 8004b90:	d405      	bmi.n	8004b9e <_puts_r+0x9a>
 8004b92:	89a3      	ldrh	r3, [r4, #12]
 8004b94:	059b      	lsls	r3, r3, #22
 8004b96:	d402      	bmi.n	8004b9e <_puts_r+0x9a>
 8004b98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b9a:	f001 f9f1 	bl	8005f80 <__retarget_lock_release_recursive>
 8004b9e:	4628      	mov	r0, r5
 8004ba0:	bd70      	pop	{r4, r5, r6, pc}
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	da04      	bge.n	8004bb0 <_puts_r+0xac>
 8004ba6:	69a2      	ldr	r2, [r4, #24]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	dc06      	bgt.n	8004bba <_puts_r+0xb6>
 8004bac:	290a      	cmp	r1, #10
 8004bae:	d004      	beq.n	8004bba <_puts_r+0xb6>
 8004bb0:	6823      	ldr	r3, [r4, #0]
 8004bb2:	1c5a      	adds	r2, r3, #1
 8004bb4:	6022      	str	r2, [r4, #0]
 8004bb6:	7019      	strb	r1, [r3, #0]
 8004bb8:	e7c5      	b.n	8004b46 <_puts_r+0x42>
 8004bba:	4622      	mov	r2, r4
 8004bbc:	4628      	mov	r0, r5
 8004bbe:	f000 f8e5 	bl	8004d8c <__swbuf_r>
 8004bc2:	3001      	adds	r0, #1
 8004bc4:	d1bf      	bne.n	8004b46 <_puts_r+0x42>
 8004bc6:	e7df      	b.n	8004b88 <_puts_r+0x84>
 8004bc8:	6823      	ldr	r3, [r4, #0]
 8004bca:	250a      	movs	r5, #10
 8004bcc:	1c5a      	adds	r2, r3, #1
 8004bce:	6022      	str	r2, [r4, #0]
 8004bd0:	701d      	strb	r5, [r3, #0]
 8004bd2:	e7db      	b.n	8004b8c <_puts_r+0x88>
 8004bd4:	08007038 	.word	0x08007038
 8004bd8:	08007058 	.word	0x08007058
 8004bdc:	08007018 	.word	0x08007018

08004be0 <puts>:
 8004be0:	4b02      	ldr	r3, [pc, #8]	; (8004bec <puts+0xc>)
 8004be2:	4601      	mov	r1, r0
 8004be4:	6818      	ldr	r0, [r3, #0]
 8004be6:	f7ff bf8d 	b.w	8004b04 <_puts_r>
 8004bea:	bf00      	nop
 8004bec:	2000000c 	.word	0x2000000c

08004bf0 <setbuf>:
 8004bf0:	2900      	cmp	r1, #0
 8004bf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004bf6:	bf0c      	ite	eq
 8004bf8:	2202      	moveq	r2, #2
 8004bfa:	2200      	movne	r2, #0
 8004bfc:	f000 b800 	b.w	8004c00 <setvbuf>

08004c00 <setvbuf>:
 8004c00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004c04:	461d      	mov	r5, r3
 8004c06:	4b5d      	ldr	r3, [pc, #372]	; (8004d7c <setvbuf+0x17c>)
 8004c08:	681f      	ldr	r7, [r3, #0]
 8004c0a:	4604      	mov	r4, r0
 8004c0c:	460e      	mov	r6, r1
 8004c0e:	4690      	mov	r8, r2
 8004c10:	b127      	cbz	r7, 8004c1c <setvbuf+0x1c>
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	b913      	cbnz	r3, 8004c1c <setvbuf+0x1c>
 8004c16:	4638      	mov	r0, r7
 8004c18:	f001 f90e 	bl	8005e38 <__sinit>
 8004c1c:	4b58      	ldr	r3, [pc, #352]	; (8004d80 <setvbuf+0x180>)
 8004c1e:	429c      	cmp	r4, r3
 8004c20:	d167      	bne.n	8004cf2 <setvbuf+0xf2>
 8004c22:	687c      	ldr	r4, [r7, #4]
 8004c24:	f1b8 0f02 	cmp.w	r8, #2
 8004c28:	d006      	beq.n	8004c38 <setvbuf+0x38>
 8004c2a:	f1b8 0f01 	cmp.w	r8, #1
 8004c2e:	f200 809f 	bhi.w	8004d70 <setvbuf+0x170>
 8004c32:	2d00      	cmp	r5, #0
 8004c34:	f2c0 809c 	blt.w	8004d70 <setvbuf+0x170>
 8004c38:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c3a:	07db      	lsls	r3, r3, #31
 8004c3c:	d405      	bmi.n	8004c4a <setvbuf+0x4a>
 8004c3e:	89a3      	ldrh	r3, [r4, #12]
 8004c40:	0598      	lsls	r0, r3, #22
 8004c42:	d402      	bmi.n	8004c4a <setvbuf+0x4a>
 8004c44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c46:	f001 f99a 	bl	8005f7e <__retarget_lock_acquire_recursive>
 8004c4a:	4621      	mov	r1, r4
 8004c4c:	4638      	mov	r0, r7
 8004c4e:	f001 f85f 	bl	8005d10 <_fflush_r>
 8004c52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c54:	b141      	cbz	r1, 8004c68 <setvbuf+0x68>
 8004c56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c5a:	4299      	cmp	r1, r3
 8004c5c:	d002      	beq.n	8004c64 <setvbuf+0x64>
 8004c5e:	4638      	mov	r0, r7
 8004c60:	f001 fda4 	bl	80067ac <_free_r>
 8004c64:	2300      	movs	r3, #0
 8004c66:	6363      	str	r3, [r4, #52]	; 0x34
 8004c68:	2300      	movs	r3, #0
 8004c6a:	61a3      	str	r3, [r4, #24]
 8004c6c:	6063      	str	r3, [r4, #4]
 8004c6e:	89a3      	ldrh	r3, [r4, #12]
 8004c70:	0619      	lsls	r1, r3, #24
 8004c72:	d503      	bpl.n	8004c7c <setvbuf+0x7c>
 8004c74:	6921      	ldr	r1, [r4, #16]
 8004c76:	4638      	mov	r0, r7
 8004c78:	f001 fd98 	bl	80067ac <_free_r>
 8004c7c:	89a3      	ldrh	r3, [r4, #12]
 8004c7e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8004c82:	f023 0303 	bic.w	r3, r3, #3
 8004c86:	f1b8 0f02 	cmp.w	r8, #2
 8004c8a:	81a3      	strh	r3, [r4, #12]
 8004c8c:	d06c      	beq.n	8004d68 <setvbuf+0x168>
 8004c8e:	ab01      	add	r3, sp, #4
 8004c90:	466a      	mov	r2, sp
 8004c92:	4621      	mov	r1, r4
 8004c94:	4638      	mov	r0, r7
 8004c96:	f001 f974 	bl	8005f82 <__swhatbuf_r>
 8004c9a:	89a3      	ldrh	r3, [r4, #12]
 8004c9c:	4318      	orrs	r0, r3
 8004c9e:	81a0      	strh	r0, [r4, #12]
 8004ca0:	2d00      	cmp	r5, #0
 8004ca2:	d130      	bne.n	8004d06 <setvbuf+0x106>
 8004ca4:	9d00      	ldr	r5, [sp, #0]
 8004ca6:	4628      	mov	r0, r5
 8004ca8:	f001 f9d0 	bl	800604c <malloc>
 8004cac:	4606      	mov	r6, r0
 8004cae:	2800      	cmp	r0, #0
 8004cb0:	d155      	bne.n	8004d5e <setvbuf+0x15e>
 8004cb2:	f8dd 9000 	ldr.w	r9, [sp]
 8004cb6:	45a9      	cmp	r9, r5
 8004cb8:	d14a      	bne.n	8004d50 <setvbuf+0x150>
 8004cba:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	60a2      	str	r2, [r4, #8]
 8004cc2:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8004cc6:	6022      	str	r2, [r4, #0]
 8004cc8:	6122      	str	r2, [r4, #16]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cd0:	6162      	str	r2, [r4, #20]
 8004cd2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004cd4:	f043 0302 	orr.w	r3, r3, #2
 8004cd8:	07d2      	lsls	r2, r2, #31
 8004cda:	81a3      	strh	r3, [r4, #12]
 8004cdc:	d405      	bmi.n	8004cea <setvbuf+0xea>
 8004cde:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004ce2:	d102      	bne.n	8004cea <setvbuf+0xea>
 8004ce4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ce6:	f001 f94b 	bl	8005f80 <__retarget_lock_release_recursive>
 8004cea:	4628      	mov	r0, r5
 8004cec:	b003      	add	sp, #12
 8004cee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004cf2:	4b24      	ldr	r3, [pc, #144]	; (8004d84 <setvbuf+0x184>)
 8004cf4:	429c      	cmp	r4, r3
 8004cf6:	d101      	bne.n	8004cfc <setvbuf+0xfc>
 8004cf8:	68bc      	ldr	r4, [r7, #8]
 8004cfa:	e793      	b.n	8004c24 <setvbuf+0x24>
 8004cfc:	4b22      	ldr	r3, [pc, #136]	; (8004d88 <setvbuf+0x188>)
 8004cfe:	429c      	cmp	r4, r3
 8004d00:	bf08      	it	eq
 8004d02:	68fc      	ldreq	r4, [r7, #12]
 8004d04:	e78e      	b.n	8004c24 <setvbuf+0x24>
 8004d06:	2e00      	cmp	r6, #0
 8004d08:	d0cd      	beq.n	8004ca6 <setvbuf+0xa6>
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	b913      	cbnz	r3, 8004d14 <setvbuf+0x114>
 8004d0e:	4638      	mov	r0, r7
 8004d10:	f001 f892 	bl	8005e38 <__sinit>
 8004d14:	f1b8 0f01 	cmp.w	r8, #1
 8004d18:	bf08      	it	eq
 8004d1a:	89a3      	ldrheq	r3, [r4, #12]
 8004d1c:	6026      	str	r6, [r4, #0]
 8004d1e:	bf04      	itt	eq
 8004d20:	f043 0301 	orreq.w	r3, r3, #1
 8004d24:	81a3      	strheq	r3, [r4, #12]
 8004d26:	89a2      	ldrh	r2, [r4, #12]
 8004d28:	f012 0308 	ands.w	r3, r2, #8
 8004d2c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8004d30:	d01c      	beq.n	8004d6c <setvbuf+0x16c>
 8004d32:	07d3      	lsls	r3, r2, #31
 8004d34:	bf41      	itttt	mi
 8004d36:	2300      	movmi	r3, #0
 8004d38:	426d      	negmi	r5, r5
 8004d3a:	60a3      	strmi	r3, [r4, #8]
 8004d3c:	61a5      	strmi	r5, [r4, #24]
 8004d3e:	bf58      	it	pl
 8004d40:	60a5      	strpl	r5, [r4, #8]
 8004d42:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8004d44:	f015 0501 	ands.w	r5, r5, #1
 8004d48:	d115      	bne.n	8004d76 <setvbuf+0x176>
 8004d4a:	f412 7f00 	tst.w	r2, #512	; 0x200
 8004d4e:	e7c8      	b.n	8004ce2 <setvbuf+0xe2>
 8004d50:	4648      	mov	r0, r9
 8004d52:	f001 f97b 	bl	800604c <malloc>
 8004d56:	4606      	mov	r6, r0
 8004d58:	2800      	cmp	r0, #0
 8004d5a:	d0ae      	beq.n	8004cba <setvbuf+0xba>
 8004d5c:	464d      	mov	r5, r9
 8004d5e:	89a3      	ldrh	r3, [r4, #12]
 8004d60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d64:	81a3      	strh	r3, [r4, #12]
 8004d66:	e7d0      	b.n	8004d0a <setvbuf+0x10a>
 8004d68:	2500      	movs	r5, #0
 8004d6a:	e7a8      	b.n	8004cbe <setvbuf+0xbe>
 8004d6c:	60a3      	str	r3, [r4, #8]
 8004d6e:	e7e8      	b.n	8004d42 <setvbuf+0x142>
 8004d70:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004d74:	e7b9      	b.n	8004cea <setvbuf+0xea>
 8004d76:	2500      	movs	r5, #0
 8004d78:	e7b7      	b.n	8004cea <setvbuf+0xea>
 8004d7a:	bf00      	nop
 8004d7c:	2000000c 	.word	0x2000000c
 8004d80:	08007038 	.word	0x08007038
 8004d84:	08007058 	.word	0x08007058
 8004d88:	08007018 	.word	0x08007018

08004d8c <__swbuf_r>:
 8004d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d8e:	460e      	mov	r6, r1
 8004d90:	4614      	mov	r4, r2
 8004d92:	4605      	mov	r5, r0
 8004d94:	b118      	cbz	r0, 8004d9e <__swbuf_r+0x12>
 8004d96:	6983      	ldr	r3, [r0, #24]
 8004d98:	b90b      	cbnz	r3, 8004d9e <__swbuf_r+0x12>
 8004d9a:	f001 f84d 	bl	8005e38 <__sinit>
 8004d9e:	4b21      	ldr	r3, [pc, #132]	; (8004e24 <__swbuf_r+0x98>)
 8004da0:	429c      	cmp	r4, r3
 8004da2:	d12b      	bne.n	8004dfc <__swbuf_r+0x70>
 8004da4:	686c      	ldr	r4, [r5, #4]
 8004da6:	69a3      	ldr	r3, [r4, #24]
 8004da8:	60a3      	str	r3, [r4, #8]
 8004daa:	89a3      	ldrh	r3, [r4, #12]
 8004dac:	071a      	lsls	r2, r3, #28
 8004dae:	d52f      	bpl.n	8004e10 <__swbuf_r+0x84>
 8004db0:	6923      	ldr	r3, [r4, #16]
 8004db2:	b36b      	cbz	r3, 8004e10 <__swbuf_r+0x84>
 8004db4:	6923      	ldr	r3, [r4, #16]
 8004db6:	6820      	ldr	r0, [r4, #0]
 8004db8:	1ac0      	subs	r0, r0, r3
 8004dba:	6963      	ldr	r3, [r4, #20]
 8004dbc:	b2f6      	uxtb	r6, r6
 8004dbe:	4283      	cmp	r3, r0
 8004dc0:	4637      	mov	r7, r6
 8004dc2:	dc04      	bgt.n	8004dce <__swbuf_r+0x42>
 8004dc4:	4621      	mov	r1, r4
 8004dc6:	4628      	mov	r0, r5
 8004dc8:	f000 ffa2 	bl	8005d10 <_fflush_r>
 8004dcc:	bb30      	cbnz	r0, 8004e1c <__swbuf_r+0x90>
 8004dce:	68a3      	ldr	r3, [r4, #8]
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	60a3      	str	r3, [r4, #8]
 8004dd4:	6823      	ldr	r3, [r4, #0]
 8004dd6:	1c5a      	adds	r2, r3, #1
 8004dd8:	6022      	str	r2, [r4, #0]
 8004dda:	701e      	strb	r6, [r3, #0]
 8004ddc:	6963      	ldr	r3, [r4, #20]
 8004dde:	3001      	adds	r0, #1
 8004de0:	4283      	cmp	r3, r0
 8004de2:	d004      	beq.n	8004dee <__swbuf_r+0x62>
 8004de4:	89a3      	ldrh	r3, [r4, #12]
 8004de6:	07db      	lsls	r3, r3, #31
 8004de8:	d506      	bpl.n	8004df8 <__swbuf_r+0x6c>
 8004dea:	2e0a      	cmp	r6, #10
 8004dec:	d104      	bne.n	8004df8 <__swbuf_r+0x6c>
 8004dee:	4621      	mov	r1, r4
 8004df0:	4628      	mov	r0, r5
 8004df2:	f000 ff8d 	bl	8005d10 <_fflush_r>
 8004df6:	b988      	cbnz	r0, 8004e1c <__swbuf_r+0x90>
 8004df8:	4638      	mov	r0, r7
 8004dfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dfc:	4b0a      	ldr	r3, [pc, #40]	; (8004e28 <__swbuf_r+0x9c>)
 8004dfe:	429c      	cmp	r4, r3
 8004e00:	d101      	bne.n	8004e06 <__swbuf_r+0x7a>
 8004e02:	68ac      	ldr	r4, [r5, #8]
 8004e04:	e7cf      	b.n	8004da6 <__swbuf_r+0x1a>
 8004e06:	4b09      	ldr	r3, [pc, #36]	; (8004e2c <__swbuf_r+0xa0>)
 8004e08:	429c      	cmp	r4, r3
 8004e0a:	bf08      	it	eq
 8004e0c:	68ec      	ldreq	r4, [r5, #12]
 8004e0e:	e7ca      	b.n	8004da6 <__swbuf_r+0x1a>
 8004e10:	4621      	mov	r1, r4
 8004e12:	4628      	mov	r0, r5
 8004e14:	f000 f80c 	bl	8004e30 <__swsetup_r>
 8004e18:	2800      	cmp	r0, #0
 8004e1a:	d0cb      	beq.n	8004db4 <__swbuf_r+0x28>
 8004e1c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004e20:	e7ea      	b.n	8004df8 <__swbuf_r+0x6c>
 8004e22:	bf00      	nop
 8004e24:	08007038 	.word	0x08007038
 8004e28:	08007058 	.word	0x08007058
 8004e2c:	08007018 	.word	0x08007018

08004e30 <__swsetup_r>:
 8004e30:	4b32      	ldr	r3, [pc, #200]	; (8004efc <__swsetup_r+0xcc>)
 8004e32:	b570      	push	{r4, r5, r6, lr}
 8004e34:	681d      	ldr	r5, [r3, #0]
 8004e36:	4606      	mov	r6, r0
 8004e38:	460c      	mov	r4, r1
 8004e3a:	b125      	cbz	r5, 8004e46 <__swsetup_r+0x16>
 8004e3c:	69ab      	ldr	r3, [r5, #24]
 8004e3e:	b913      	cbnz	r3, 8004e46 <__swsetup_r+0x16>
 8004e40:	4628      	mov	r0, r5
 8004e42:	f000 fff9 	bl	8005e38 <__sinit>
 8004e46:	4b2e      	ldr	r3, [pc, #184]	; (8004f00 <__swsetup_r+0xd0>)
 8004e48:	429c      	cmp	r4, r3
 8004e4a:	d10f      	bne.n	8004e6c <__swsetup_r+0x3c>
 8004e4c:	686c      	ldr	r4, [r5, #4]
 8004e4e:	89a3      	ldrh	r3, [r4, #12]
 8004e50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e54:	0719      	lsls	r1, r3, #28
 8004e56:	d42c      	bmi.n	8004eb2 <__swsetup_r+0x82>
 8004e58:	06dd      	lsls	r5, r3, #27
 8004e5a:	d411      	bmi.n	8004e80 <__swsetup_r+0x50>
 8004e5c:	2309      	movs	r3, #9
 8004e5e:	6033      	str	r3, [r6, #0]
 8004e60:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004e64:	81a3      	strh	r3, [r4, #12]
 8004e66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e6a:	e03e      	b.n	8004eea <__swsetup_r+0xba>
 8004e6c:	4b25      	ldr	r3, [pc, #148]	; (8004f04 <__swsetup_r+0xd4>)
 8004e6e:	429c      	cmp	r4, r3
 8004e70:	d101      	bne.n	8004e76 <__swsetup_r+0x46>
 8004e72:	68ac      	ldr	r4, [r5, #8]
 8004e74:	e7eb      	b.n	8004e4e <__swsetup_r+0x1e>
 8004e76:	4b24      	ldr	r3, [pc, #144]	; (8004f08 <__swsetup_r+0xd8>)
 8004e78:	429c      	cmp	r4, r3
 8004e7a:	bf08      	it	eq
 8004e7c:	68ec      	ldreq	r4, [r5, #12]
 8004e7e:	e7e6      	b.n	8004e4e <__swsetup_r+0x1e>
 8004e80:	0758      	lsls	r0, r3, #29
 8004e82:	d512      	bpl.n	8004eaa <__swsetup_r+0x7a>
 8004e84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e86:	b141      	cbz	r1, 8004e9a <__swsetup_r+0x6a>
 8004e88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e8c:	4299      	cmp	r1, r3
 8004e8e:	d002      	beq.n	8004e96 <__swsetup_r+0x66>
 8004e90:	4630      	mov	r0, r6
 8004e92:	f001 fc8b 	bl	80067ac <_free_r>
 8004e96:	2300      	movs	r3, #0
 8004e98:	6363      	str	r3, [r4, #52]	; 0x34
 8004e9a:	89a3      	ldrh	r3, [r4, #12]
 8004e9c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004ea0:	81a3      	strh	r3, [r4, #12]
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	6063      	str	r3, [r4, #4]
 8004ea6:	6923      	ldr	r3, [r4, #16]
 8004ea8:	6023      	str	r3, [r4, #0]
 8004eaa:	89a3      	ldrh	r3, [r4, #12]
 8004eac:	f043 0308 	orr.w	r3, r3, #8
 8004eb0:	81a3      	strh	r3, [r4, #12]
 8004eb2:	6923      	ldr	r3, [r4, #16]
 8004eb4:	b94b      	cbnz	r3, 8004eca <__swsetup_r+0x9a>
 8004eb6:	89a3      	ldrh	r3, [r4, #12]
 8004eb8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004ebc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ec0:	d003      	beq.n	8004eca <__swsetup_r+0x9a>
 8004ec2:	4621      	mov	r1, r4
 8004ec4:	4630      	mov	r0, r6
 8004ec6:	f001 f881 	bl	8005fcc <__smakebuf_r>
 8004eca:	89a0      	ldrh	r0, [r4, #12]
 8004ecc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004ed0:	f010 0301 	ands.w	r3, r0, #1
 8004ed4:	d00a      	beq.n	8004eec <__swsetup_r+0xbc>
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	60a3      	str	r3, [r4, #8]
 8004eda:	6963      	ldr	r3, [r4, #20]
 8004edc:	425b      	negs	r3, r3
 8004ede:	61a3      	str	r3, [r4, #24]
 8004ee0:	6923      	ldr	r3, [r4, #16]
 8004ee2:	b943      	cbnz	r3, 8004ef6 <__swsetup_r+0xc6>
 8004ee4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004ee8:	d1ba      	bne.n	8004e60 <__swsetup_r+0x30>
 8004eea:	bd70      	pop	{r4, r5, r6, pc}
 8004eec:	0781      	lsls	r1, r0, #30
 8004eee:	bf58      	it	pl
 8004ef0:	6963      	ldrpl	r3, [r4, #20]
 8004ef2:	60a3      	str	r3, [r4, #8]
 8004ef4:	e7f4      	b.n	8004ee0 <__swsetup_r+0xb0>
 8004ef6:	2000      	movs	r0, #0
 8004ef8:	e7f7      	b.n	8004eea <__swsetup_r+0xba>
 8004efa:	bf00      	nop
 8004efc:	2000000c 	.word	0x2000000c
 8004f00:	08007038 	.word	0x08007038
 8004f04:	08007058 	.word	0x08007058
 8004f08:	08007018 	.word	0x08007018

08004f0c <quorem>:
 8004f0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f10:	6903      	ldr	r3, [r0, #16]
 8004f12:	690c      	ldr	r4, [r1, #16]
 8004f14:	42a3      	cmp	r3, r4
 8004f16:	4607      	mov	r7, r0
 8004f18:	f2c0 8081 	blt.w	800501e <quorem+0x112>
 8004f1c:	3c01      	subs	r4, #1
 8004f1e:	f101 0814 	add.w	r8, r1, #20
 8004f22:	f100 0514 	add.w	r5, r0, #20
 8004f26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f2a:	9301      	str	r3, [sp, #4]
 8004f2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004f30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f34:	3301      	adds	r3, #1
 8004f36:	429a      	cmp	r2, r3
 8004f38:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004f3c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004f40:	fbb2 f6f3 	udiv	r6, r2, r3
 8004f44:	d331      	bcc.n	8004faa <quorem+0x9e>
 8004f46:	f04f 0e00 	mov.w	lr, #0
 8004f4a:	4640      	mov	r0, r8
 8004f4c:	46ac      	mov	ip, r5
 8004f4e:	46f2      	mov	sl, lr
 8004f50:	f850 2b04 	ldr.w	r2, [r0], #4
 8004f54:	b293      	uxth	r3, r2
 8004f56:	fb06 e303 	mla	r3, r6, r3, lr
 8004f5a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	ebaa 0303 	sub.w	r3, sl, r3
 8004f64:	f8dc a000 	ldr.w	sl, [ip]
 8004f68:	0c12      	lsrs	r2, r2, #16
 8004f6a:	fa13 f38a 	uxtah	r3, r3, sl
 8004f6e:	fb06 e202 	mla	r2, r6, r2, lr
 8004f72:	9300      	str	r3, [sp, #0]
 8004f74:	9b00      	ldr	r3, [sp, #0]
 8004f76:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004f7a:	b292      	uxth	r2, r2
 8004f7c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004f80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004f84:	f8bd 3000 	ldrh.w	r3, [sp]
 8004f88:	4581      	cmp	r9, r0
 8004f8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f8e:	f84c 3b04 	str.w	r3, [ip], #4
 8004f92:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004f96:	d2db      	bcs.n	8004f50 <quorem+0x44>
 8004f98:	f855 300b 	ldr.w	r3, [r5, fp]
 8004f9c:	b92b      	cbnz	r3, 8004faa <quorem+0x9e>
 8004f9e:	9b01      	ldr	r3, [sp, #4]
 8004fa0:	3b04      	subs	r3, #4
 8004fa2:	429d      	cmp	r5, r3
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	d32e      	bcc.n	8005006 <quorem+0xfa>
 8004fa8:	613c      	str	r4, [r7, #16]
 8004faa:	4638      	mov	r0, r7
 8004fac:	f001 fae6 	bl	800657c <__mcmp>
 8004fb0:	2800      	cmp	r0, #0
 8004fb2:	db24      	blt.n	8004ffe <quorem+0xf2>
 8004fb4:	3601      	adds	r6, #1
 8004fb6:	4628      	mov	r0, r5
 8004fb8:	f04f 0c00 	mov.w	ip, #0
 8004fbc:	f858 2b04 	ldr.w	r2, [r8], #4
 8004fc0:	f8d0 e000 	ldr.w	lr, [r0]
 8004fc4:	b293      	uxth	r3, r2
 8004fc6:	ebac 0303 	sub.w	r3, ip, r3
 8004fca:	0c12      	lsrs	r2, r2, #16
 8004fcc:	fa13 f38e 	uxtah	r3, r3, lr
 8004fd0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004fd4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004fde:	45c1      	cmp	r9, r8
 8004fe0:	f840 3b04 	str.w	r3, [r0], #4
 8004fe4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004fe8:	d2e8      	bcs.n	8004fbc <quorem+0xb0>
 8004fea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004fee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ff2:	b922      	cbnz	r2, 8004ffe <quorem+0xf2>
 8004ff4:	3b04      	subs	r3, #4
 8004ff6:	429d      	cmp	r5, r3
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	d30a      	bcc.n	8005012 <quorem+0x106>
 8004ffc:	613c      	str	r4, [r7, #16]
 8004ffe:	4630      	mov	r0, r6
 8005000:	b003      	add	sp, #12
 8005002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005006:	6812      	ldr	r2, [r2, #0]
 8005008:	3b04      	subs	r3, #4
 800500a:	2a00      	cmp	r2, #0
 800500c:	d1cc      	bne.n	8004fa8 <quorem+0x9c>
 800500e:	3c01      	subs	r4, #1
 8005010:	e7c7      	b.n	8004fa2 <quorem+0x96>
 8005012:	6812      	ldr	r2, [r2, #0]
 8005014:	3b04      	subs	r3, #4
 8005016:	2a00      	cmp	r2, #0
 8005018:	d1f0      	bne.n	8004ffc <quorem+0xf0>
 800501a:	3c01      	subs	r4, #1
 800501c:	e7eb      	b.n	8004ff6 <quorem+0xea>
 800501e:	2000      	movs	r0, #0
 8005020:	e7ee      	b.n	8005000 <quorem+0xf4>
 8005022:	0000      	movs	r0, r0
 8005024:	0000      	movs	r0, r0
	...

08005028 <_dtoa_r>:
 8005028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800502c:	ed2d 8b04 	vpush	{d8-d9}
 8005030:	ec57 6b10 	vmov	r6, r7, d0
 8005034:	b093      	sub	sp, #76	; 0x4c
 8005036:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005038:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800503c:	9106      	str	r1, [sp, #24]
 800503e:	ee10 aa10 	vmov	sl, s0
 8005042:	4604      	mov	r4, r0
 8005044:	9209      	str	r2, [sp, #36]	; 0x24
 8005046:	930c      	str	r3, [sp, #48]	; 0x30
 8005048:	46bb      	mov	fp, r7
 800504a:	b975      	cbnz	r5, 800506a <_dtoa_r+0x42>
 800504c:	2010      	movs	r0, #16
 800504e:	f000 fffd 	bl	800604c <malloc>
 8005052:	4602      	mov	r2, r0
 8005054:	6260      	str	r0, [r4, #36]	; 0x24
 8005056:	b920      	cbnz	r0, 8005062 <_dtoa_r+0x3a>
 8005058:	4ba7      	ldr	r3, [pc, #668]	; (80052f8 <_dtoa_r+0x2d0>)
 800505a:	21ea      	movs	r1, #234	; 0xea
 800505c:	48a7      	ldr	r0, [pc, #668]	; (80052fc <_dtoa_r+0x2d4>)
 800505e:	f001 fceb 	bl	8006a38 <__assert_func>
 8005062:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005066:	6005      	str	r5, [r0, #0]
 8005068:	60c5      	str	r5, [r0, #12]
 800506a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800506c:	6819      	ldr	r1, [r3, #0]
 800506e:	b151      	cbz	r1, 8005086 <_dtoa_r+0x5e>
 8005070:	685a      	ldr	r2, [r3, #4]
 8005072:	604a      	str	r2, [r1, #4]
 8005074:	2301      	movs	r3, #1
 8005076:	4093      	lsls	r3, r2
 8005078:	608b      	str	r3, [r1, #8]
 800507a:	4620      	mov	r0, r4
 800507c:	f001 f83c 	bl	80060f8 <_Bfree>
 8005080:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005082:	2200      	movs	r2, #0
 8005084:	601a      	str	r2, [r3, #0]
 8005086:	1e3b      	subs	r3, r7, #0
 8005088:	bfaa      	itet	ge
 800508a:	2300      	movge	r3, #0
 800508c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005090:	f8c8 3000 	strge.w	r3, [r8]
 8005094:	4b9a      	ldr	r3, [pc, #616]	; (8005300 <_dtoa_r+0x2d8>)
 8005096:	bfbc      	itt	lt
 8005098:	2201      	movlt	r2, #1
 800509a:	f8c8 2000 	strlt.w	r2, [r8]
 800509e:	ea33 030b 	bics.w	r3, r3, fp
 80050a2:	d11b      	bne.n	80050dc <_dtoa_r+0xb4>
 80050a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80050a6:	f242 730f 	movw	r3, #9999	; 0x270f
 80050aa:	6013      	str	r3, [r2, #0]
 80050ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80050b0:	4333      	orrs	r3, r6
 80050b2:	f000 8592 	beq.w	8005bda <_dtoa_r+0xbb2>
 80050b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050b8:	b963      	cbnz	r3, 80050d4 <_dtoa_r+0xac>
 80050ba:	4b92      	ldr	r3, [pc, #584]	; (8005304 <_dtoa_r+0x2dc>)
 80050bc:	e022      	b.n	8005104 <_dtoa_r+0xdc>
 80050be:	4b92      	ldr	r3, [pc, #584]	; (8005308 <_dtoa_r+0x2e0>)
 80050c0:	9301      	str	r3, [sp, #4]
 80050c2:	3308      	adds	r3, #8
 80050c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80050c6:	6013      	str	r3, [r2, #0]
 80050c8:	9801      	ldr	r0, [sp, #4]
 80050ca:	b013      	add	sp, #76	; 0x4c
 80050cc:	ecbd 8b04 	vpop	{d8-d9}
 80050d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050d4:	4b8b      	ldr	r3, [pc, #556]	; (8005304 <_dtoa_r+0x2dc>)
 80050d6:	9301      	str	r3, [sp, #4]
 80050d8:	3303      	adds	r3, #3
 80050da:	e7f3      	b.n	80050c4 <_dtoa_r+0x9c>
 80050dc:	2200      	movs	r2, #0
 80050de:	2300      	movs	r3, #0
 80050e0:	4650      	mov	r0, sl
 80050e2:	4659      	mov	r1, fp
 80050e4:	f7fb fcf0 	bl	8000ac8 <__aeabi_dcmpeq>
 80050e8:	ec4b ab19 	vmov	d9, sl, fp
 80050ec:	4680      	mov	r8, r0
 80050ee:	b158      	cbz	r0, 8005108 <_dtoa_r+0xe0>
 80050f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80050f2:	2301      	movs	r3, #1
 80050f4:	6013      	str	r3, [r2, #0]
 80050f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f000 856b 	beq.w	8005bd4 <_dtoa_r+0xbac>
 80050fe:	4883      	ldr	r0, [pc, #524]	; (800530c <_dtoa_r+0x2e4>)
 8005100:	6018      	str	r0, [r3, #0]
 8005102:	1e43      	subs	r3, r0, #1
 8005104:	9301      	str	r3, [sp, #4]
 8005106:	e7df      	b.n	80050c8 <_dtoa_r+0xa0>
 8005108:	ec4b ab10 	vmov	d0, sl, fp
 800510c:	aa10      	add	r2, sp, #64	; 0x40
 800510e:	a911      	add	r1, sp, #68	; 0x44
 8005110:	4620      	mov	r0, r4
 8005112:	f001 fad9 	bl	80066c8 <__d2b>
 8005116:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800511a:	ee08 0a10 	vmov	s16, r0
 800511e:	2d00      	cmp	r5, #0
 8005120:	f000 8084 	beq.w	800522c <_dtoa_r+0x204>
 8005124:	ee19 3a90 	vmov	r3, s19
 8005128:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800512c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005130:	4656      	mov	r6, sl
 8005132:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005136:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800513a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800513e:	4b74      	ldr	r3, [pc, #464]	; (8005310 <_dtoa_r+0x2e8>)
 8005140:	2200      	movs	r2, #0
 8005142:	4630      	mov	r0, r6
 8005144:	4639      	mov	r1, r7
 8005146:	f7fb f89f 	bl	8000288 <__aeabi_dsub>
 800514a:	a365      	add	r3, pc, #404	; (adr r3, 80052e0 <_dtoa_r+0x2b8>)
 800514c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005150:	f7fb fa52 	bl	80005f8 <__aeabi_dmul>
 8005154:	a364      	add	r3, pc, #400	; (adr r3, 80052e8 <_dtoa_r+0x2c0>)
 8005156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515a:	f7fb f897 	bl	800028c <__adddf3>
 800515e:	4606      	mov	r6, r0
 8005160:	4628      	mov	r0, r5
 8005162:	460f      	mov	r7, r1
 8005164:	f7fb f9de 	bl	8000524 <__aeabi_i2d>
 8005168:	a361      	add	r3, pc, #388	; (adr r3, 80052f0 <_dtoa_r+0x2c8>)
 800516a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800516e:	f7fb fa43 	bl	80005f8 <__aeabi_dmul>
 8005172:	4602      	mov	r2, r0
 8005174:	460b      	mov	r3, r1
 8005176:	4630      	mov	r0, r6
 8005178:	4639      	mov	r1, r7
 800517a:	f7fb f887 	bl	800028c <__adddf3>
 800517e:	4606      	mov	r6, r0
 8005180:	460f      	mov	r7, r1
 8005182:	f7fb fce9 	bl	8000b58 <__aeabi_d2iz>
 8005186:	2200      	movs	r2, #0
 8005188:	9000      	str	r0, [sp, #0]
 800518a:	2300      	movs	r3, #0
 800518c:	4630      	mov	r0, r6
 800518e:	4639      	mov	r1, r7
 8005190:	f7fb fca4 	bl	8000adc <__aeabi_dcmplt>
 8005194:	b150      	cbz	r0, 80051ac <_dtoa_r+0x184>
 8005196:	9800      	ldr	r0, [sp, #0]
 8005198:	f7fb f9c4 	bl	8000524 <__aeabi_i2d>
 800519c:	4632      	mov	r2, r6
 800519e:	463b      	mov	r3, r7
 80051a0:	f7fb fc92 	bl	8000ac8 <__aeabi_dcmpeq>
 80051a4:	b910      	cbnz	r0, 80051ac <_dtoa_r+0x184>
 80051a6:	9b00      	ldr	r3, [sp, #0]
 80051a8:	3b01      	subs	r3, #1
 80051aa:	9300      	str	r3, [sp, #0]
 80051ac:	9b00      	ldr	r3, [sp, #0]
 80051ae:	2b16      	cmp	r3, #22
 80051b0:	d85a      	bhi.n	8005268 <_dtoa_r+0x240>
 80051b2:	9a00      	ldr	r2, [sp, #0]
 80051b4:	4b57      	ldr	r3, [pc, #348]	; (8005314 <_dtoa_r+0x2ec>)
 80051b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80051ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051be:	ec51 0b19 	vmov	r0, r1, d9
 80051c2:	f7fb fc8b 	bl	8000adc <__aeabi_dcmplt>
 80051c6:	2800      	cmp	r0, #0
 80051c8:	d050      	beq.n	800526c <_dtoa_r+0x244>
 80051ca:	9b00      	ldr	r3, [sp, #0]
 80051cc:	3b01      	subs	r3, #1
 80051ce:	9300      	str	r3, [sp, #0]
 80051d0:	2300      	movs	r3, #0
 80051d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80051d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80051d6:	1b5d      	subs	r5, r3, r5
 80051d8:	1e6b      	subs	r3, r5, #1
 80051da:	9305      	str	r3, [sp, #20]
 80051dc:	bf45      	ittet	mi
 80051de:	f1c5 0301 	rsbmi	r3, r5, #1
 80051e2:	9304      	strmi	r3, [sp, #16]
 80051e4:	2300      	movpl	r3, #0
 80051e6:	2300      	movmi	r3, #0
 80051e8:	bf4c      	ite	mi
 80051ea:	9305      	strmi	r3, [sp, #20]
 80051ec:	9304      	strpl	r3, [sp, #16]
 80051ee:	9b00      	ldr	r3, [sp, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	db3d      	blt.n	8005270 <_dtoa_r+0x248>
 80051f4:	9b05      	ldr	r3, [sp, #20]
 80051f6:	9a00      	ldr	r2, [sp, #0]
 80051f8:	920a      	str	r2, [sp, #40]	; 0x28
 80051fa:	4413      	add	r3, r2
 80051fc:	9305      	str	r3, [sp, #20]
 80051fe:	2300      	movs	r3, #0
 8005200:	9307      	str	r3, [sp, #28]
 8005202:	9b06      	ldr	r3, [sp, #24]
 8005204:	2b09      	cmp	r3, #9
 8005206:	f200 8089 	bhi.w	800531c <_dtoa_r+0x2f4>
 800520a:	2b05      	cmp	r3, #5
 800520c:	bfc4      	itt	gt
 800520e:	3b04      	subgt	r3, #4
 8005210:	9306      	strgt	r3, [sp, #24]
 8005212:	9b06      	ldr	r3, [sp, #24]
 8005214:	f1a3 0302 	sub.w	r3, r3, #2
 8005218:	bfcc      	ite	gt
 800521a:	2500      	movgt	r5, #0
 800521c:	2501      	movle	r5, #1
 800521e:	2b03      	cmp	r3, #3
 8005220:	f200 8087 	bhi.w	8005332 <_dtoa_r+0x30a>
 8005224:	e8df f003 	tbb	[pc, r3]
 8005228:	59383a2d 	.word	0x59383a2d
 800522c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005230:	441d      	add	r5, r3
 8005232:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005236:	2b20      	cmp	r3, #32
 8005238:	bfc1      	itttt	gt
 800523a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800523e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005242:	fa0b f303 	lslgt.w	r3, fp, r3
 8005246:	fa26 f000 	lsrgt.w	r0, r6, r0
 800524a:	bfda      	itte	le
 800524c:	f1c3 0320 	rsble	r3, r3, #32
 8005250:	fa06 f003 	lslle.w	r0, r6, r3
 8005254:	4318      	orrgt	r0, r3
 8005256:	f7fb f955 	bl	8000504 <__aeabi_ui2d>
 800525a:	2301      	movs	r3, #1
 800525c:	4606      	mov	r6, r0
 800525e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005262:	3d01      	subs	r5, #1
 8005264:	930e      	str	r3, [sp, #56]	; 0x38
 8005266:	e76a      	b.n	800513e <_dtoa_r+0x116>
 8005268:	2301      	movs	r3, #1
 800526a:	e7b2      	b.n	80051d2 <_dtoa_r+0x1aa>
 800526c:	900b      	str	r0, [sp, #44]	; 0x2c
 800526e:	e7b1      	b.n	80051d4 <_dtoa_r+0x1ac>
 8005270:	9b04      	ldr	r3, [sp, #16]
 8005272:	9a00      	ldr	r2, [sp, #0]
 8005274:	1a9b      	subs	r3, r3, r2
 8005276:	9304      	str	r3, [sp, #16]
 8005278:	4253      	negs	r3, r2
 800527a:	9307      	str	r3, [sp, #28]
 800527c:	2300      	movs	r3, #0
 800527e:	930a      	str	r3, [sp, #40]	; 0x28
 8005280:	e7bf      	b.n	8005202 <_dtoa_r+0x1da>
 8005282:	2300      	movs	r3, #0
 8005284:	9308      	str	r3, [sp, #32]
 8005286:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005288:	2b00      	cmp	r3, #0
 800528a:	dc55      	bgt.n	8005338 <_dtoa_r+0x310>
 800528c:	2301      	movs	r3, #1
 800528e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005292:	461a      	mov	r2, r3
 8005294:	9209      	str	r2, [sp, #36]	; 0x24
 8005296:	e00c      	b.n	80052b2 <_dtoa_r+0x28a>
 8005298:	2301      	movs	r3, #1
 800529a:	e7f3      	b.n	8005284 <_dtoa_r+0x25c>
 800529c:	2300      	movs	r3, #0
 800529e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052a0:	9308      	str	r3, [sp, #32]
 80052a2:	9b00      	ldr	r3, [sp, #0]
 80052a4:	4413      	add	r3, r2
 80052a6:	9302      	str	r3, [sp, #8]
 80052a8:	3301      	adds	r3, #1
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	9303      	str	r3, [sp, #12]
 80052ae:	bfb8      	it	lt
 80052b0:	2301      	movlt	r3, #1
 80052b2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80052b4:	2200      	movs	r2, #0
 80052b6:	6042      	str	r2, [r0, #4]
 80052b8:	2204      	movs	r2, #4
 80052ba:	f102 0614 	add.w	r6, r2, #20
 80052be:	429e      	cmp	r6, r3
 80052c0:	6841      	ldr	r1, [r0, #4]
 80052c2:	d93d      	bls.n	8005340 <_dtoa_r+0x318>
 80052c4:	4620      	mov	r0, r4
 80052c6:	f000 fed7 	bl	8006078 <_Balloc>
 80052ca:	9001      	str	r0, [sp, #4]
 80052cc:	2800      	cmp	r0, #0
 80052ce:	d13b      	bne.n	8005348 <_dtoa_r+0x320>
 80052d0:	4b11      	ldr	r3, [pc, #68]	; (8005318 <_dtoa_r+0x2f0>)
 80052d2:	4602      	mov	r2, r0
 80052d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80052d8:	e6c0      	b.n	800505c <_dtoa_r+0x34>
 80052da:	2301      	movs	r3, #1
 80052dc:	e7df      	b.n	800529e <_dtoa_r+0x276>
 80052de:	bf00      	nop
 80052e0:	636f4361 	.word	0x636f4361
 80052e4:	3fd287a7 	.word	0x3fd287a7
 80052e8:	8b60c8b3 	.word	0x8b60c8b3
 80052ec:	3fc68a28 	.word	0x3fc68a28
 80052f0:	509f79fb 	.word	0x509f79fb
 80052f4:	3fd34413 	.word	0x3fd34413
 80052f8:	08006f95 	.word	0x08006f95
 80052fc:	08006fac 	.word	0x08006fac
 8005300:	7ff00000 	.word	0x7ff00000
 8005304:	08006f91 	.word	0x08006f91
 8005308:	08006f88 	.word	0x08006f88
 800530c:	08006f65 	.word	0x08006f65
 8005310:	3ff80000 	.word	0x3ff80000
 8005314:	08007100 	.word	0x08007100
 8005318:	08007007 	.word	0x08007007
 800531c:	2501      	movs	r5, #1
 800531e:	2300      	movs	r3, #0
 8005320:	9306      	str	r3, [sp, #24]
 8005322:	9508      	str	r5, [sp, #32]
 8005324:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005328:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800532c:	2200      	movs	r2, #0
 800532e:	2312      	movs	r3, #18
 8005330:	e7b0      	b.n	8005294 <_dtoa_r+0x26c>
 8005332:	2301      	movs	r3, #1
 8005334:	9308      	str	r3, [sp, #32]
 8005336:	e7f5      	b.n	8005324 <_dtoa_r+0x2fc>
 8005338:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800533a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800533e:	e7b8      	b.n	80052b2 <_dtoa_r+0x28a>
 8005340:	3101      	adds	r1, #1
 8005342:	6041      	str	r1, [r0, #4]
 8005344:	0052      	lsls	r2, r2, #1
 8005346:	e7b8      	b.n	80052ba <_dtoa_r+0x292>
 8005348:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800534a:	9a01      	ldr	r2, [sp, #4]
 800534c:	601a      	str	r2, [r3, #0]
 800534e:	9b03      	ldr	r3, [sp, #12]
 8005350:	2b0e      	cmp	r3, #14
 8005352:	f200 809d 	bhi.w	8005490 <_dtoa_r+0x468>
 8005356:	2d00      	cmp	r5, #0
 8005358:	f000 809a 	beq.w	8005490 <_dtoa_r+0x468>
 800535c:	9b00      	ldr	r3, [sp, #0]
 800535e:	2b00      	cmp	r3, #0
 8005360:	dd32      	ble.n	80053c8 <_dtoa_r+0x3a0>
 8005362:	4ab7      	ldr	r2, [pc, #732]	; (8005640 <_dtoa_r+0x618>)
 8005364:	f003 030f 	and.w	r3, r3, #15
 8005368:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800536c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005370:	9b00      	ldr	r3, [sp, #0]
 8005372:	05d8      	lsls	r0, r3, #23
 8005374:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005378:	d516      	bpl.n	80053a8 <_dtoa_r+0x380>
 800537a:	4bb2      	ldr	r3, [pc, #712]	; (8005644 <_dtoa_r+0x61c>)
 800537c:	ec51 0b19 	vmov	r0, r1, d9
 8005380:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005384:	f7fb fa62 	bl	800084c <__aeabi_ddiv>
 8005388:	f007 070f 	and.w	r7, r7, #15
 800538c:	4682      	mov	sl, r0
 800538e:	468b      	mov	fp, r1
 8005390:	2503      	movs	r5, #3
 8005392:	4eac      	ldr	r6, [pc, #688]	; (8005644 <_dtoa_r+0x61c>)
 8005394:	b957      	cbnz	r7, 80053ac <_dtoa_r+0x384>
 8005396:	4642      	mov	r2, r8
 8005398:	464b      	mov	r3, r9
 800539a:	4650      	mov	r0, sl
 800539c:	4659      	mov	r1, fp
 800539e:	f7fb fa55 	bl	800084c <__aeabi_ddiv>
 80053a2:	4682      	mov	sl, r0
 80053a4:	468b      	mov	fp, r1
 80053a6:	e028      	b.n	80053fa <_dtoa_r+0x3d2>
 80053a8:	2502      	movs	r5, #2
 80053aa:	e7f2      	b.n	8005392 <_dtoa_r+0x36a>
 80053ac:	07f9      	lsls	r1, r7, #31
 80053ae:	d508      	bpl.n	80053c2 <_dtoa_r+0x39a>
 80053b0:	4640      	mov	r0, r8
 80053b2:	4649      	mov	r1, r9
 80053b4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80053b8:	f7fb f91e 	bl	80005f8 <__aeabi_dmul>
 80053bc:	3501      	adds	r5, #1
 80053be:	4680      	mov	r8, r0
 80053c0:	4689      	mov	r9, r1
 80053c2:	107f      	asrs	r7, r7, #1
 80053c4:	3608      	adds	r6, #8
 80053c6:	e7e5      	b.n	8005394 <_dtoa_r+0x36c>
 80053c8:	f000 809b 	beq.w	8005502 <_dtoa_r+0x4da>
 80053cc:	9b00      	ldr	r3, [sp, #0]
 80053ce:	4f9d      	ldr	r7, [pc, #628]	; (8005644 <_dtoa_r+0x61c>)
 80053d0:	425e      	negs	r6, r3
 80053d2:	4b9b      	ldr	r3, [pc, #620]	; (8005640 <_dtoa_r+0x618>)
 80053d4:	f006 020f 	and.w	r2, r6, #15
 80053d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80053dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e0:	ec51 0b19 	vmov	r0, r1, d9
 80053e4:	f7fb f908 	bl	80005f8 <__aeabi_dmul>
 80053e8:	1136      	asrs	r6, r6, #4
 80053ea:	4682      	mov	sl, r0
 80053ec:	468b      	mov	fp, r1
 80053ee:	2300      	movs	r3, #0
 80053f0:	2502      	movs	r5, #2
 80053f2:	2e00      	cmp	r6, #0
 80053f4:	d17a      	bne.n	80054ec <_dtoa_r+0x4c4>
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1d3      	bne.n	80053a2 <_dtoa_r+0x37a>
 80053fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	f000 8082 	beq.w	8005506 <_dtoa_r+0x4de>
 8005402:	4b91      	ldr	r3, [pc, #580]	; (8005648 <_dtoa_r+0x620>)
 8005404:	2200      	movs	r2, #0
 8005406:	4650      	mov	r0, sl
 8005408:	4659      	mov	r1, fp
 800540a:	f7fb fb67 	bl	8000adc <__aeabi_dcmplt>
 800540e:	2800      	cmp	r0, #0
 8005410:	d079      	beq.n	8005506 <_dtoa_r+0x4de>
 8005412:	9b03      	ldr	r3, [sp, #12]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d076      	beq.n	8005506 <_dtoa_r+0x4de>
 8005418:	9b02      	ldr	r3, [sp, #8]
 800541a:	2b00      	cmp	r3, #0
 800541c:	dd36      	ble.n	800548c <_dtoa_r+0x464>
 800541e:	9b00      	ldr	r3, [sp, #0]
 8005420:	4650      	mov	r0, sl
 8005422:	4659      	mov	r1, fp
 8005424:	1e5f      	subs	r7, r3, #1
 8005426:	2200      	movs	r2, #0
 8005428:	4b88      	ldr	r3, [pc, #544]	; (800564c <_dtoa_r+0x624>)
 800542a:	f7fb f8e5 	bl	80005f8 <__aeabi_dmul>
 800542e:	9e02      	ldr	r6, [sp, #8]
 8005430:	4682      	mov	sl, r0
 8005432:	468b      	mov	fp, r1
 8005434:	3501      	adds	r5, #1
 8005436:	4628      	mov	r0, r5
 8005438:	f7fb f874 	bl	8000524 <__aeabi_i2d>
 800543c:	4652      	mov	r2, sl
 800543e:	465b      	mov	r3, fp
 8005440:	f7fb f8da 	bl	80005f8 <__aeabi_dmul>
 8005444:	4b82      	ldr	r3, [pc, #520]	; (8005650 <_dtoa_r+0x628>)
 8005446:	2200      	movs	r2, #0
 8005448:	f7fa ff20 	bl	800028c <__adddf3>
 800544c:	46d0      	mov	r8, sl
 800544e:	46d9      	mov	r9, fp
 8005450:	4682      	mov	sl, r0
 8005452:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005456:	2e00      	cmp	r6, #0
 8005458:	d158      	bne.n	800550c <_dtoa_r+0x4e4>
 800545a:	4b7e      	ldr	r3, [pc, #504]	; (8005654 <_dtoa_r+0x62c>)
 800545c:	2200      	movs	r2, #0
 800545e:	4640      	mov	r0, r8
 8005460:	4649      	mov	r1, r9
 8005462:	f7fa ff11 	bl	8000288 <__aeabi_dsub>
 8005466:	4652      	mov	r2, sl
 8005468:	465b      	mov	r3, fp
 800546a:	4680      	mov	r8, r0
 800546c:	4689      	mov	r9, r1
 800546e:	f7fb fb53 	bl	8000b18 <__aeabi_dcmpgt>
 8005472:	2800      	cmp	r0, #0
 8005474:	f040 8295 	bne.w	80059a2 <_dtoa_r+0x97a>
 8005478:	4652      	mov	r2, sl
 800547a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800547e:	4640      	mov	r0, r8
 8005480:	4649      	mov	r1, r9
 8005482:	f7fb fb2b 	bl	8000adc <__aeabi_dcmplt>
 8005486:	2800      	cmp	r0, #0
 8005488:	f040 8289 	bne.w	800599e <_dtoa_r+0x976>
 800548c:	ec5b ab19 	vmov	sl, fp, d9
 8005490:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005492:	2b00      	cmp	r3, #0
 8005494:	f2c0 8148 	blt.w	8005728 <_dtoa_r+0x700>
 8005498:	9a00      	ldr	r2, [sp, #0]
 800549a:	2a0e      	cmp	r2, #14
 800549c:	f300 8144 	bgt.w	8005728 <_dtoa_r+0x700>
 80054a0:	4b67      	ldr	r3, [pc, #412]	; (8005640 <_dtoa_r+0x618>)
 80054a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80054a6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80054aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	f280 80d5 	bge.w	800565c <_dtoa_r+0x634>
 80054b2:	9b03      	ldr	r3, [sp, #12]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	f300 80d1 	bgt.w	800565c <_dtoa_r+0x634>
 80054ba:	f040 826f 	bne.w	800599c <_dtoa_r+0x974>
 80054be:	4b65      	ldr	r3, [pc, #404]	; (8005654 <_dtoa_r+0x62c>)
 80054c0:	2200      	movs	r2, #0
 80054c2:	4640      	mov	r0, r8
 80054c4:	4649      	mov	r1, r9
 80054c6:	f7fb f897 	bl	80005f8 <__aeabi_dmul>
 80054ca:	4652      	mov	r2, sl
 80054cc:	465b      	mov	r3, fp
 80054ce:	f7fb fb19 	bl	8000b04 <__aeabi_dcmpge>
 80054d2:	9e03      	ldr	r6, [sp, #12]
 80054d4:	4637      	mov	r7, r6
 80054d6:	2800      	cmp	r0, #0
 80054d8:	f040 8245 	bne.w	8005966 <_dtoa_r+0x93e>
 80054dc:	9d01      	ldr	r5, [sp, #4]
 80054de:	2331      	movs	r3, #49	; 0x31
 80054e0:	f805 3b01 	strb.w	r3, [r5], #1
 80054e4:	9b00      	ldr	r3, [sp, #0]
 80054e6:	3301      	adds	r3, #1
 80054e8:	9300      	str	r3, [sp, #0]
 80054ea:	e240      	b.n	800596e <_dtoa_r+0x946>
 80054ec:	07f2      	lsls	r2, r6, #31
 80054ee:	d505      	bpl.n	80054fc <_dtoa_r+0x4d4>
 80054f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054f4:	f7fb f880 	bl	80005f8 <__aeabi_dmul>
 80054f8:	3501      	adds	r5, #1
 80054fa:	2301      	movs	r3, #1
 80054fc:	1076      	asrs	r6, r6, #1
 80054fe:	3708      	adds	r7, #8
 8005500:	e777      	b.n	80053f2 <_dtoa_r+0x3ca>
 8005502:	2502      	movs	r5, #2
 8005504:	e779      	b.n	80053fa <_dtoa_r+0x3d2>
 8005506:	9f00      	ldr	r7, [sp, #0]
 8005508:	9e03      	ldr	r6, [sp, #12]
 800550a:	e794      	b.n	8005436 <_dtoa_r+0x40e>
 800550c:	9901      	ldr	r1, [sp, #4]
 800550e:	4b4c      	ldr	r3, [pc, #304]	; (8005640 <_dtoa_r+0x618>)
 8005510:	4431      	add	r1, r6
 8005512:	910d      	str	r1, [sp, #52]	; 0x34
 8005514:	9908      	ldr	r1, [sp, #32]
 8005516:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800551a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800551e:	2900      	cmp	r1, #0
 8005520:	d043      	beq.n	80055aa <_dtoa_r+0x582>
 8005522:	494d      	ldr	r1, [pc, #308]	; (8005658 <_dtoa_r+0x630>)
 8005524:	2000      	movs	r0, #0
 8005526:	f7fb f991 	bl	800084c <__aeabi_ddiv>
 800552a:	4652      	mov	r2, sl
 800552c:	465b      	mov	r3, fp
 800552e:	f7fa feab 	bl	8000288 <__aeabi_dsub>
 8005532:	9d01      	ldr	r5, [sp, #4]
 8005534:	4682      	mov	sl, r0
 8005536:	468b      	mov	fp, r1
 8005538:	4649      	mov	r1, r9
 800553a:	4640      	mov	r0, r8
 800553c:	f7fb fb0c 	bl	8000b58 <__aeabi_d2iz>
 8005540:	4606      	mov	r6, r0
 8005542:	f7fa ffef 	bl	8000524 <__aeabi_i2d>
 8005546:	4602      	mov	r2, r0
 8005548:	460b      	mov	r3, r1
 800554a:	4640      	mov	r0, r8
 800554c:	4649      	mov	r1, r9
 800554e:	f7fa fe9b 	bl	8000288 <__aeabi_dsub>
 8005552:	3630      	adds	r6, #48	; 0x30
 8005554:	f805 6b01 	strb.w	r6, [r5], #1
 8005558:	4652      	mov	r2, sl
 800555a:	465b      	mov	r3, fp
 800555c:	4680      	mov	r8, r0
 800555e:	4689      	mov	r9, r1
 8005560:	f7fb fabc 	bl	8000adc <__aeabi_dcmplt>
 8005564:	2800      	cmp	r0, #0
 8005566:	d163      	bne.n	8005630 <_dtoa_r+0x608>
 8005568:	4642      	mov	r2, r8
 800556a:	464b      	mov	r3, r9
 800556c:	4936      	ldr	r1, [pc, #216]	; (8005648 <_dtoa_r+0x620>)
 800556e:	2000      	movs	r0, #0
 8005570:	f7fa fe8a 	bl	8000288 <__aeabi_dsub>
 8005574:	4652      	mov	r2, sl
 8005576:	465b      	mov	r3, fp
 8005578:	f7fb fab0 	bl	8000adc <__aeabi_dcmplt>
 800557c:	2800      	cmp	r0, #0
 800557e:	f040 80b5 	bne.w	80056ec <_dtoa_r+0x6c4>
 8005582:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005584:	429d      	cmp	r5, r3
 8005586:	d081      	beq.n	800548c <_dtoa_r+0x464>
 8005588:	4b30      	ldr	r3, [pc, #192]	; (800564c <_dtoa_r+0x624>)
 800558a:	2200      	movs	r2, #0
 800558c:	4650      	mov	r0, sl
 800558e:	4659      	mov	r1, fp
 8005590:	f7fb f832 	bl	80005f8 <__aeabi_dmul>
 8005594:	4b2d      	ldr	r3, [pc, #180]	; (800564c <_dtoa_r+0x624>)
 8005596:	4682      	mov	sl, r0
 8005598:	468b      	mov	fp, r1
 800559a:	4640      	mov	r0, r8
 800559c:	4649      	mov	r1, r9
 800559e:	2200      	movs	r2, #0
 80055a0:	f7fb f82a 	bl	80005f8 <__aeabi_dmul>
 80055a4:	4680      	mov	r8, r0
 80055a6:	4689      	mov	r9, r1
 80055a8:	e7c6      	b.n	8005538 <_dtoa_r+0x510>
 80055aa:	4650      	mov	r0, sl
 80055ac:	4659      	mov	r1, fp
 80055ae:	f7fb f823 	bl	80005f8 <__aeabi_dmul>
 80055b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055b4:	9d01      	ldr	r5, [sp, #4]
 80055b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80055b8:	4682      	mov	sl, r0
 80055ba:	468b      	mov	fp, r1
 80055bc:	4649      	mov	r1, r9
 80055be:	4640      	mov	r0, r8
 80055c0:	f7fb faca 	bl	8000b58 <__aeabi_d2iz>
 80055c4:	4606      	mov	r6, r0
 80055c6:	f7fa ffad 	bl	8000524 <__aeabi_i2d>
 80055ca:	3630      	adds	r6, #48	; 0x30
 80055cc:	4602      	mov	r2, r0
 80055ce:	460b      	mov	r3, r1
 80055d0:	4640      	mov	r0, r8
 80055d2:	4649      	mov	r1, r9
 80055d4:	f7fa fe58 	bl	8000288 <__aeabi_dsub>
 80055d8:	f805 6b01 	strb.w	r6, [r5], #1
 80055dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055de:	429d      	cmp	r5, r3
 80055e0:	4680      	mov	r8, r0
 80055e2:	4689      	mov	r9, r1
 80055e4:	f04f 0200 	mov.w	r2, #0
 80055e8:	d124      	bne.n	8005634 <_dtoa_r+0x60c>
 80055ea:	4b1b      	ldr	r3, [pc, #108]	; (8005658 <_dtoa_r+0x630>)
 80055ec:	4650      	mov	r0, sl
 80055ee:	4659      	mov	r1, fp
 80055f0:	f7fa fe4c 	bl	800028c <__adddf3>
 80055f4:	4602      	mov	r2, r0
 80055f6:	460b      	mov	r3, r1
 80055f8:	4640      	mov	r0, r8
 80055fa:	4649      	mov	r1, r9
 80055fc:	f7fb fa8c 	bl	8000b18 <__aeabi_dcmpgt>
 8005600:	2800      	cmp	r0, #0
 8005602:	d173      	bne.n	80056ec <_dtoa_r+0x6c4>
 8005604:	4652      	mov	r2, sl
 8005606:	465b      	mov	r3, fp
 8005608:	4913      	ldr	r1, [pc, #76]	; (8005658 <_dtoa_r+0x630>)
 800560a:	2000      	movs	r0, #0
 800560c:	f7fa fe3c 	bl	8000288 <__aeabi_dsub>
 8005610:	4602      	mov	r2, r0
 8005612:	460b      	mov	r3, r1
 8005614:	4640      	mov	r0, r8
 8005616:	4649      	mov	r1, r9
 8005618:	f7fb fa60 	bl	8000adc <__aeabi_dcmplt>
 800561c:	2800      	cmp	r0, #0
 800561e:	f43f af35 	beq.w	800548c <_dtoa_r+0x464>
 8005622:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005624:	1e6b      	subs	r3, r5, #1
 8005626:	930f      	str	r3, [sp, #60]	; 0x3c
 8005628:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800562c:	2b30      	cmp	r3, #48	; 0x30
 800562e:	d0f8      	beq.n	8005622 <_dtoa_r+0x5fa>
 8005630:	9700      	str	r7, [sp, #0]
 8005632:	e049      	b.n	80056c8 <_dtoa_r+0x6a0>
 8005634:	4b05      	ldr	r3, [pc, #20]	; (800564c <_dtoa_r+0x624>)
 8005636:	f7fa ffdf 	bl	80005f8 <__aeabi_dmul>
 800563a:	4680      	mov	r8, r0
 800563c:	4689      	mov	r9, r1
 800563e:	e7bd      	b.n	80055bc <_dtoa_r+0x594>
 8005640:	08007100 	.word	0x08007100
 8005644:	080070d8 	.word	0x080070d8
 8005648:	3ff00000 	.word	0x3ff00000
 800564c:	40240000 	.word	0x40240000
 8005650:	401c0000 	.word	0x401c0000
 8005654:	40140000 	.word	0x40140000
 8005658:	3fe00000 	.word	0x3fe00000
 800565c:	9d01      	ldr	r5, [sp, #4]
 800565e:	4656      	mov	r6, sl
 8005660:	465f      	mov	r7, fp
 8005662:	4642      	mov	r2, r8
 8005664:	464b      	mov	r3, r9
 8005666:	4630      	mov	r0, r6
 8005668:	4639      	mov	r1, r7
 800566a:	f7fb f8ef 	bl	800084c <__aeabi_ddiv>
 800566e:	f7fb fa73 	bl	8000b58 <__aeabi_d2iz>
 8005672:	4682      	mov	sl, r0
 8005674:	f7fa ff56 	bl	8000524 <__aeabi_i2d>
 8005678:	4642      	mov	r2, r8
 800567a:	464b      	mov	r3, r9
 800567c:	f7fa ffbc 	bl	80005f8 <__aeabi_dmul>
 8005680:	4602      	mov	r2, r0
 8005682:	460b      	mov	r3, r1
 8005684:	4630      	mov	r0, r6
 8005686:	4639      	mov	r1, r7
 8005688:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800568c:	f7fa fdfc 	bl	8000288 <__aeabi_dsub>
 8005690:	f805 6b01 	strb.w	r6, [r5], #1
 8005694:	9e01      	ldr	r6, [sp, #4]
 8005696:	9f03      	ldr	r7, [sp, #12]
 8005698:	1bae      	subs	r6, r5, r6
 800569a:	42b7      	cmp	r7, r6
 800569c:	4602      	mov	r2, r0
 800569e:	460b      	mov	r3, r1
 80056a0:	d135      	bne.n	800570e <_dtoa_r+0x6e6>
 80056a2:	f7fa fdf3 	bl	800028c <__adddf3>
 80056a6:	4642      	mov	r2, r8
 80056a8:	464b      	mov	r3, r9
 80056aa:	4606      	mov	r6, r0
 80056ac:	460f      	mov	r7, r1
 80056ae:	f7fb fa33 	bl	8000b18 <__aeabi_dcmpgt>
 80056b2:	b9d0      	cbnz	r0, 80056ea <_dtoa_r+0x6c2>
 80056b4:	4642      	mov	r2, r8
 80056b6:	464b      	mov	r3, r9
 80056b8:	4630      	mov	r0, r6
 80056ba:	4639      	mov	r1, r7
 80056bc:	f7fb fa04 	bl	8000ac8 <__aeabi_dcmpeq>
 80056c0:	b110      	cbz	r0, 80056c8 <_dtoa_r+0x6a0>
 80056c2:	f01a 0f01 	tst.w	sl, #1
 80056c6:	d110      	bne.n	80056ea <_dtoa_r+0x6c2>
 80056c8:	4620      	mov	r0, r4
 80056ca:	ee18 1a10 	vmov	r1, s16
 80056ce:	f000 fd13 	bl	80060f8 <_Bfree>
 80056d2:	2300      	movs	r3, #0
 80056d4:	9800      	ldr	r0, [sp, #0]
 80056d6:	702b      	strb	r3, [r5, #0]
 80056d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80056da:	3001      	adds	r0, #1
 80056dc:	6018      	str	r0, [r3, #0]
 80056de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f43f acf1 	beq.w	80050c8 <_dtoa_r+0xa0>
 80056e6:	601d      	str	r5, [r3, #0]
 80056e8:	e4ee      	b.n	80050c8 <_dtoa_r+0xa0>
 80056ea:	9f00      	ldr	r7, [sp, #0]
 80056ec:	462b      	mov	r3, r5
 80056ee:	461d      	mov	r5, r3
 80056f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80056f4:	2a39      	cmp	r2, #57	; 0x39
 80056f6:	d106      	bne.n	8005706 <_dtoa_r+0x6de>
 80056f8:	9a01      	ldr	r2, [sp, #4]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d1f7      	bne.n	80056ee <_dtoa_r+0x6c6>
 80056fe:	9901      	ldr	r1, [sp, #4]
 8005700:	2230      	movs	r2, #48	; 0x30
 8005702:	3701      	adds	r7, #1
 8005704:	700a      	strb	r2, [r1, #0]
 8005706:	781a      	ldrb	r2, [r3, #0]
 8005708:	3201      	adds	r2, #1
 800570a:	701a      	strb	r2, [r3, #0]
 800570c:	e790      	b.n	8005630 <_dtoa_r+0x608>
 800570e:	4ba6      	ldr	r3, [pc, #664]	; (80059a8 <_dtoa_r+0x980>)
 8005710:	2200      	movs	r2, #0
 8005712:	f7fa ff71 	bl	80005f8 <__aeabi_dmul>
 8005716:	2200      	movs	r2, #0
 8005718:	2300      	movs	r3, #0
 800571a:	4606      	mov	r6, r0
 800571c:	460f      	mov	r7, r1
 800571e:	f7fb f9d3 	bl	8000ac8 <__aeabi_dcmpeq>
 8005722:	2800      	cmp	r0, #0
 8005724:	d09d      	beq.n	8005662 <_dtoa_r+0x63a>
 8005726:	e7cf      	b.n	80056c8 <_dtoa_r+0x6a0>
 8005728:	9a08      	ldr	r2, [sp, #32]
 800572a:	2a00      	cmp	r2, #0
 800572c:	f000 80d7 	beq.w	80058de <_dtoa_r+0x8b6>
 8005730:	9a06      	ldr	r2, [sp, #24]
 8005732:	2a01      	cmp	r2, #1
 8005734:	f300 80ba 	bgt.w	80058ac <_dtoa_r+0x884>
 8005738:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800573a:	2a00      	cmp	r2, #0
 800573c:	f000 80b2 	beq.w	80058a4 <_dtoa_r+0x87c>
 8005740:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005744:	9e07      	ldr	r6, [sp, #28]
 8005746:	9d04      	ldr	r5, [sp, #16]
 8005748:	9a04      	ldr	r2, [sp, #16]
 800574a:	441a      	add	r2, r3
 800574c:	9204      	str	r2, [sp, #16]
 800574e:	9a05      	ldr	r2, [sp, #20]
 8005750:	2101      	movs	r1, #1
 8005752:	441a      	add	r2, r3
 8005754:	4620      	mov	r0, r4
 8005756:	9205      	str	r2, [sp, #20]
 8005758:	f000 fd86 	bl	8006268 <__i2b>
 800575c:	4607      	mov	r7, r0
 800575e:	2d00      	cmp	r5, #0
 8005760:	dd0c      	ble.n	800577c <_dtoa_r+0x754>
 8005762:	9b05      	ldr	r3, [sp, #20]
 8005764:	2b00      	cmp	r3, #0
 8005766:	dd09      	ble.n	800577c <_dtoa_r+0x754>
 8005768:	42ab      	cmp	r3, r5
 800576a:	9a04      	ldr	r2, [sp, #16]
 800576c:	bfa8      	it	ge
 800576e:	462b      	movge	r3, r5
 8005770:	1ad2      	subs	r2, r2, r3
 8005772:	9204      	str	r2, [sp, #16]
 8005774:	9a05      	ldr	r2, [sp, #20]
 8005776:	1aed      	subs	r5, r5, r3
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	9305      	str	r3, [sp, #20]
 800577c:	9b07      	ldr	r3, [sp, #28]
 800577e:	b31b      	cbz	r3, 80057c8 <_dtoa_r+0x7a0>
 8005780:	9b08      	ldr	r3, [sp, #32]
 8005782:	2b00      	cmp	r3, #0
 8005784:	f000 80af 	beq.w	80058e6 <_dtoa_r+0x8be>
 8005788:	2e00      	cmp	r6, #0
 800578a:	dd13      	ble.n	80057b4 <_dtoa_r+0x78c>
 800578c:	4639      	mov	r1, r7
 800578e:	4632      	mov	r2, r6
 8005790:	4620      	mov	r0, r4
 8005792:	f000 fe29 	bl	80063e8 <__pow5mult>
 8005796:	ee18 2a10 	vmov	r2, s16
 800579a:	4601      	mov	r1, r0
 800579c:	4607      	mov	r7, r0
 800579e:	4620      	mov	r0, r4
 80057a0:	f000 fd78 	bl	8006294 <__multiply>
 80057a4:	ee18 1a10 	vmov	r1, s16
 80057a8:	4680      	mov	r8, r0
 80057aa:	4620      	mov	r0, r4
 80057ac:	f000 fca4 	bl	80060f8 <_Bfree>
 80057b0:	ee08 8a10 	vmov	s16, r8
 80057b4:	9b07      	ldr	r3, [sp, #28]
 80057b6:	1b9a      	subs	r2, r3, r6
 80057b8:	d006      	beq.n	80057c8 <_dtoa_r+0x7a0>
 80057ba:	ee18 1a10 	vmov	r1, s16
 80057be:	4620      	mov	r0, r4
 80057c0:	f000 fe12 	bl	80063e8 <__pow5mult>
 80057c4:	ee08 0a10 	vmov	s16, r0
 80057c8:	2101      	movs	r1, #1
 80057ca:	4620      	mov	r0, r4
 80057cc:	f000 fd4c 	bl	8006268 <__i2b>
 80057d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	4606      	mov	r6, r0
 80057d6:	f340 8088 	ble.w	80058ea <_dtoa_r+0x8c2>
 80057da:	461a      	mov	r2, r3
 80057dc:	4601      	mov	r1, r0
 80057de:	4620      	mov	r0, r4
 80057e0:	f000 fe02 	bl	80063e8 <__pow5mult>
 80057e4:	9b06      	ldr	r3, [sp, #24]
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	4606      	mov	r6, r0
 80057ea:	f340 8081 	ble.w	80058f0 <_dtoa_r+0x8c8>
 80057ee:	f04f 0800 	mov.w	r8, #0
 80057f2:	6933      	ldr	r3, [r6, #16]
 80057f4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80057f8:	6918      	ldr	r0, [r3, #16]
 80057fa:	f000 fce5 	bl	80061c8 <__hi0bits>
 80057fe:	f1c0 0020 	rsb	r0, r0, #32
 8005802:	9b05      	ldr	r3, [sp, #20]
 8005804:	4418      	add	r0, r3
 8005806:	f010 001f 	ands.w	r0, r0, #31
 800580a:	f000 8092 	beq.w	8005932 <_dtoa_r+0x90a>
 800580e:	f1c0 0320 	rsb	r3, r0, #32
 8005812:	2b04      	cmp	r3, #4
 8005814:	f340 808a 	ble.w	800592c <_dtoa_r+0x904>
 8005818:	f1c0 001c 	rsb	r0, r0, #28
 800581c:	9b04      	ldr	r3, [sp, #16]
 800581e:	4403      	add	r3, r0
 8005820:	9304      	str	r3, [sp, #16]
 8005822:	9b05      	ldr	r3, [sp, #20]
 8005824:	4403      	add	r3, r0
 8005826:	4405      	add	r5, r0
 8005828:	9305      	str	r3, [sp, #20]
 800582a:	9b04      	ldr	r3, [sp, #16]
 800582c:	2b00      	cmp	r3, #0
 800582e:	dd07      	ble.n	8005840 <_dtoa_r+0x818>
 8005830:	ee18 1a10 	vmov	r1, s16
 8005834:	461a      	mov	r2, r3
 8005836:	4620      	mov	r0, r4
 8005838:	f000 fe30 	bl	800649c <__lshift>
 800583c:	ee08 0a10 	vmov	s16, r0
 8005840:	9b05      	ldr	r3, [sp, #20]
 8005842:	2b00      	cmp	r3, #0
 8005844:	dd05      	ble.n	8005852 <_dtoa_r+0x82a>
 8005846:	4631      	mov	r1, r6
 8005848:	461a      	mov	r2, r3
 800584a:	4620      	mov	r0, r4
 800584c:	f000 fe26 	bl	800649c <__lshift>
 8005850:	4606      	mov	r6, r0
 8005852:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005854:	2b00      	cmp	r3, #0
 8005856:	d06e      	beq.n	8005936 <_dtoa_r+0x90e>
 8005858:	ee18 0a10 	vmov	r0, s16
 800585c:	4631      	mov	r1, r6
 800585e:	f000 fe8d 	bl	800657c <__mcmp>
 8005862:	2800      	cmp	r0, #0
 8005864:	da67      	bge.n	8005936 <_dtoa_r+0x90e>
 8005866:	9b00      	ldr	r3, [sp, #0]
 8005868:	3b01      	subs	r3, #1
 800586a:	ee18 1a10 	vmov	r1, s16
 800586e:	9300      	str	r3, [sp, #0]
 8005870:	220a      	movs	r2, #10
 8005872:	2300      	movs	r3, #0
 8005874:	4620      	mov	r0, r4
 8005876:	f000 fc61 	bl	800613c <__multadd>
 800587a:	9b08      	ldr	r3, [sp, #32]
 800587c:	ee08 0a10 	vmov	s16, r0
 8005880:	2b00      	cmp	r3, #0
 8005882:	f000 81b1 	beq.w	8005be8 <_dtoa_r+0xbc0>
 8005886:	2300      	movs	r3, #0
 8005888:	4639      	mov	r1, r7
 800588a:	220a      	movs	r2, #10
 800588c:	4620      	mov	r0, r4
 800588e:	f000 fc55 	bl	800613c <__multadd>
 8005892:	9b02      	ldr	r3, [sp, #8]
 8005894:	2b00      	cmp	r3, #0
 8005896:	4607      	mov	r7, r0
 8005898:	f300 808e 	bgt.w	80059b8 <_dtoa_r+0x990>
 800589c:	9b06      	ldr	r3, [sp, #24]
 800589e:	2b02      	cmp	r3, #2
 80058a0:	dc51      	bgt.n	8005946 <_dtoa_r+0x91e>
 80058a2:	e089      	b.n	80059b8 <_dtoa_r+0x990>
 80058a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80058a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80058aa:	e74b      	b.n	8005744 <_dtoa_r+0x71c>
 80058ac:	9b03      	ldr	r3, [sp, #12]
 80058ae:	1e5e      	subs	r6, r3, #1
 80058b0:	9b07      	ldr	r3, [sp, #28]
 80058b2:	42b3      	cmp	r3, r6
 80058b4:	bfbf      	itttt	lt
 80058b6:	9b07      	ldrlt	r3, [sp, #28]
 80058b8:	9607      	strlt	r6, [sp, #28]
 80058ba:	1af2      	sublt	r2, r6, r3
 80058bc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80058be:	bfb6      	itet	lt
 80058c0:	189b      	addlt	r3, r3, r2
 80058c2:	1b9e      	subge	r6, r3, r6
 80058c4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80058c6:	9b03      	ldr	r3, [sp, #12]
 80058c8:	bfb8      	it	lt
 80058ca:	2600      	movlt	r6, #0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	bfb7      	itett	lt
 80058d0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80058d4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80058d8:	1a9d      	sublt	r5, r3, r2
 80058da:	2300      	movlt	r3, #0
 80058dc:	e734      	b.n	8005748 <_dtoa_r+0x720>
 80058de:	9e07      	ldr	r6, [sp, #28]
 80058e0:	9d04      	ldr	r5, [sp, #16]
 80058e2:	9f08      	ldr	r7, [sp, #32]
 80058e4:	e73b      	b.n	800575e <_dtoa_r+0x736>
 80058e6:	9a07      	ldr	r2, [sp, #28]
 80058e8:	e767      	b.n	80057ba <_dtoa_r+0x792>
 80058ea:	9b06      	ldr	r3, [sp, #24]
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	dc18      	bgt.n	8005922 <_dtoa_r+0x8fa>
 80058f0:	f1ba 0f00 	cmp.w	sl, #0
 80058f4:	d115      	bne.n	8005922 <_dtoa_r+0x8fa>
 80058f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80058fa:	b993      	cbnz	r3, 8005922 <_dtoa_r+0x8fa>
 80058fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005900:	0d1b      	lsrs	r3, r3, #20
 8005902:	051b      	lsls	r3, r3, #20
 8005904:	b183      	cbz	r3, 8005928 <_dtoa_r+0x900>
 8005906:	9b04      	ldr	r3, [sp, #16]
 8005908:	3301      	adds	r3, #1
 800590a:	9304      	str	r3, [sp, #16]
 800590c:	9b05      	ldr	r3, [sp, #20]
 800590e:	3301      	adds	r3, #1
 8005910:	9305      	str	r3, [sp, #20]
 8005912:	f04f 0801 	mov.w	r8, #1
 8005916:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005918:	2b00      	cmp	r3, #0
 800591a:	f47f af6a 	bne.w	80057f2 <_dtoa_r+0x7ca>
 800591e:	2001      	movs	r0, #1
 8005920:	e76f      	b.n	8005802 <_dtoa_r+0x7da>
 8005922:	f04f 0800 	mov.w	r8, #0
 8005926:	e7f6      	b.n	8005916 <_dtoa_r+0x8ee>
 8005928:	4698      	mov	r8, r3
 800592a:	e7f4      	b.n	8005916 <_dtoa_r+0x8ee>
 800592c:	f43f af7d 	beq.w	800582a <_dtoa_r+0x802>
 8005930:	4618      	mov	r0, r3
 8005932:	301c      	adds	r0, #28
 8005934:	e772      	b.n	800581c <_dtoa_r+0x7f4>
 8005936:	9b03      	ldr	r3, [sp, #12]
 8005938:	2b00      	cmp	r3, #0
 800593a:	dc37      	bgt.n	80059ac <_dtoa_r+0x984>
 800593c:	9b06      	ldr	r3, [sp, #24]
 800593e:	2b02      	cmp	r3, #2
 8005940:	dd34      	ble.n	80059ac <_dtoa_r+0x984>
 8005942:	9b03      	ldr	r3, [sp, #12]
 8005944:	9302      	str	r3, [sp, #8]
 8005946:	9b02      	ldr	r3, [sp, #8]
 8005948:	b96b      	cbnz	r3, 8005966 <_dtoa_r+0x93e>
 800594a:	4631      	mov	r1, r6
 800594c:	2205      	movs	r2, #5
 800594e:	4620      	mov	r0, r4
 8005950:	f000 fbf4 	bl	800613c <__multadd>
 8005954:	4601      	mov	r1, r0
 8005956:	4606      	mov	r6, r0
 8005958:	ee18 0a10 	vmov	r0, s16
 800595c:	f000 fe0e 	bl	800657c <__mcmp>
 8005960:	2800      	cmp	r0, #0
 8005962:	f73f adbb 	bgt.w	80054dc <_dtoa_r+0x4b4>
 8005966:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005968:	9d01      	ldr	r5, [sp, #4]
 800596a:	43db      	mvns	r3, r3
 800596c:	9300      	str	r3, [sp, #0]
 800596e:	f04f 0800 	mov.w	r8, #0
 8005972:	4631      	mov	r1, r6
 8005974:	4620      	mov	r0, r4
 8005976:	f000 fbbf 	bl	80060f8 <_Bfree>
 800597a:	2f00      	cmp	r7, #0
 800597c:	f43f aea4 	beq.w	80056c8 <_dtoa_r+0x6a0>
 8005980:	f1b8 0f00 	cmp.w	r8, #0
 8005984:	d005      	beq.n	8005992 <_dtoa_r+0x96a>
 8005986:	45b8      	cmp	r8, r7
 8005988:	d003      	beq.n	8005992 <_dtoa_r+0x96a>
 800598a:	4641      	mov	r1, r8
 800598c:	4620      	mov	r0, r4
 800598e:	f000 fbb3 	bl	80060f8 <_Bfree>
 8005992:	4639      	mov	r1, r7
 8005994:	4620      	mov	r0, r4
 8005996:	f000 fbaf 	bl	80060f8 <_Bfree>
 800599a:	e695      	b.n	80056c8 <_dtoa_r+0x6a0>
 800599c:	2600      	movs	r6, #0
 800599e:	4637      	mov	r7, r6
 80059a0:	e7e1      	b.n	8005966 <_dtoa_r+0x93e>
 80059a2:	9700      	str	r7, [sp, #0]
 80059a4:	4637      	mov	r7, r6
 80059a6:	e599      	b.n	80054dc <_dtoa_r+0x4b4>
 80059a8:	40240000 	.word	0x40240000
 80059ac:	9b08      	ldr	r3, [sp, #32]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	f000 80ca 	beq.w	8005b48 <_dtoa_r+0xb20>
 80059b4:	9b03      	ldr	r3, [sp, #12]
 80059b6:	9302      	str	r3, [sp, #8]
 80059b8:	2d00      	cmp	r5, #0
 80059ba:	dd05      	ble.n	80059c8 <_dtoa_r+0x9a0>
 80059bc:	4639      	mov	r1, r7
 80059be:	462a      	mov	r2, r5
 80059c0:	4620      	mov	r0, r4
 80059c2:	f000 fd6b 	bl	800649c <__lshift>
 80059c6:	4607      	mov	r7, r0
 80059c8:	f1b8 0f00 	cmp.w	r8, #0
 80059cc:	d05b      	beq.n	8005a86 <_dtoa_r+0xa5e>
 80059ce:	6879      	ldr	r1, [r7, #4]
 80059d0:	4620      	mov	r0, r4
 80059d2:	f000 fb51 	bl	8006078 <_Balloc>
 80059d6:	4605      	mov	r5, r0
 80059d8:	b928      	cbnz	r0, 80059e6 <_dtoa_r+0x9be>
 80059da:	4b87      	ldr	r3, [pc, #540]	; (8005bf8 <_dtoa_r+0xbd0>)
 80059dc:	4602      	mov	r2, r0
 80059de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80059e2:	f7ff bb3b 	b.w	800505c <_dtoa_r+0x34>
 80059e6:	693a      	ldr	r2, [r7, #16]
 80059e8:	3202      	adds	r2, #2
 80059ea:	0092      	lsls	r2, r2, #2
 80059ec:	f107 010c 	add.w	r1, r7, #12
 80059f0:	300c      	adds	r0, #12
 80059f2:	f000 fb33 	bl	800605c <memcpy>
 80059f6:	2201      	movs	r2, #1
 80059f8:	4629      	mov	r1, r5
 80059fa:	4620      	mov	r0, r4
 80059fc:	f000 fd4e 	bl	800649c <__lshift>
 8005a00:	9b01      	ldr	r3, [sp, #4]
 8005a02:	f103 0901 	add.w	r9, r3, #1
 8005a06:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8005a0a:	4413      	add	r3, r2
 8005a0c:	9305      	str	r3, [sp, #20]
 8005a0e:	f00a 0301 	and.w	r3, sl, #1
 8005a12:	46b8      	mov	r8, r7
 8005a14:	9304      	str	r3, [sp, #16]
 8005a16:	4607      	mov	r7, r0
 8005a18:	4631      	mov	r1, r6
 8005a1a:	ee18 0a10 	vmov	r0, s16
 8005a1e:	f7ff fa75 	bl	8004f0c <quorem>
 8005a22:	4641      	mov	r1, r8
 8005a24:	9002      	str	r0, [sp, #8]
 8005a26:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005a2a:	ee18 0a10 	vmov	r0, s16
 8005a2e:	f000 fda5 	bl	800657c <__mcmp>
 8005a32:	463a      	mov	r2, r7
 8005a34:	9003      	str	r0, [sp, #12]
 8005a36:	4631      	mov	r1, r6
 8005a38:	4620      	mov	r0, r4
 8005a3a:	f000 fdbb 	bl	80065b4 <__mdiff>
 8005a3e:	68c2      	ldr	r2, [r0, #12]
 8005a40:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8005a44:	4605      	mov	r5, r0
 8005a46:	bb02      	cbnz	r2, 8005a8a <_dtoa_r+0xa62>
 8005a48:	4601      	mov	r1, r0
 8005a4a:	ee18 0a10 	vmov	r0, s16
 8005a4e:	f000 fd95 	bl	800657c <__mcmp>
 8005a52:	4602      	mov	r2, r0
 8005a54:	4629      	mov	r1, r5
 8005a56:	4620      	mov	r0, r4
 8005a58:	9207      	str	r2, [sp, #28]
 8005a5a:	f000 fb4d 	bl	80060f8 <_Bfree>
 8005a5e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8005a62:	ea43 0102 	orr.w	r1, r3, r2
 8005a66:	9b04      	ldr	r3, [sp, #16]
 8005a68:	430b      	orrs	r3, r1
 8005a6a:	464d      	mov	r5, r9
 8005a6c:	d10f      	bne.n	8005a8e <_dtoa_r+0xa66>
 8005a6e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005a72:	d02a      	beq.n	8005aca <_dtoa_r+0xaa2>
 8005a74:	9b03      	ldr	r3, [sp, #12]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	dd02      	ble.n	8005a80 <_dtoa_r+0xa58>
 8005a7a:	9b02      	ldr	r3, [sp, #8]
 8005a7c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005a80:	f88b a000 	strb.w	sl, [fp]
 8005a84:	e775      	b.n	8005972 <_dtoa_r+0x94a>
 8005a86:	4638      	mov	r0, r7
 8005a88:	e7ba      	b.n	8005a00 <_dtoa_r+0x9d8>
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	e7e2      	b.n	8005a54 <_dtoa_r+0xa2c>
 8005a8e:	9b03      	ldr	r3, [sp, #12]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	db04      	blt.n	8005a9e <_dtoa_r+0xa76>
 8005a94:	9906      	ldr	r1, [sp, #24]
 8005a96:	430b      	orrs	r3, r1
 8005a98:	9904      	ldr	r1, [sp, #16]
 8005a9a:	430b      	orrs	r3, r1
 8005a9c:	d122      	bne.n	8005ae4 <_dtoa_r+0xabc>
 8005a9e:	2a00      	cmp	r2, #0
 8005aa0:	ddee      	ble.n	8005a80 <_dtoa_r+0xa58>
 8005aa2:	ee18 1a10 	vmov	r1, s16
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	4620      	mov	r0, r4
 8005aaa:	f000 fcf7 	bl	800649c <__lshift>
 8005aae:	4631      	mov	r1, r6
 8005ab0:	ee08 0a10 	vmov	s16, r0
 8005ab4:	f000 fd62 	bl	800657c <__mcmp>
 8005ab8:	2800      	cmp	r0, #0
 8005aba:	dc03      	bgt.n	8005ac4 <_dtoa_r+0xa9c>
 8005abc:	d1e0      	bne.n	8005a80 <_dtoa_r+0xa58>
 8005abe:	f01a 0f01 	tst.w	sl, #1
 8005ac2:	d0dd      	beq.n	8005a80 <_dtoa_r+0xa58>
 8005ac4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005ac8:	d1d7      	bne.n	8005a7a <_dtoa_r+0xa52>
 8005aca:	2339      	movs	r3, #57	; 0x39
 8005acc:	f88b 3000 	strb.w	r3, [fp]
 8005ad0:	462b      	mov	r3, r5
 8005ad2:	461d      	mov	r5, r3
 8005ad4:	3b01      	subs	r3, #1
 8005ad6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005ada:	2a39      	cmp	r2, #57	; 0x39
 8005adc:	d071      	beq.n	8005bc2 <_dtoa_r+0xb9a>
 8005ade:	3201      	adds	r2, #1
 8005ae0:	701a      	strb	r2, [r3, #0]
 8005ae2:	e746      	b.n	8005972 <_dtoa_r+0x94a>
 8005ae4:	2a00      	cmp	r2, #0
 8005ae6:	dd07      	ble.n	8005af8 <_dtoa_r+0xad0>
 8005ae8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005aec:	d0ed      	beq.n	8005aca <_dtoa_r+0xaa2>
 8005aee:	f10a 0301 	add.w	r3, sl, #1
 8005af2:	f88b 3000 	strb.w	r3, [fp]
 8005af6:	e73c      	b.n	8005972 <_dtoa_r+0x94a>
 8005af8:	9b05      	ldr	r3, [sp, #20]
 8005afa:	f809 ac01 	strb.w	sl, [r9, #-1]
 8005afe:	4599      	cmp	r9, r3
 8005b00:	d047      	beq.n	8005b92 <_dtoa_r+0xb6a>
 8005b02:	ee18 1a10 	vmov	r1, s16
 8005b06:	2300      	movs	r3, #0
 8005b08:	220a      	movs	r2, #10
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	f000 fb16 	bl	800613c <__multadd>
 8005b10:	45b8      	cmp	r8, r7
 8005b12:	ee08 0a10 	vmov	s16, r0
 8005b16:	f04f 0300 	mov.w	r3, #0
 8005b1a:	f04f 020a 	mov.w	r2, #10
 8005b1e:	4641      	mov	r1, r8
 8005b20:	4620      	mov	r0, r4
 8005b22:	d106      	bne.n	8005b32 <_dtoa_r+0xb0a>
 8005b24:	f000 fb0a 	bl	800613c <__multadd>
 8005b28:	4680      	mov	r8, r0
 8005b2a:	4607      	mov	r7, r0
 8005b2c:	f109 0901 	add.w	r9, r9, #1
 8005b30:	e772      	b.n	8005a18 <_dtoa_r+0x9f0>
 8005b32:	f000 fb03 	bl	800613c <__multadd>
 8005b36:	4639      	mov	r1, r7
 8005b38:	4680      	mov	r8, r0
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	220a      	movs	r2, #10
 8005b3e:	4620      	mov	r0, r4
 8005b40:	f000 fafc 	bl	800613c <__multadd>
 8005b44:	4607      	mov	r7, r0
 8005b46:	e7f1      	b.n	8005b2c <_dtoa_r+0xb04>
 8005b48:	9b03      	ldr	r3, [sp, #12]
 8005b4a:	9302      	str	r3, [sp, #8]
 8005b4c:	9d01      	ldr	r5, [sp, #4]
 8005b4e:	ee18 0a10 	vmov	r0, s16
 8005b52:	4631      	mov	r1, r6
 8005b54:	f7ff f9da 	bl	8004f0c <quorem>
 8005b58:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005b5c:	9b01      	ldr	r3, [sp, #4]
 8005b5e:	f805 ab01 	strb.w	sl, [r5], #1
 8005b62:	1aea      	subs	r2, r5, r3
 8005b64:	9b02      	ldr	r3, [sp, #8]
 8005b66:	4293      	cmp	r3, r2
 8005b68:	dd09      	ble.n	8005b7e <_dtoa_r+0xb56>
 8005b6a:	ee18 1a10 	vmov	r1, s16
 8005b6e:	2300      	movs	r3, #0
 8005b70:	220a      	movs	r2, #10
 8005b72:	4620      	mov	r0, r4
 8005b74:	f000 fae2 	bl	800613c <__multadd>
 8005b78:	ee08 0a10 	vmov	s16, r0
 8005b7c:	e7e7      	b.n	8005b4e <_dtoa_r+0xb26>
 8005b7e:	9b02      	ldr	r3, [sp, #8]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	bfc8      	it	gt
 8005b84:	461d      	movgt	r5, r3
 8005b86:	9b01      	ldr	r3, [sp, #4]
 8005b88:	bfd8      	it	le
 8005b8a:	2501      	movle	r5, #1
 8005b8c:	441d      	add	r5, r3
 8005b8e:	f04f 0800 	mov.w	r8, #0
 8005b92:	ee18 1a10 	vmov	r1, s16
 8005b96:	2201      	movs	r2, #1
 8005b98:	4620      	mov	r0, r4
 8005b9a:	f000 fc7f 	bl	800649c <__lshift>
 8005b9e:	4631      	mov	r1, r6
 8005ba0:	ee08 0a10 	vmov	s16, r0
 8005ba4:	f000 fcea 	bl	800657c <__mcmp>
 8005ba8:	2800      	cmp	r0, #0
 8005baa:	dc91      	bgt.n	8005ad0 <_dtoa_r+0xaa8>
 8005bac:	d102      	bne.n	8005bb4 <_dtoa_r+0xb8c>
 8005bae:	f01a 0f01 	tst.w	sl, #1
 8005bb2:	d18d      	bne.n	8005ad0 <_dtoa_r+0xaa8>
 8005bb4:	462b      	mov	r3, r5
 8005bb6:	461d      	mov	r5, r3
 8005bb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005bbc:	2a30      	cmp	r2, #48	; 0x30
 8005bbe:	d0fa      	beq.n	8005bb6 <_dtoa_r+0xb8e>
 8005bc0:	e6d7      	b.n	8005972 <_dtoa_r+0x94a>
 8005bc2:	9a01      	ldr	r2, [sp, #4]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d184      	bne.n	8005ad2 <_dtoa_r+0xaaa>
 8005bc8:	9b00      	ldr	r3, [sp, #0]
 8005bca:	3301      	adds	r3, #1
 8005bcc:	9300      	str	r3, [sp, #0]
 8005bce:	2331      	movs	r3, #49	; 0x31
 8005bd0:	7013      	strb	r3, [r2, #0]
 8005bd2:	e6ce      	b.n	8005972 <_dtoa_r+0x94a>
 8005bd4:	4b09      	ldr	r3, [pc, #36]	; (8005bfc <_dtoa_r+0xbd4>)
 8005bd6:	f7ff ba95 	b.w	8005104 <_dtoa_r+0xdc>
 8005bda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	f47f aa6e 	bne.w	80050be <_dtoa_r+0x96>
 8005be2:	4b07      	ldr	r3, [pc, #28]	; (8005c00 <_dtoa_r+0xbd8>)
 8005be4:	f7ff ba8e 	b.w	8005104 <_dtoa_r+0xdc>
 8005be8:	9b02      	ldr	r3, [sp, #8]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	dcae      	bgt.n	8005b4c <_dtoa_r+0xb24>
 8005bee:	9b06      	ldr	r3, [sp, #24]
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	f73f aea8 	bgt.w	8005946 <_dtoa_r+0x91e>
 8005bf6:	e7a9      	b.n	8005b4c <_dtoa_r+0xb24>
 8005bf8:	08007007 	.word	0x08007007
 8005bfc:	08006f64 	.word	0x08006f64
 8005c00:	08006f88 	.word	0x08006f88

08005c04 <__sflush_r>:
 8005c04:	898a      	ldrh	r2, [r1, #12]
 8005c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c0a:	4605      	mov	r5, r0
 8005c0c:	0710      	lsls	r0, r2, #28
 8005c0e:	460c      	mov	r4, r1
 8005c10:	d458      	bmi.n	8005cc4 <__sflush_r+0xc0>
 8005c12:	684b      	ldr	r3, [r1, #4]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	dc05      	bgt.n	8005c24 <__sflush_r+0x20>
 8005c18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	dc02      	bgt.n	8005c24 <__sflush_r+0x20>
 8005c1e:	2000      	movs	r0, #0
 8005c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005c26:	2e00      	cmp	r6, #0
 8005c28:	d0f9      	beq.n	8005c1e <__sflush_r+0x1a>
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005c30:	682f      	ldr	r7, [r5, #0]
 8005c32:	602b      	str	r3, [r5, #0]
 8005c34:	d032      	beq.n	8005c9c <__sflush_r+0x98>
 8005c36:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005c38:	89a3      	ldrh	r3, [r4, #12]
 8005c3a:	075a      	lsls	r2, r3, #29
 8005c3c:	d505      	bpl.n	8005c4a <__sflush_r+0x46>
 8005c3e:	6863      	ldr	r3, [r4, #4]
 8005c40:	1ac0      	subs	r0, r0, r3
 8005c42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005c44:	b10b      	cbz	r3, 8005c4a <__sflush_r+0x46>
 8005c46:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005c48:	1ac0      	subs	r0, r0, r3
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005c50:	6a21      	ldr	r1, [r4, #32]
 8005c52:	4628      	mov	r0, r5
 8005c54:	47b0      	blx	r6
 8005c56:	1c43      	adds	r3, r0, #1
 8005c58:	89a3      	ldrh	r3, [r4, #12]
 8005c5a:	d106      	bne.n	8005c6a <__sflush_r+0x66>
 8005c5c:	6829      	ldr	r1, [r5, #0]
 8005c5e:	291d      	cmp	r1, #29
 8005c60:	d82c      	bhi.n	8005cbc <__sflush_r+0xb8>
 8005c62:	4a2a      	ldr	r2, [pc, #168]	; (8005d0c <__sflush_r+0x108>)
 8005c64:	40ca      	lsrs	r2, r1
 8005c66:	07d6      	lsls	r6, r2, #31
 8005c68:	d528      	bpl.n	8005cbc <__sflush_r+0xb8>
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	6062      	str	r2, [r4, #4]
 8005c6e:	04d9      	lsls	r1, r3, #19
 8005c70:	6922      	ldr	r2, [r4, #16]
 8005c72:	6022      	str	r2, [r4, #0]
 8005c74:	d504      	bpl.n	8005c80 <__sflush_r+0x7c>
 8005c76:	1c42      	adds	r2, r0, #1
 8005c78:	d101      	bne.n	8005c7e <__sflush_r+0x7a>
 8005c7a:	682b      	ldr	r3, [r5, #0]
 8005c7c:	b903      	cbnz	r3, 8005c80 <__sflush_r+0x7c>
 8005c7e:	6560      	str	r0, [r4, #84]	; 0x54
 8005c80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c82:	602f      	str	r7, [r5, #0]
 8005c84:	2900      	cmp	r1, #0
 8005c86:	d0ca      	beq.n	8005c1e <__sflush_r+0x1a>
 8005c88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c8c:	4299      	cmp	r1, r3
 8005c8e:	d002      	beq.n	8005c96 <__sflush_r+0x92>
 8005c90:	4628      	mov	r0, r5
 8005c92:	f000 fd8b 	bl	80067ac <_free_r>
 8005c96:	2000      	movs	r0, #0
 8005c98:	6360      	str	r0, [r4, #52]	; 0x34
 8005c9a:	e7c1      	b.n	8005c20 <__sflush_r+0x1c>
 8005c9c:	6a21      	ldr	r1, [r4, #32]
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	47b0      	blx	r6
 8005ca4:	1c41      	adds	r1, r0, #1
 8005ca6:	d1c7      	bne.n	8005c38 <__sflush_r+0x34>
 8005ca8:	682b      	ldr	r3, [r5, #0]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d0c4      	beq.n	8005c38 <__sflush_r+0x34>
 8005cae:	2b1d      	cmp	r3, #29
 8005cb0:	d001      	beq.n	8005cb6 <__sflush_r+0xb2>
 8005cb2:	2b16      	cmp	r3, #22
 8005cb4:	d101      	bne.n	8005cba <__sflush_r+0xb6>
 8005cb6:	602f      	str	r7, [r5, #0]
 8005cb8:	e7b1      	b.n	8005c1e <__sflush_r+0x1a>
 8005cba:	89a3      	ldrh	r3, [r4, #12]
 8005cbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cc0:	81a3      	strh	r3, [r4, #12]
 8005cc2:	e7ad      	b.n	8005c20 <__sflush_r+0x1c>
 8005cc4:	690f      	ldr	r7, [r1, #16]
 8005cc6:	2f00      	cmp	r7, #0
 8005cc8:	d0a9      	beq.n	8005c1e <__sflush_r+0x1a>
 8005cca:	0793      	lsls	r3, r2, #30
 8005ccc:	680e      	ldr	r6, [r1, #0]
 8005cce:	bf08      	it	eq
 8005cd0:	694b      	ldreq	r3, [r1, #20]
 8005cd2:	600f      	str	r7, [r1, #0]
 8005cd4:	bf18      	it	ne
 8005cd6:	2300      	movne	r3, #0
 8005cd8:	eba6 0807 	sub.w	r8, r6, r7
 8005cdc:	608b      	str	r3, [r1, #8]
 8005cde:	f1b8 0f00 	cmp.w	r8, #0
 8005ce2:	dd9c      	ble.n	8005c1e <__sflush_r+0x1a>
 8005ce4:	6a21      	ldr	r1, [r4, #32]
 8005ce6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005ce8:	4643      	mov	r3, r8
 8005cea:	463a      	mov	r2, r7
 8005cec:	4628      	mov	r0, r5
 8005cee:	47b0      	blx	r6
 8005cf0:	2800      	cmp	r0, #0
 8005cf2:	dc06      	bgt.n	8005d02 <__sflush_r+0xfe>
 8005cf4:	89a3      	ldrh	r3, [r4, #12]
 8005cf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cfa:	81a3      	strh	r3, [r4, #12]
 8005cfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d00:	e78e      	b.n	8005c20 <__sflush_r+0x1c>
 8005d02:	4407      	add	r7, r0
 8005d04:	eba8 0800 	sub.w	r8, r8, r0
 8005d08:	e7e9      	b.n	8005cde <__sflush_r+0xda>
 8005d0a:	bf00      	nop
 8005d0c:	20400001 	.word	0x20400001

08005d10 <_fflush_r>:
 8005d10:	b538      	push	{r3, r4, r5, lr}
 8005d12:	690b      	ldr	r3, [r1, #16]
 8005d14:	4605      	mov	r5, r0
 8005d16:	460c      	mov	r4, r1
 8005d18:	b913      	cbnz	r3, 8005d20 <_fflush_r+0x10>
 8005d1a:	2500      	movs	r5, #0
 8005d1c:	4628      	mov	r0, r5
 8005d1e:	bd38      	pop	{r3, r4, r5, pc}
 8005d20:	b118      	cbz	r0, 8005d2a <_fflush_r+0x1a>
 8005d22:	6983      	ldr	r3, [r0, #24]
 8005d24:	b90b      	cbnz	r3, 8005d2a <_fflush_r+0x1a>
 8005d26:	f000 f887 	bl	8005e38 <__sinit>
 8005d2a:	4b14      	ldr	r3, [pc, #80]	; (8005d7c <_fflush_r+0x6c>)
 8005d2c:	429c      	cmp	r4, r3
 8005d2e:	d11b      	bne.n	8005d68 <_fflush_r+0x58>
 8005d30:	686c      	ldr	r4, [r5, #4]
 8005d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d0ef      	beq.n	8005d1a <_fflush_r+0xa>
 8005d3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005d3c:	07d0      	lsls	r0, r2, #31
 8005d3e:	d404      	bmi.n	8005d4a <_fflush_r+0x3a>
 8005d40:	0599      	lsls	r1, r3, #22
 8005d42:	d402      	bmi.n	8005d4a <_fflush_r+0x3a>
 8005d44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d46:	f000 f91a 	bl	8005f7e <__retarget_lock_acquire_recursive>
 8005d4a:	4628      	mov	r0, r5
 8005d4c:	4621      	mov	r1, r4
 8005d4e:	f7ff ff59 	bl	8005c04 <__sflush_r>
 8005d52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d54:	07da      	lsls	r2, r3, #31
 8005d56:	4605      	mov	r5, r0
 8005d58:	d4e0      	bmi.n	8005d1c <_fflush_r+0xc>
 8005d5a:	89a3      	ldrh	r3, [r4, #12]
 8005d5c:	059b      	lsls	r3, r3, #22
 8005d5e:	d4dd      	bmi.n	8005d1c <_fflush_r+0xc>
 8005d60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d62:	f000 f90d 	bl	8005f80 <__retarget_lock_release_recursive>
 8005d66:	e7d9      	b.n	8005d1c <_fflush_r+0xc>
 8005d68:	4b05      	ldr	r3, [pc, #20]	; (8005d80 <_fflush_r+0x70>)
 8005d6a:	429c      	cmp	r4, r3
 8005d6c:	d101      	bne.n	8005d72 <_fflush_r+0x62>
 8005d6e:	68ac      	ldr	r4, [r5, #8]
 8005d70:	e7df      	b.n	8005d32 <_fflush_r+0x22>
 8005d72:	4b04      	ldr	r3, [pc, #16]	; (8005d84 <_fflush_r+0x74>)
 8005d74:	429c      	cmp	r4, r3
 8005d76:	bf08      	it	eq
 8005d78:	68ec      	ldreq	r4, [r5, #12]
 8005d7a:	e7da      	b.n	8005d32 <_fflush_r+0x22>
 8005d7c:	08007038 	.word	0x08007038
 8005d80:	08007058 	.word	0x08007058
 8005d84:	08007018 	.word	0x08007018

08005d88 <std>:
 8005d88:	2300      	movs	r3, #0
 8005d8a:	b510      	push	{r4, lr}
 8005d8c:	4604      	mov	r4, r0
 8005d8e:	e9c0 3300 	strd	r3, r3, [r0]
 8005d92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d96:	6083      	str	r3, [r0, #8]
 8005d98:	8181      	strh	r1, [r0, #12]
 8005d9a:	6643      	str	r3, [r0, #100]	; 0x64
 8005d9c:	81c2      	strh	r2, [r0, #14]
 8005d9e:	6183      	str	r3, [r0, #24]
 8005da0:	4619      	mov	r1, r3
 8005da2:	2208      	movs	r2, #8
 8005da4:	305c      	adds	r0, #92	; 0x5c
 8005da6:	f7fe fa3b 	bl	8004220 <memset>
 8005daa:	4b05      	ldr	r3, [pc, #20]	; (8005dc0 <std+0x38>)
 8005dac:	6263      	str	r3, [r4, #36]	; 0x24
 8005dae:	4b05      	ldr	r3, [pc, #20]	; (8005dc4 <std+0x3c>)
 8005db0:	62a3      	str	r3, [r4, #40]	; 0x28
 8005db2:	4b05      	ldr	r3, [pc, #20]	; (8005dc8 <std+0x40>)
 8005db4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005db6:	4b05      	ldr	r3, [pc, #20]	; (8005dcc <std+0x44>)
 8005db8:	6224      	str	r4, [r4, #32]
 8005dba:	6323      	str	r3, [r4, #48]	; 0x30
 8005dbc:	bd10      	pop	{r4, pc}
 8005dbe:	bf00      	nop
 8005dc0:	0800698d 	.word	0x0800698d
 8005dc4:	080069af 	.word	0x080069af
 8005dc8:	080069e7 	.word	0x080069e7
 8005dcc:	08006a0b 	.word	0x08006a0b

08005dd0 <_cleanup_r>:
 8005dd0:	4901      	ldr	r1, [pc, #4]	; (8005dd8 <_cleanup_r+0x8>)
 8005dd2:	f000 b8af 	b.w	8005f34 <_fwalk_reent>
 8005dd6:	bf00      	nop
 8005dd8:	08005d11 	.word	0x08005d11

08005ddc <__sfmoreglue>:
 8005ddc:	b570      	push	{r4, r5, r6, lr}
 8005dde:	2268      	movs	r2, #104	; 0x68
 8005de0:	1e4d      	subs	r5, r1, #1
 8005de2:	4355      	muls	r5, r2
 8005de4:	460e      	mov	r6, r1
 8005de6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005dea:	f000 fd4b 	bl	8006884 <_malloc_r>
 8005dee:	4604      	mov	r4, r0
 8005df0:	b140      	cbz	r0, 8005e04 <__sfmoreglue+0x28>
 8005df2:	2100      	movs	r1, #0
 8005df4:	e9c0 1600 	strd	r1, r6, [r0]
 8005df8:	300c      	adds	r0, #12
 8005dfa:	60a0      	str	r0, [r4, #8]
 8005dfc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005e00:	f7fe fa0e 	bl	8004220 <memset>
 8005e04:	4620      	mov	r0, r4
 8005e06:	bd70      	pop	{r4, r5, r6, pc}

08005e08 <__sfp_lock_acquire>:
 8005e08:	4801      	ldr	r0, [pc, #4]	; (8005e10 <__sfp_lock_acquire+0x8>)
 8005e0a:	f000 b8b8 	b.w	8005f7e <__retarget_lock_acquire_recursive>
 8005e0e:	bf00      	nop
 8005e10:	20000339 	.word	0x20000339

08005e14 <__sfp_lock_release>:
 8005e14:	4801      	ldr	r0, [pc, #4]	; (8005e1c <__sfp_lock_release+0x8>)
 8005e16:	f000 b8b3 	b.w	8005f80 <__retarget_lock_release_recursive>
 8005e1a:	bf00      	nop
 8005e1c:	20000339 	.word	0x20000339

08005e20 <__sinit_lock_acquire>:
 8005e20:	4801      	ldr	r0, [pc, #4]	; (8005e28 <__sinit_lock_acquire+0x8>)
 8005e22:	f000 b8ac 	b.w	8005f7e <__retarget_lock_acquire_recursive>
 8005e26:	bf00      	nop
 8005e28:	2000033a 	.word	0x2000033a

08005e2c <__sinit_lock_release>:
 8005e2c:	4801      	ldr	r0, [pc, #4]	; (8005e34 <__sinit_lock_release+0x8>)
 8005e2e:	f000 b8a7 	b.w	8005f80 <__retarget_lock_release_recursive>
 8005e32:	bf00      	nop
 8005e34:	2000033a 	.word	0x2000033a

08005e38 <__sinit>:
 8005e38:	b510      	push	{r4, lr}
 8005e3a:	4604      	mov	r4, r0
 8005e3c:	f7ff fff0 	bl	8005e20 <__sinit_lock_acquire>
 8005e40:	69a3      	ldr	r3, [r4, #24]
 8005e42:	b11b      	cbz	r3, 8005e4c <__sinit+0x14>
 8005e44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e48:	f7ff bff0 	b.w	8005e2c <__sinit_lock_release>
 8005e4c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005e50:	6523      	str	r3, [r4, #80]	; 0x50
 8005e52:	4b13      	ldr	r3, [pc, #76]	; (8005ea0 <__sinit+0x68>)
 8005e54:	4a13      	ldr	r2, [pc, #76]	; (8005ea4 <__sinit+0x6c>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	62a2      	str	r2, [r4, #40]	; 0x28
 8005e5a:	42a3      	cmp	r3, r4
 8005e5c:	bf04      	itt	eq
 8005e5e:	2301      	moveq	r3, #1
 8005e60:	61a3      	streq	r3, [r4, #24]
 8005e62:	4620      	mov	r0, r4
 8005e64:	f000 f820 	bl	8005ea8 <__sfp>
 8005e68:	6060      	str	r0, [r4, #4]
 8005e6a:	4620      	mov	r0, r4
 8005e6c:	f000 f81c 	bl	8005ea8 <__sfp>
 8005e70:	60a0      	str	r0, [r4, #8]
 8005e72:	4620      	mov	r0, r4
 8005e74:	f000 f818 	bl	8005ea8 <__sfp>
 8005e78:	2200      	movs	r2, #0
 8005e7a:	60e0      	str	r0, [r4, #12]
 8005e7c:	2104      	movs	r1, #4
 8005e7e:	6860      	ldr	r0, [r4, #4]
 8005e80:	f7ff ff82 	bl	8005d88 <std>
 8005e84:	68a0      	ldr	r0, [r4, #8]
 8005e86:	2201      	movs	r2, #1
 8005e88:	2109      	movs	r1, #9
 8005e8a:	f7ff ff7d 	bl	8005d88 <std>
 8005e8e:	68e0      	ldr	r0, [r4, #12]
 8005e90:	2202      	movs	r2, #2
 8005e92:	2112      	movs	r1, #18
 8005e94:	f7ff ff78 	bl	8005d88 <std>
 8005e98:	2301      	movs	r3, #1
 8005e9a:	61a3      	str	r3, [r4, #24]
 8005e9c:	e7d2      	b.n	8005e44 <__sinit+0xc>
 8005e9e:	bf00      	nop
 8005ea0:	08006f50 	.word	0x08006f50
 8005ea4:	08005dd1 	.word	0x08005dd1

08005ea8 <__sfp>:
 8005ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eaa:	4607      	mov	r7, r0
 8005eac:	f7ff ffac 	bl	8005e08 <__sfp_lock_acquire>
 8005eb0:	4b1e      	ldr	r3, [pc, #120]	; (8005f2c <__sfp+0x84>)
 8005eb2:	681e      	ldr	r6, [r3, #0]
 8005eb4:	69b3      	ldr	r3, [r6, #24]
 8005eb6:	b913      	cbnz	r3, 8005ebe <__sfp+0x16>
 8005eb8:	4630      	mov	r0, r6
 8005eba:	f7ff ffbd 	bl	8005e38 <__sinit>
 8005ebe:	3648      	adds	r6, #72	; 0x48
 8005ec0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005ec4:	3b01      	subs	r3, #1
 8005ec6:	d503      	bpl.n	8005ed0 <__sfp+0x28>
 8005ec8:	6833      	ldr	r3, [r6, #0]
 8005eca:	b30b      	cbz	r3, 8005f10 <__sfp+0x68>
 8005ecc:	6836      	ldr	r6, [r6, #0]
 8005ece:	e7f7      	b.n	8005ec0 <__sfp+0x18>
 8005ed0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005ed4:	b9d5      	cbnz	r5, 8005f0c <__sfp+0x64>
 8005ed6:	4b16      	ldr	r3, [pc, #88]	; (8005f30 <__sfp+0x88>)
 8005ed8:	60e3      	str	r3, [r4, #12]
 8005eda:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005ede:	6665      	str	r5, [r4, #100]	; 0x64
 8005ee0:	f000 f84c 	bl	8005f7c <__retarget_lock_init_recursive>
 8005ee4:	f7ff ff96 	bl	8005e14 <__sfp_lock_release>
 8005ee8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005eec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005ef0:	6025      	str	r5, [r4, #0]
 8005ef2:	61a5      	str	r5, [r4, #24]
 8005ef4:	2208      	movs	r2, #8
 8005ef6:	4629      	mov	r1, r5
 8005ef8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005efc:	f7fe f990 	bl	8004220 <memset>
 8005f00:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005f04:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005f08:	4620      	mov	r0, r4
 8005f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f0c:	3468      	adds	r4, #104	; 0x68
 8005f0e:	e7d9      	b.n	8005ec4 <__sfp+0x1c>
 8005f10:	2104      	movs	r1, #4
 8005f12:	4638      	mov	r0, r7
 8005f14:	f7ff ff62 	bl	8005ddc <__sfmoreglue>
 8005f18:	4604      	mov	r4, r0
 8005f1a:	6030      	str	r0, [r6, #0]
 8005f1c:	2800      	cmp	r0, #0
 8005f1e:	d1d5      	bne.n	8005ecc <__sfp+0x24>
 8005f20:	f7ff ff78 	bl	8005e14 <__sfp_lock_release>
 8005f24:	230c      	movs	r3, #12
 8005f26:	603b      	str	r3, [r7, #0]
 8005f28:	e7ee      	b.n	8005f08 <__sfp+0x60>
 8005f2a:	bf00      	nop
 8005f2c:	08006f50 	.word	0x08006f50
 8005f30:	ffff0001 	.word	0xffff0001

08005f34 <_fwalk_reent>:
 8005f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f38:	4606      	mov	r6, r0
 8005f3a:	4688      	mov	r8, r1
 8005f3c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005f40:	2700      	movs	r7, #0
 8005f42:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f46:	f1b9 0901 	subs.w	r9, r9, #1
 8005f4a:	d505      	bpl.n	8005f58 <_fwalk_reent+0x24>
 8005f4c:	6824      	ldr	r4, [r4, #0]
 8005f4e:	2c00      	cmp	r4, #0
 8005f50:	d1f7      	bne.n	8005f42 <_fwalk_reent+0xe>
 8005f52:	4638      	mov	r0, r7
 8005f54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f58:	89ab      	ldrh	r3, [r5, #12]
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d907      	bls.n	8005f6e <_fwalk_reent+0x3a>
 8005f5e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f62:	3301      	adds	r3, #1
 8005f64:	d003      	beq.n	8005f6e <_fwalk_reent+0x3a>
 8005f66:	4629      	mov	r1, r5
 8005f68:	4630      	mov	r0, r6
 8005f6a:	47c0      	blx	r8
 8005f6c:	4307      	orrs	r7, r0
 8005f6e:	3568      	adds	r5, #104	; 0x68
 8005f70:	e7e9      	b.n	8005f46 <_fwalk_reent+0x12>
	...

08005f74 <_localeconv_r>:
 8005f74:	4800      	ldr	r0, [pc, #0]	; (8005f78 <_localeconv_r+0x4>)
 8005f76:	4770      	bx	lr
 8005f78:	20000160 	.word	0x20000160

08005f7c <__retarget_lock_init_recursive>:
 8005f7c:	4770      	bx	lr

08005f7e <__retarget_lock_acquire_recursive>:
 8005f7e:	4770      	bx	lr

08005f80 <__retarget_lock_release_recursive>:
 8005f80:	4770      	bx	lr

08005f82 <__swhatbuf_r>:
 8005f82:	b570      	push	{r4, r5, r6, lr}
 8005f84:	460e      	mov	r6, r1
 8005f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f8a:	2900      	cmp	r1, #0
 8005f8c:	b096      	sub	sp, #88	; 0x58
 8005f8e:	4614      	mov	r4, r2
 8005f90:	461d      	mov	r5, r3
 8005f92:	da08      	bge.n	8005fa6 <__swhatbuf_r+0x24>
 8005f94:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	602a      	str	r2, [r5, #0]
 8005f9c:	061a      	lsls	r2, r3, #24
 8005f9e:	d410      	bmi.n	8005fc2 <__swhatbuf_r+0x40>
 8005fa0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005fa4:	e00e      	b.n	8005fc4 <__swhatbuf_r+0x42>
 8005fa6:	466a      	mov	r2, sp
 8005fa8:	f000 fd86 	bl	8006ab8 <_fstat_r>
 8005fac:	2800      	cmp	r0, #0
 8005fae:	dbf1      	blt.n	8005f94 <__swhatbuf_r+0x12>
 8005fb0:	9a01      	ldr	r2, [sp, #4]
 8005fb2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005fb6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005fba:	425a      	negs	r2, r3
 8005fbc:	415a      	adcs	r2, r3
 8005fbe:	602a      	str	r2, [r5, #0]
 8005fc0:	e7ee      	b.n	8005fa0 <__swhatbuf_r+0x1e>
 8005fc2:	2340      	movs	r3, #64	; 0x40
 8005fc4:	2000      	movs	r0, #0
 8005fc6:	6023      	str	r3, [r4, #0]
 8005fc8:	b016      	add	sp, #88	; 0x58
 8005fca:	bd70      	pop	{r4, r5, r6, pc}

08005fcc <__smakebuf_r>:
 8005fcc:	898b      	ldrh	r3, [r1, #12]
 8005fce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005fd0:	079d      	lsls	r5, r3, #30
 8005fd2:	4606      	mov	r6, r0
 8005fd4:	460c      	mov	r4, r1
 8005fd6:	d507      	bpl.n	8005fe8 <__smakebuf_r+0x1c>
 8005fd8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005fdc:	6023      	str	r3, [r4, #0]
 8005fde:	6123      	str	r3, [r4, #16]
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	6163      	str	r3, [r4, #20]
 8005fe4:	b002      	add	sp, #8
 8005fe6:	bd70      	pop	{r4, r5, r6, pc}
 8005fe8:	ab01      	add	r3, sp, #4
 8005fea:	466a      	mov	r2, sp
 8005fec:	f7ff ffc9 	bl	8005f82 <__swhatbuf_r>
 8005ff0:	9900      	ldr	r1, [sp, #0]
 8005ff2:	4605      	mov	r5, r0
 8005ff4:	4630      	mov	r0, r6
 8005ff6:	f000 fc45 	bl	8006884 <_malloc_r>
 8005ffa:	b948      	cbnz	r0, 8006010 <__smakebuf_r+0x44>
 8005ffc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006000:	059a      	lsls	r2, r3, #22
 8006002:	d4ef      	bmi.n	8005fe4 <__smakebuf_r+0x18>
 8006004:	f023 0303 	bic.w	r3, r3, #3
 8006008:	f043 0302 	orr.w	r3, r3, #2
 800600c:	81a3      	strh	r3, [r4, #12]
 800600e:	e7e3      	b.n	8005fd8 <__smakebuf_r+0xc>
 8006010:	4b0d      	ldr	r3, [pc, #52]	; (8006048 <__smakebuf_r+0x7c>)
 8006012:	62b3      	str	r3, [r6, #40]	; 0x28
 8006014:	89a3      	ldrh	r3, [r4, #12]
 8006016:	6020      	str	r0, [r4, #0]
 8006018:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800601c:	81a3      	strh	r3, [r4, #12]
 800601e:	9b00      	ldr	r3, [sp, #0]
 8006020:	6163      	str	r3, [r4, #20]
 8006022:	9b01      	ldr	r3, [sp, #4]
 8006024:	6120      	str	r0, [r4, #16]
 8006026:	b15b      	cbz	r3, 8006040 <__smakebuf_r+0x74>
 8006028:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800602c:	4630      	mov	r0, r6
 800602e:	f000 fd55 	bl	8006adc <_isatty_r>
 8006032:	b128      	cbz	r0, 8006040 <__smakebuf_r+0x74>
 8006034:	89a3      	ldrh	r3, [r4, #12]
 8006036:	f023 0303 	bic.w	r3, r3, #3
 800603a:	f043 0301 	orr.w	r3, r3, #1
 800603e:	81a3      	strh	r3, [r4, #12]
 8006040:	89a0      	ldrh	r0, [r4, #12]
 8006042:	4305      	orrs	r5, r0
 8006044:	81a5      	strh	r5, [r4, #12]
 8006046:	e7cd      	b.n	8005fe4 <__smakebuf_r+0x18>
 8006048:	08005dd1 	.word	0x08005dd1

0800604c <malloc>:
 800604c:	4b02      	ldr	r3, [pc, #8]	; (8006058 <malloc+0xc>)
 800604e:	4601      	mov	r1, r0
 8006050:	6818      	ldr	r0, [r3, #0]
 8006052:	f000 bc17 	b.w	8006884 <_malloc_r>
 8006056:	bf00      	nop
 8006058:	2000000c 	.word	0x2000000c

0800605c <memcpy>:
 800605c:	440a      	add	r2, r1
 800605e:	4291      	cmp	r1, r2
 8006060:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006064:	d100      	bne.n	8006068 <memcpy+0xc>
 8006066:	4770      	bx	lr
 8006068:	b510      	push	{r4, lr}
 800606a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800606e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006072:	4291      	cmp	r1, r2
 8006074:	d1f9      	bne.n	800606a <memcpy+0xe>
 8006076:	bd10      	pop	{r4, pc}

08006078 <_Balloc>:
 8006078:	b570      	push	{r4, r5, r6, lr}
 800607a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800607c:	4604      	mov	r4, r0
 800607e:	460d      	mov	r5, r1
 8006080:	b976      	cbnz	r6, 80060a0 <_Balloc+0x28>
 8006082:	2010      	movs	r0, #16
 8006084:	f7ff ffe2 	bl	800604c <malloc>
 8006088:	4602      	mov	r2, r0
 800608a:	6260      	str	r0, [r4, #36]	; 0x24
 800608c:	b920      	cbnz	r0, 8006098 <_Balloc+0x20>
 800608e:	4b18      	ldr	r3, [pc, #96]	; (80060f0 <_Balloc+0x78>)
 8006090:	4818      	ldr	r0, [pc, #96]	; (80060f4 <_Balloc+0x7c>)
 8006092:	2166      	movs	r1, #102	; 0x66
 8006094:	f000 fcd0 	bl	8006a38 <__assert_func>
 8006098:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800609c:	6006      	str	r6, [r0, #0]
 800609e:	60c6      	str	r6, [r0, #12]
 80060a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80060a2:	68f3      	ldr	r3, [r6, #12]
 80060a4:	b183      	cbz	r3, 80060c8 <_Balloc+0x50>
 80060a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80060ae:	b9b8      	cbnz	r0, 80060e0 <_Balloc+0x68>
 80060b0:	2101      	movs	r1, #1
 80060b2:	fa01 f605 	lsl.w	r6, r1, r5
 80060b6:	1d72      	adds	r2, r6, #5
 80060b8:	0092      	lsls	r2, r2, #2
 80060ba:	4620      	mov	r0, r4
 80060bc:	f000 fb60 	bl	8006780 <_calloc_r>
 80060c0:	b160      	cbz	r0, 80060dc <_Balloc+0x64>
 80060c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80060c6:	e00e      	b.n	80060e6 <_Balloc+0x6e>
 80060c8:	2221      	movs	r2, #33	; 0x21
 80060ca:	2104      	movs	r1, #4
 80060cc:	4620      	mov	r0, r4
 80060ce:	f000 fb57 	bl	8006780 <_calloc_r>
 80060d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060d4:	60f0      	str	r0, [r6, #12]
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d1e4      	bne.n	80060a6 <_Balloc+0x2e>
 80060dc:	2000      	movs	r0, #0
 80060de:	bd70      	pop	{r4, r5, r6, pc}
 80060e0:	6802      	ldr	r2, [r0, #0]
 80060e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80060e6:	2300      	movs	r3, #0
 80060e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80060ec:	e7f7      	b.n	80060de <_Balloc+0x66>
 80060ee:	bf00      	nop
 80060f0:	08006f95 	.word	0x08006f95
 80060f4:	08007078 	.word	0x08007078

080060f8 <_Bfree>:
 80060f8:	b570      	push	{r4, r5, r6, lr}
 80060fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80060fc:	4605      	mov	r5, r0
 80060fe:	460c      	mov	r4, r1
 8006100:	b976      	cbnz	r6, 8006120 <_Bfree+0x28>
 8006102:	2010      	movs	r0, #16
 8006104:	f7ff ffa2 	bl	800604c <malloc>
 8006108:	4602      	mov	r2, r0
 800610a:	6268      	str	r0, [r5, #36]	; 0x24
 800610c:	b920      	cbnz	r0, 8006118 <_Bfree+0x20>
 800610e:	4b09      	ldr	r3, [pc, #36]	; (8006134 <_Bfree+0x3c>)
 8006110:	4809      	ldr	r0, [pc, #36]	; (8006138 <_Bfree+0x40>)
 8006112:	218a      	movs	r1, #138	; 0x8a
 8006114:	f000 fc90 	bl	8006a38 <__assert_func>
 8006118:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800611c:	6006      	str	r6, [r0, #0]
 800611e:	60c6      	str	r6, [r0, #12]
 8006120:	b13c      	cbz	r4, 8006132 <_Bfree+0x3a>
 8006122:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006124:	6862      	ldr	r2, [r4, #4]
 8006126:	68db      	ldr	r3, [r3, #12]
 8006128:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800612c:	6021      	str	r1, [r4, #0]
 800612e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006132:	bd70      	pop	{r4, r5, r6, pc}
 8006134:	08006f95 	.word	0x08006f95
 8006138:	08007078 	.word	0x08007078

0800613c <__multadd>:
 800613c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006140:	690d      	ldr	r5, [r1, #16]
 8006142:	4607      	mov	r7, r0
 8006144:	460c      	mov	r4, r1
 8006146:	461e      	mov	r6, r3
 8006148:	f101 0c14 	add.w	ip, r1, #20
 800614c:	2000      	movs	r0, #0
 800614e:	f8dc 3000 	ldr.w	r3, [ip]
 8006152:	b299      	uxth	r1, r3
 8006154:	fb02 6101 	mla	r1, r2, r1, r6
 8006158:	0c1e      	lsrs	r6, r3, #16
 800615a:	0c0b      	lsrs	r3, r1, #16
 800615c:	fb02 3306 	mla	r3, r2, r6, r3
 8006160:	b289      	uxth	r1, r1
 8006162:	3001      	adds	r0, #1
 8006164:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006168:	4285      	cmp	r5, r0
 800616a:	f84c 1b04 	str.w	r1, [ip], #4
 800616e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006172:	dcec      	bgt.n	800614e <__multadd+0x12>
 8006174:	b30e      	cbz	r6, 80061ba <__multadd+0x7e>
 8006176:	68a3      	ldr	r3, [r4, #8]
 8006178:	42ab      	cmp	r3, r5
 800617a:	dc19      	bgt.n	80061b0 <__multadd+0x74>
 800617c:	6861      	ldr	r1, [r4, #4]
 800617e:	4638      	mov	r0, r7
 8006180:	3101      	adds	r1, #1
 8006182:	f7ff ff79 	bl	8006078 <_Balloc>
 8006186:	4680      	mov	r8, r0
 8006188:	b928      	cbnz	r0, 8006196 <__multadd+0x5a>
 800618a:	4602      	mov	r2, r0
 800618c:	4b0c      	ldr	r3, [pc, #48]	; (80061c0 <__multadd+0x84>)
 800618e:	480d      	ldr	r0, [pc, #52]	; (80061c4 <__multadd+0x88>)
 8006190:	21b5      	movs	r1, #181	; 0xb5
 8006192:	f000 fc51 	bl	8006a38 <__assert_func>
 8006196:	6922      	ldr	r2, [r4, #16]
 8006198:	3202      	adds	r2, #2
 800619a:	f104 010c 	add.w	r1, r4, #12
 800619e:	0092      	lsls	r2, r2, #2
 80061a0:	300c      	adds	r0, #12
 80061a2:	f7ff ff5b 	bl	800605c <memcpy>
 80061a6:	4621      	mov	r1, r4
 80061a8:	4638      	mov	r0, r7
 80061aa:	f7ff ffa5 	bl	80060f8 <_Bfree>
 80061ae:	4644      	mov	r4, r8
 80061b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80061b4:	3501      	adds	r5, #1
 80061b6:	615e      	str	r6, [r3, #20]
 80061b8:	6125      	str	r5, [r4, #16]
 80061ba:	4620      	mov	r0, r4
 80061bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061c0:	08007007 	.word	0x08007007
 80061c4:	08007078 	.word	0x08007078

080061c8 <__hi0bits>:
 80061c8:	0c03      	lsrs	r3, r0, #16
 80061ca:	041b      	lsls	r3, r3, #16
 80061cc:	b9d3      	cbnz	r3, 8006204 <__hi0bits+0x3c>
 80061ce:	0400      	lsls	r0, r0, #16
 80061d0:	2310      	movs	r3, #16
 80061d2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80061d6:	bf04      	itt	eq
 80061d8:	0200      	lsleq	r0, r0, #8
 80061da:	3308      	addeq	r3, #8
 80061dc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80061e0:	bf04      	itt	eq
 80061e2:	0100      	lsleq	r0, r0, #4
 80061e4:	3304      	addeq	r3, #4
 80061e6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80061ea:	bf04      	itt	eq
 80061ec:	0080      	lsleq	r0, r0, #2
 80061ee:	3302      	addeq	r3, #2
 80061f0:	2800      	cmp	r0, #0
 80061f2:	db05      	blt.n	8006200 <__hi0bits+0x38>
 80061f4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80061f8:	f103 0301 	add.w	r3, r3, #1
 80061fc:	bf08      	it	eq
 80061fe:	2320      	moveq	r3, #32
 8006200:	4618      	mov	r0, r3
 8006202:	4770      	bx	lr
 8006204:	2300      	movs	r3, #0
 8006206:	e7e4      	b.n	80061d2 <__hi0bits+0xa>

08006208 <__lo0bits>:
 8006208:	6803      	ldr	r3, [r0, #0]
 800620a:	f013 0207 	ands.w	r2, r3, #7
 800620e:	4601      	mov	r1, r0
 8006210:	d00b      	beq.n	800622a <__lo0bits+0x22>
 8006212:	07da      	lsls	r2, r3, #31
 8006214:	d423      	bmi.n	800625e <__lo0bits+0x56>
 8006216:	0798      	lsls	r0, r3, #30
 8006218:	bf49      	itett	mi
 800621a:	085b      	lsrmi	r3, r3, #1
 800621c:	089b      	lsrpl	r3, r3, #2
 800621e:	2001      	movmi	r0, #1
 8006220:	600b      	strmi	r3, [r1, #0]
 8006222:	bf5c      	itt	pl
 8006224:	600b      	strpl	r3, [r1, #0]
 8006226:	2002      	movpl	r0, #2
 8006228:	4770      	bx	lr
 800622a:	b298      	uxth	r0, r3
 800622c:	b9a8      	cbnz	r0, 800625a <__lo0bits+0x52>
 800622e:	0c1b      	lsrs	r3, r3, #16
 8006230:	2010      	movs	r0, #16
 8006232:	b2da      	uxtb	r2, r3
 8006234:	b90a      	cbnz	r2, 800623a <__lo0bits+0x32>
 8006236:	3008      	adds	r0, #8
 8006238:	0a1b      	lsrs	r3, r3, #8
 800623a:	071a      	lsls	r2, r3, #28
 800623c:	bf04      	itt	eq
 800623e:	091b      	lsreq	r3, r3, #4
 8006240:	3004      	addeq	r0, #4
 8006242:	079a      	lsls	r2, r3, #30
 8006244:	bf04      	itt	eq
 8006246:	089b      	lsreq	r3, r3, #2
 8006248:	3002      	addeq	r0, #2
 800624a:	07da      	lsls	r2, r3, #31
 800624c:	d403      	bmi.n	8006256 <__lo0bits+0x4e>
 800624e:	085b      	lsrs	r3, r3, #1
 8006250:	f100 0001 	add.w	r0, r0, #1
 8006254:	d005      	beq.n	8006262 <__lo0bits+0x5a>
 8006256:	600b      	str	r3, [r1, #0]
 8006258:	4770      	bx	lr
 800625a:	4610      	mov	r0, r2
 800625c:	e7e9      	b.n	8006232 <__lo0bits+0x2a>
 800625e:	2000      	movs	r0, #0
 8006260:	4770      	bx	lr
 8006262:	2020      	movs	r0, #32
 8006264:	4770      	bx	lr
	...

08006268 <__i2b>:
 8006268:	b510      	push	{r4, lr}
 800626a:	460c      	mov	r4, r1
 800626c:	2101      	movs	r1, #1
 800626e:	f7ff ff03 	bl	8006078 <_Balloc>
 8006272:	4602      	mov	r2, r0
 8006274:	b928      	cbnz	r0, 8006282 <__i2b+0x1a>
 8006276:	4b05      	ldr	r3, [pc, #20]	; (800628c <__i2b+0x24>)
 8006278:	4805      	ldr	r0, [pc, #20]	; (8006290 <__i2b+0x28>)
 800627a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800627e:	f000 fbdb 	bl	8006a38 <__assert_func>
 8006282:	2301      	movs	r3, #1
 8006284:	6144      	str	r4, [r0, #20]
 8006286:	6103      	str	r3, [r0, #16]
 8006288:	bd10      	pop	{r4, pc}
 800628a:	bf00      	nop
 800628c:	08007007 	.word	0x08007007
 8006290:	08007078 	.word	0x08007078

08006294 <__multiply>:
 8006294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006298:	4691      	mov	r9, r2
 800629a:	690a      	ldr	r2, [r1, #16]
 800629c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80062a0:	429a      	cmp	r2, r3
 80062a2:	bfb8      	it	lt
 80062a4:	460b      	movlt	r3, r1
 80062a6:	460c      	mov	r4, r1
 80062a8:	bfbc      	itt	lt
 80062aa:	464c      	movlt	r4, r9
 80062ac:	4699      	movlt	r9, r3
 80062ae:	6927      	ldr	r7, [r4, #16]
 80062b0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80062b4:	68a3      	ldr	r3, [r4, #8]
 80062b6:	6861      	ldr	r1, [r4, #4]
 80062b8:	eb07 060a 	add.w	r6, r7, sl
 80062bc:	42b3      	cmp	r3, r6
 80062be:	b085      	sub	sp, #20
 80062c0:	bfb8      	it	lt
 80062c2:	3101      	addlt	r1, #1
 80062c4:	f7ff fed8 	bl	8006078 <_Balloc>
 80062c8:	b930      	cbnz	r0, 80062d8 <__multiply+0x44>
 80062ca:	4602      	mov	r2, r0
 80062cc:	4b44      	ldr	r3, [pc, #272]	; (80063e0 <__multiply+0x14c>)
 80062ce:	4845      	ldr	r0, [pc, #276]	; (80063e4 <__multiply+0x150>)
 80062d0:	f240 115d 	movw	r1, #349	; 0x15d
 80062d4:	f000 fbb0 	bl	8006a38 <__assert_func>
 80062d8:	f100 0514 	add.w	r5, r0, #20
 80062dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80062e0:	462b      	mov	r3, r5
 80062e2:	2200      	movs	r2, #0
 80062e4:	4543      	cmp	r3, r8
 80062e6:	d321      	bcc.n	800632c <__multiply+0x98>
 80062e8:	f104 0314 	add.w	r3, r4, #20
 80062ec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80062f0:	f109 0314 	add.w	r3, r9, #20
 80062f4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80062f8:	9202      	str	r2, [sp, #8]
 80062fa:	1b3a      	subs	r2, r7, r4
 80062fc:	3a15      	subs	r2, #21
 80062fe:	f022 0203 	bic.w	r2, r2, #3
 8006302:	3204      	adds	r2, #4
 8006304:	f104 0115 	add.w	r1, r4, #21
 8006308:	428f      	cmp	r7, r1
 800630a:	bf38      	it	cc
 800630c:	2204      	movcc	r2, #4
 800630e:	9201      	str	r2, [sp, #4]
 8006310:	9a02      	ldr	r2, [sp, #8]
 8006312:	9303      	str	r3, [sp, #12]
 8006314:	429a      	cmp	r2, r3
 8006316:	d80c      	bhi.n	8006332 <__multiply+0x9e>
 8006318:	2e00      	cmp	r6, #0
 800631a:	dd03      	ble.n	8006324 <__multiply+0x90>
 800631c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006320:	2b00      	cmp	r3, #0
 8006322:	d05a      	beq.n	80063da <__multiply+0x146>
 8006324:	6106      	str	r6, [r0, #16]
 8006326:	b005      	add	sp, #20
 8006328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800632c:	f843 2b04 	str.w	r2, [r3], #4
 8006330:	e7d8      	b.n	80062e4 <__multiply+0x50>
 8006332:	f8b3 a000 	ldrh.w	sl, [r3]
 8006336:	f1ba 0f00 	cmp.w	sl, #0
 800633a:	d024      	beq.n	8006386 <__multiply+0xf2>
 800633c:	f104 0e14 	add.w	lr, r4, #20
 8006340:	46a9      	mov	r9, r5
 8006342:	f04f 0c00 	mov.w	ip, #0
 8006346:	f85e 2b04 	ldr.w	r2, [lr], #4
 800634a:	f8d9 1000 	ldr.w	r1, [r9]
 800634e:	fa1f fb82 	uxth.w	fp, r2
 8006352:	b289      	uxth	r1, r1
 8006354:	fb0a 110b 	mla	r1, sl, fp, r1
 8006358:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800635c:	f8d9 2000 	ldr.w	r2, [r9]
 8006360:	4461      	add	r1, ip
 8006362:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006366:	fb0a c20b 	mla	r2, sl, fp, ip
 800636a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800636e:	b289      	uxth	r1, r1
 8006370:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006374:	4577      	cmp	r7, lr
 8006376:	f849 1b04 	str.w	r1, [r9], #4
 800637a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800637e:	d8e2      	bhi.n	8006346 <__multiply+0xb2>
 8006380:	9a01      	ldr	r2, [sp, #4]
 8006382:	f845 c002 	str.w	ip, [r5, r2]
 8006386:	9a03      	ldr	r2, [sp, #12]
 8006388:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800638c:	3304      	adds	r3, #4
 800638e:	f1b9 0f00 	cmp.w	r9, #0
 8006392:	d020      	beq.n	80063d6 <__multiply+0x142>
 8006394:	6829      	ldr	r1, [r5, #0]
 8006396:	f104 0c14 	add.w	ip, r4, #20
 800639a:	46ae      	mov	lr, r5
 800639c:	f04f 0a00 	mov.w	sl, #0
 80063a0:	f8bc b000 	ldrh.w	fp, [ip]
 80063a4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80063a8:	fb09 220b 	mla	r2, r9, fp, r2
 80063ac:	4492      	add	sl, r2
 80063ae:	b289      	uxth	r1, r1
 80063b0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80063b4:	f84e 1b04 	str.w	r1, [lr], #4
 80063b8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80063bc:	f8be 1000 	ldrh.w	r1, [lr]
 80063c0:	0c12      	lsrs	r2, r2, #16
 80063c2:	fb09 1102 	mla	r1, r9, r2, r1
 80063c6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80063ca:	4567      	cmp	r7, ip
 80063cc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80063d0:	d8e6      	bhi.n	80063a0 <__multiply+0x10c>
 80063d2:	9a01      	ldr	r2, [sp, #4]
 80063d4:	50a9      	str	r1, [r5, r2]
 80063d6:	3504      	adds	r5, #4
 80063d8:	e79a      	b.n	8006310 <__multiply+0x7c>
 80063da:	3e01      	subs	r6, #1
 80063dc:	e79c      	b.n	8006318 <__multiply+0x84>
 80063de:	bf00      	nop
 80063e0:	08007007 	.word	0x08007007
 80063e4:	08007078 	.word	0x08007078

080063e8 <__pow5mult>:
 80063e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063ec:	4615      	mov	r5, r2
 80063ee:	f012 0203 	ands.w	r2, r2, #3
 80063f2:	4606      	mov	r6, r0
 80063f4:	460f      	mov	r7, r1
 80063f6:	d007      	beq.n	8006408 <__pow5mult+0x20>
 80063f8:	4c25      	ldr	r4, [pc, #148]	; (8006490 <__pow5mult+0xa8>)
 80063fa:	3a01      	subs	r2, #1
 80063fc:	2300      	movs	r3, #0
 80063fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006402:	f7ff fe9b 	bl	800613c <__multadd>
 8006406:	4607      	mov	r7, r0
 8006408:	10ad      	asrs	r5, r5, #2
 800640a:	d03d      	beq.n	8006488 <__pow5mult+0xa0>
 800640c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800640e:	b97c      	cbnz	r4, 8006430 <__pow5mult+0x48>
 8006410:	2010      	movs	r0, #16
 8006412:	f7ff fe1b 	bl	800604c <malloc>
 8006416:	4602      	mov	r2, r0
 8006418:	6270      	str	r0, [r6, #36]	; 0x24
 800641a:	b928      	cbnz	r0, 8006428 <__pow5mult+0x40>
 800641c:	4b1d      	ldr	r3, [pc, #116]	; (8006494 <__pow5mult+0xac>)
 800641e:	481e      	ldr	r0, [pc, #120]	; (8006498 <__pow5mult+0xb0>)
 8006420:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006424:	f000 fb08 	bl	8006a38 <__assert_func>
 8006428:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800642c:	6004      	str	r4, [r0, #0]
 800642e:	60c4      	str	r4, [r0, #12]
 8006430:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006434:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006438:	b94c      	cbnz	r4, 800644e <__pow5mult+0x66>
 800643a:	f240 2171 	movw	r1, #625	; 0x271
 800643e:	4630      	mov	r0, r6
 8006440:	f7ff ff12 	bl	8006268 <__i2b>
 8006444:	2300      	movs	r3, #0
 8006446:	f8c8 0008 	str.w	r0, [r8, #8]
 800644a:	4604      	mov	r4, r0
 800644c:	6003      	str	r3, [r0, #0]
 800644e:	f04f 0900 	mov.w	r9, #0
 8006452:	07eb      	lsls	r3, r5, #31
 8006454:	d50a      	bpl.n	800646c <__pow5mult+0x84>
 8006456:	4639      	mov	r1, r7
 8006458:	4622      	mov	r2, r4
 800645a:	4630      	mov	r0, r6
 800645c:	f7ff ff1a 	bl	8006294 <__multiply>
 8006460:	4639      	mov	r1, r7
 8006462:	4680      	mov	r8, r0
 8006464:	4630      	mov	r0, r6
 8006466:	f7ff fe47 	bl	80060f8 <_Bfree>
 800646a:	4647      	mov	r7, r8
 800646c:	106d      	asrs	r5, r5, #1
 800646e:	d00b      	beq.n	8006488 <__pow5mult+0xa0>
 8006470:	6820      	ldr	r0, [r4, #0]
 8006472:	b938      	cbnz	r0, 8006484 <__pow5mult+0x9c>
 8006474:	4622      	mov	r2, r4
 8006476:	4621      	mov	r1, r4
 8006478:	4630      	mov	r0, r6
 800647a:	f7ff ff0b 	bl	8006294 <__multiply>
 800647e:	6020      	str	r0, [r4, #0]
 8006480:	f8c0 9000 	str.w	r9, [r0]
 8006484:	4604      	mov	r4, r0
 8006486:	e7e4      	b.n	8006452 <__pow5mult+0x6a>
 8006488:	4638      	mov	r0, r7
 800648a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800648e:	bf00      	nop
 8006490:	080071c8 	.word	0x080071c8
 8006494:	08006f95 	.word	0x08006f95
 8006498:	08007078 	.word	0x08007078

0800649c <__lshift>:
 800649c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064a0:	460c      	mov	r4, r1
 80064a2:	6849      	ldr	r1, [r1, #4]
 80064a4:	6923      	ldr	r3, [r4, #16]
 80064a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80064aa:	68a3      	ldr	r3, [r4, #8]
 80064ac:	4607      	mov	r7, r0
 80064ae:	4691      	mov	r9, r2
 80064b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80064b4:	f108 0601 	add.w	r6, r8, #1
 80064b8:	42b3      	cmp	r3, r6
 80064ba:	db0b      	blt.n	80064d4 <__lshift+0x38>
 80064bc:	4638      	mov	r0, r7
 80064be:	f7ff fddb 	bl	8006078 <_Balloc>
 80064c2:	4605      	mov	r5, r0
 80064c4:	b948      	cbnz	r0, 80064da <__lshift+0x3e>
 80064c6:	4602      	mov	r2, r0
 80064c8:	4b2a      	ldr	r3, [pc, #168]	; (8006574 <__lshift+0xd8>)
 80064ca:	482b      	ldr	r0, [pc, #172]	; (8006578 <__lshift+0xdc>)
 80064cc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80064d0:	f000 fab2 	bl	8006a38 <__assert_func>
 80064d4:	3101      	adds	r1, #1
 80064d6:	005b      	lsls	r3, r3, #1
 80064d8:	e7ee      	b.n	80064b8 <__lshift+0x1c>
 80064da:	2300      	movs	r3, #0
 80064dc:	f100 0114 	add.w	r1, r0, #20
 80064e0:	f100 0210 	add.w	r2, r0, #16
 80064e4:	4618      	mov	r0, r3
 80064e6:	4553      	cmp	r3, sl
 80064e8:	db37      	blt.n	800655a <__lshift+0xbe>
 80064ea:	6920      	ldr	r0, [r4, #16]
 80064ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80064f0:	f104 0314 	add.w	r3, r4, #20
 80064f4:	f019 091f 	ands.w	r9, r9, #31
 80064f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80064fc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006500:	d02f      	beq.n	8006562 <__lshift+0xc6>
 8006502:	f1c9 0e20 	rsb	lr, r9, #32
 8006506:	468a      	mov	sl, r1
 8006508:	f04f 0c00 	mov.w	ip, #0
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	fa02 f209 	lsl.w	r2, r2, r9
 8006512:	ea42 020c 	orr.w	r2, r2, ip
 8006516:	f84a 2b04 	str.w	r2, [sl], #4
 800651a:	f853 2b04 	ldr.w	r2, [r3], #4
 800651e:	4298      	cmp	r0, r3
 8006520:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006524:	d8f2      	bhi.n	800650c <__lshift+0x70>
 8006526:	1b03      	subs	r3, r0, r4
 8006528:	3b15      	subs	r3, #21
 800652a:	f023 0303 	bic.w	r3, r3, #3
 800652e:	3304      	adds	r3, #4
 8006530:	f104 0215 	add.w	r2, r4, #21
 8006534:	4290      	cmp	r0, r2
 8006536:	bf38      	it	cc
 8006538:	2304      	movcc	r3, #4
 800653a:	f841 c003 	str.w	ip, [r1, r3]
 800653e:	f1bc 0f00 	cmp.w	ip, #0
 8006542:	d001      	beq.n	8006548 <__lshift+0xac>
 8006544:	f108 0602 	add.w	r6, r8, #2
 8006548:	3e01      	subs	r6, #1
 800654a:	4638      	mov	r0, r7
 800654c:	612e      	str	r6, [r5, #16]
 800654e:	4621      	mov	r1, r4
 8006550:	f7ff fdd2 	bl	80060f8 <_Bfree>
 8006554:	4628      	mov	r0, r5
 8006556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800655a:	f842 0f04 	str.w	r0, [r2, #4]!
 800655e:	3301      	adds	r3, #1
 8006560:	e7c1      	b.n	80064e6 <__lshift+0x4a>
 8006562:	3904      	subs	r1, #4
 8006564:	f853 2b04 	ldr.w	r2, [r3], #4
 8006568:	f841 2f04 	str.w	r2, [r1, #4]!
 800656c:	4298      	cmp	r0, r3
 800656e:	d8f9      	bhi.n	8006564 <__lshift+0xc8>
 8006570:	e7ea      	b.n	8006548 <__lshift+0xac>
 8006572:	bf00      	nop
 8006574:	08007007 	.word	0x08007007
 8006578:	08007078 	.word	0x08007078

0800657c <__mcmp>:
 800657c:	b530      	push	{r4, r5, lr}
 800657e:	6902      	ldr	r2, [r0, #16]
 8006580:	690c      	ldr	r4, [r1, #16]
 8006582:	1b12      	subs	r2, r2, r4
 8006584:	d10e      	bne.n	80065a4 <__mcmp+0x28>
 8006586:	f100 0314 	add.w	r3, r0, #20
 800658a:	3114      	adds	r1, #20
 800658c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006590:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006594:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006598:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800659c:	42a5      	cmp	r5, r4
 800659e:	d003      	beq.n	80065a8 <__mcmp+0x2c>
 80065a0:	d305      	bcc.n	80065ae <__mcmp+0x32>
 80065a2:	2201      	movs	r2, #1
 80065a4:	4610      	mov	r0, r2
 80065a6:	bd30      	pop	{r4, r5, pc}
 80065a8:	4283      	cmp	r3, r0
 80065aa:	d3f3      	bcc.n	8006594 <__mcmp+0x18>
 80065ac:	e7fa      	b.n	80065a4 <__mcmp+0x28>
 80065ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80065b2:	e7f7      	b.n	80065a4 <__mcmp+0x28>

080065b4 <__mdiff>:
 80065b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065b8:	460c      	mov	r4, r1
 80065ba:	4606      	mov	r6, r0
 80065bc:	4611      	mov	r1, r2
 80065be:	4620      	mov	r0, r4
 80065c0:	4690      	mov	r8, r2
 80065c2:	f7ff ffdb 	bl	800657c <__mcmp>
 80065c6:	1e05      	subs	r5, r0, #0
 80065c8:	d110      	bne.n	80065ec <__mdiff+0x38>
 80065ca:	4629      	mov	r1, r5
 80065cc:	4630      	mov	r0, r6
 80065ce:	f7ff fd53 	bl	8006078 <_Balloc>
 80065d2:	b930      	cbnz	r0, 80065e2 <__mdiff+0x2e>
 80065d4:	4b3a      	ldr	r3, [pc, #232]	; (80066c0 <__mdiff+0x10c>)
 80065d6:	4602      	mov	r2, r0
 80065d8:	f240 2132 	movw	r1, #562	; 0x232
 80065dc:	4839      	ldr	r0, [pc, #228]	; (80066c4 <__mdiff+0x110>)
 80065de:	f000 fa2b 	bl	8006a38 <__assert_func>
 80065e2:	2301      	movs	r3, #1
 80065e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80065e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065ec:	bfa4      	itt	ge
 80065ee:	4643      	movge	r3, r8
 80065f0:	46a0      	movge	r8, r4
 80065f2:	4630      	mov	r0, r6
 80065f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80065f8:	bfa6      	itte	ge
 80065fa:	461c      	movge	r4, r3
 80065fc:	2500      	movge	r5, #0
 80065fe:	2501      	movlt	r5, #1
 8006600:	f7ff fd3a 	bl	8006078 <_Balloc>
 8006604:	b920      	cbnz	r0, 8006610 <__mdiff+0x5c>
 8006606:	4b2e      	ldr	r3, [pc, #184]	; (80066c0 <__mdiff+0x10c>)
 8006608:	4602      	mov	r2, r0
 800660a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800660e:	e7e5      	b.n	80065dc <__mdiff+0x28>
 8006610:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006614:	6926      	ldr	r6, [r4, #16]
 8006616:	60c5      	str	r5, [r0, #12]
 8006618:	f104 0914 	add.w	r9, r4, #20
 800661c:	f108 0514 	add.w	r5, r8, #20
 8006620:	f100 0e14 	add.w	lr, r0, #20
 8006624:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006628:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800662c:	f108 0210 	add.w	r2, r8, #16
 8006630:	46f2      	mov	sl, lr
 8006632:	2100      	movs	r1, #0
 8006634:	f859 3b04 	ldr.w	r3, [r9], #4
 8006638:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800663c:	fa1f f883 	uxth.w	r8, r3
 8006640:	fa11 f18b 	uxtah	r1, r1, fp
 8006644:	0c1b      	lsrs	r3, r3, #16
 8006646:	eba1 0808 	sub.w	r8, r1, r8
 800664a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800664e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006652:	fa1f f888 	uxth.w	r8, r8
 8006656:	1419      	asrs	r1, r3, #16
 8006658:	454e      	cmp	r6, r9
 800665a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800665e:	f84a 3b04 	str.w	r3, [sl], #4
 8006662:	d8e7      	bhi.n	8006634 <__mdiff+0x80>
 8006664:	1b33      	subs	r3, r6, r4
 8006666:	3b15      	subs	r3, #21
 8006668:	f023 0303 	bic.w	r3, r3, #3
 800666c:	3304      	adds	r3, #4
 800666e:	3415      	adds	r4, #21
 8006670:	42a6      	cmp	r6, r4
 8006672:	bf38      	it	cc
 8006674:	2304      	movcc	r3, #4
 8006676:	441d      	add	r5, r3
 8006678:	4473      	add	r3, lr
 800667a:	469e      	mov	lr, r3
 800667c:	462e      	mov	r6, r5
 800667e:	4566      	cmp	r6, ip
 8006680:	d30e      	bcc.n	80066a0 <__mdiff+0xec>
 8006682:	f10c 0203 	add.w	r2, ip, #3
 8006686:	1b52      	subs	r2, r2, r5
 8006688:	f022 0203 	bic.w	r2, r2, #3
 800668c:	3d03      	subs	r5, #3
 800668e:	45ac      	cmp	ip, r5
 8006690:	bf38      	it	cc
 8006692:	2200      	movcc	r2, #0
 8006694:	441a      	add	r2, r3
 8006696:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800669a:	b17b      	cbz	r3, 80066bc <__mdiff+0x108>
 800669c:	6107      	str	r7, [r0, #16]
 800669e:	e7a3      	b.n	80065e8 <__mdiff+0x34>
 80066a0:	f856 8b04 	ldr.w	r8, [r6], #4
 80066a4:	fa11 f288 	uxtah	r2, r1, r8
 80066a8:	1414      	asrs	r4, r2, #16
 80066aa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80066ae:	b292      	uxth	r2, r2
 80066b0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80066b4:	f84e 2b04 	str.w	r2, [lr], #4
 80066b8:	1421      	asrs	r1, r4, #16
 80066ba:	e7e0      	b.n	800667e <__mdiff+0xca>
 80066bc:	3f01      	subs	r7, #1
 80066be:	e7ea      	b.n	8006696 <__mdiff+0xe2>
 80066c0:	08007007 	.word	0x08007007
 80066c4:	08007078 	.word	0x08007078

080066c8 <__d2b>:
 80066c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80066cc:	4689      	mov	r9, r1
 80066ce:	2101      	movs	r1, #1
 80066d0:	ec57 6b10 	vmov	r6, r7, d0
 80066d4:	4690      	mov	r8, r2
 80066d6:	f7ff fccf 	bl	8006078 <_Balloc>
 80066da:	4604      	mov	r4, r0
 80066dc:	b930      	cbnz	r0, 80066ec <__d2b+0x24>
 80066de:	4602      	mov	r2, r0
 80066e0:	4b25      	ldr	r3, [pc, #148]	; (8006778 <__d2b+0xb0>)
 80066e2:	4826      	ldr	r0, [pc, #152]	; (800677c <__d2b+0xb4>)
 80066e4:	f240 310a 	movw	r1, #778	; 0x30a
 80066e8:	f000 f9a6 	bl	8006a38 <__assert_func>
 80066ec:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80066f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80066f4:	bb35      	cbnz	r5, 8006744 <__d2b+0x7c>
 80066f6:	2e00      	cmp	r6, #0
 80066f8:	9301      	str	r3, [sp, #4]
 80066fa:	d028      	beq.n	800674e <__d2b+0x86>
 80066fc:	4668      	mov	r0, sp
 80066fe:	9600      	str	r6, [sp, #0]
 8006700:	f7ff fd82 	bl	8006208 <__lo0bits>
 8006704:	9900      	ldr	r1, [sp, #0]
 8006706:	b300      	cbz	r0, 800674a <__d2b+0x82>
 8006708:	9a01      	ldr	r2, [sp, #4]
 800670a:	f1c0 0320 	rsb	r3, r0, #32
 800670e:	fa02 f303 	lsl.w	r3, r2, r3
 8006712:	430b      	orrs	r3, r1
 8006714:	40c2      	lsrs	r2, r0
 8006716:	6163      	str	r3, [r4, #20]
 8006718:	9201      	str	r2, [sp, #4]
 800671a:	9b01      	ldr	r3, [sp, #4]
 800671c:	61a3      	str	r3, [r4, #24]
 800671e:	2b00      	cmp	r3, #0
 8006720:	bf14      	ite	ne
 8006722:	2202      	movne	r2, #2
 8006724:	2201      	moveq	r2, #1
 8006726:	6122      	str	r2, [r4, #16]
 8006728:	b1d5      	cbz	r5, 8006760 <__d2b+0x98>
 800672a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800672e:	4405      	add	r5, r0
 8006730:	f8c9 5000 	str.w	r5, [r9]
 8006734:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006738:	f8c8 0000 	str.w	r0, [r8]
 800673c:	4620      	mov	r0, r4
 800673e:	b003      	add	sp, #12
 8006740:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006748:	e7d5      	b.n	80066f6 <__d2b+0x2e>
 800674a:	6161      	str	r1, [r4, #20]
 800674c:	e7e5      	b.n	800671a <__d2b+0x52>
 800674e:	a801      	add	r0, sp, #4
 8006750:	f7ff fd5a 	bl	8006208 <__lo0bits>
 8006754:	9b01      	ldr	r3, [sp, #4]
 8006756:	6163      	str	r3, [r4, #20]
 8006758:	2201      	movs	r2, #1
 800675a:	6122      	str	r2, [r4, #16]
 800675c:	3020      	adds	r0, #32
 800675e:	e7e3      	b.n	8006728 <__d2b+0x60>
 8006760:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006764:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006768:	f8c9 0000 	str.w	r0, [r9]
 800676c:	6918      	ldr	r0, [r3, #16]
 800676e:	f7ff fd2b 	bl	80061c8 <__hi0bits>
 8006772:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006776:	e7df      	b.n	8006738 <__d2b+0x70>
 8006778:	08007007 	.word	0x08007007
 800677c:	08007078 	.word	0x08007078

08006780 <_calloc_r>:
 8006780:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006782:	fba1 2402 	umull	r2, r4, r1, r2
 8006786:	b94c      	cbnz	r4, 800679c <_calloc_r+0x1c>
 8006788:	4611      	mov	r1, r2
 800678a:	9201      	str	r2, [sp, #4]
 800678c:	f000 f87a 	bl	8006884 <_malloc_r>
 8006790:	9a01      	ldr	r2, [sp, #4]
 8006792:	4605      	mov	r5, r0
 8006794:	b930      	cbnz	r0, 80067a4 <_calloc_r+0x24>
 8006796:	4628      	mov	r0, r5
 8006798:	b003      	add	sp, #12
 800679a:	bd30      	pop	{r4, r5, pc}
 800679c:	220c      	movs	r2, #12
 800679e:	6002      	str	r2, [r0, #0]
 80067a0:	2500      	movs	r5, #0
 80067a2:	e7f8      	b.n	8006796 <_calloc_r+0x16>
 80067a4:	4621      	mov	r1, r4
 80067a6:	f7fd fd3b 	bl	8004220 <memset>
 80067aa:	e7f4      	b.n	8006796 <_calloc_r+0x16>

080067ac <_free_r>:
 80067ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80067ae:	2900      	cmp	r1, #0
 80067b0:	d044      	beq.n	800683c <_free_r+0x90>
 80067b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067b6:	9001      	str	r0, [sp, #4]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	f1a1 0404 	sub.w	r4, r1, #4
 80067be:	bfb8      	it	lt
 80067c0:	18e4      	addlt	r4, r4, r3
 80067c2:	f000 f9bf 	bl	8006b44 <__malloc_lock>
 80067c6:	4a1e      	ldr	r2, [pc, #120]	; (8006840 <_free_r+0x94>)
 80067c8:	9801      	ldr	r0, [sp, #4]
 80067ca:	6813      	ldr	r3, [r2, #0]
 80067cc:	b933      	cbnz	r3, 80067dc <_free_r+0x30>
 80067ce:	6063      	str	r3, [r4, #4]
 80067d0:	6014      	str	r4, [r2, #0]
 80067d2:	b003      	add	sp, #12
 80067d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80067d8:	f000 b9ba 	b.w	8006b50 <__malloc_unlock>
 80067dc:	42a3      	cmp	r3, r4
 80067de:	d908      	bls.n	80067f2 <_free_r+0x46>
 80067e0:	6825      	ldr	r5, [r4, #0]
 80067e2:	1961      	adds	r1, r4, r5
 80067e4:	428b      	cmp	r3, r1
 80067e6:	bf01      	itttt	eq
 80067e8:	6819      	ldreq	r1, [r3, #0]
 80067ea:	685b      	ldreq	r3, [r3, #4]
 80067ec:	1949      	addeq	r1, r1, r5
 80067ee:	6021      	streq	r1, [r4, #0]
 80067f0:	e7ed      	b.n	80067ce <_free_r+0x22>
 80067f2:	461a      	mov	r2, r3
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	b10b      	cbz	r3, 80067fc <_free_r+0x50>
 80067f8:	42a3      	cmp	r3, r4
 80067fa:	d9fa      	bls.n	80067f2 <_free_r+0x46>
 80067fc:	6811      	ldr	r1, [r2, #0]
 80067fe:	1855      	adds	r5, r2, r1
 8006800:	42a5      	cmp	r5, r4
 8006802:	d10b      	bne.n	800681c <_free_r+0x70>
 8006804:	6824      	ldr	r4, [r4, #0]
 8006806:	4421      	add	r1, r4
 8006808:	1854      	adds	r4, r2, r1
 800680a:	42a3      	cmp	r3, r4
 800680c:	6011      	str	r1, [r2, #0]
 800680e:	d1e0      	bne.n	80067d2 <_free_r+0x26>
 8006810:	681c      	ldr	r4, [r3, #0]
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	6053      	str	r3, [r2, #4]
 8006816:	4421      	add	r1, r4
 8006818:	6011      	str	r1, [r2, #0]
 800681a:	e7da      	b.n	80067d2 <_free_r+0x26>
 800681c:	d902      	bls.n	8006824 <_free_r+0x78>
 800681e:	230c      	movs	r3, #12
 8006820:	6003      	str	r3, [r0, #0]
 8006822:	e7d6      	b.n	80067d2 <_free_r+0x26>
 8006824:	6825      	ldr	r5, [r4, #0]
 8006826:	1961      	adds	r1, r4, r5
 8006828:	428b      	cmp	r3, r1
 800682a:	bf04      	itt	eq
 800682c:	6819      	ldreq	r1, [r3, #0]
 800682e:	685b      	ldreq	r3, [r3, #4]
 8006830:	6063      	str	r3, [r4, #4]
 8006832:	bf04      	itt	eq
 8006834:	1949      	addeq	r1, r1, r5
 8006836:	6021      	streq	r1, [r4, #0]
 8006838:	6054      	str	r4, [r2, #4]
 800683a:	e7ca      	b.n	80067d2 <_free_r+0x26>
 800683c:	b003      	add	sp, #12
 800683e:	bd30      	pop	{r4, r5, pc}
 8006840:	2000033c 	.word	0x2000033c

08006844 <sbrk_aligned>:
 8006844:	b570      	push	{r4, r5, r6, lr}
 8006846:	4e0e      	ldr	r6, [pc, #56]	; (8006880 <sbrk_aligned+0x3c>)
 8006848:	460c      	mov	r4, r1
 800684a:	6831      	ldr	r1, [r6, #0]
 800684c:	4605      	mov	r5, r0
 800684e:	b911      	cbnz	r1, 8006856 <sbrk_aligned+0x12>
 8006850:	f000 f88c 	bl	800696c <_sbrk_r>
 8006854:	6030      	str	r0, [r6, #0]
 8006856:	4621      	mov	r1, r4
 8006858:	4628      	mov	r0, r5
 800685a:	f000 f887 	bl	800696c <_sbrk_r>
 800685e:	1c43      	adds	r3, r0, #1
 8006860:	d00a      	beq.n	8006878 <sbrk_aligned+0x34>
 8006862:	1cc4      	adds	r4, r0, #3
 8006864:	f024 0403 	bic.w	r4, r4, #3
 8006868:	42a0      	cmp	r0, r4
 800686a:	d007      	beq.n	800687c <sbrk_aligned+0x38>
 800686c:	1a21      	subs	r1, r4, r0
 800686e:	4628      	mov	r0, r5
 8006870:	f000 f87c 	bl	800696c <_sbrk_r>
 8006874:	3001      	adds	r0, #1
 8006876:	d101      	bne.n	800687c <sbrk_aligned+0x38>
 8006878:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800687c:	4620      	mov	r0, r4
 800687e:	bd70      	pop	{r4, r5, r6, pc}
 8006880:	20000340 	.word	0x20000340

08006884 <_malloc_r>:
 8006884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006888:	1ccd      	adds	r5, r1, #3
 800688a:	f025 0503 	bic.w	r5, r5, #3
 800688e:	3508      	adds	r5, #8
 8006890:	2d0c      	cmp	r5, #12
 8006892:	bf38      	it	cc
 8006894:	250c      	movcc	r5, #12
 8006896:	2d00      	cmp	r5, #0
 8006898:	4607      	mov	r7, r0
 800689a:	db01      	blt.n	80068a0 <_malloc_r+0x1c>
 800689c:	42a9      	cmp	r1, r5
 800689e:	d905      	bls.n	80068ac <_malloc_r+0x28>
 80068a0:	230c      	movs	r3, #12
 80068a2:	603b      	str	r3, [r7, #0]
 80068a4:	2600      	movs	r6, #0
 80068a6:	4630      	mov	r0, r6
 80068a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068ac:	4e2e      	ldr	r6, [pc, #184]	; (8006968 <_malloc_r+0xe4>)
 80068ae:	f000 f949 	bl	8006b44 <__malloc_lock>
 80068b2:	6833      	ldr	r3, [r6, #0]
 80068b4:	461c      	mov	r4, r3
 80068b6:	bb34      	cbnz	r4, 8006906 <_malloc_r+0x82>
 80068b8:	4629      	mov	r1, r5
 80068ba:	4638      	mov	r0, r7
 80068bc:	f7ff ffc2 	bl	8006844 <sbrk_aligned>
 80068c0:	1c43      	adds	r3, r0, #1
 80068c2:	4604      	mov	r4, r0
 80068c4:	d14d      	bne.n	8006962 <_malloc_r+0xde>
 80068c6:	6834      	ldr	r4, [r6, #0]
 80068c8:	4626      	mov	r6, r4
 80068ca:	2e00      	cmp	r6, #0
 80068cc:	d140      	bne.n	8006950 <_malloc_r+0xcc>
 80068ce:	6823      	ldr	r3, [r4, #0]
 80068d0:	4631      	mov	r1, r6
 80068d2:	4638      	mov	r0, r7
 80068d4:	eb04 0803 	add.w	r8, r4, r3
 80068d8:	f000 f848 	bl	800696c <_sbrk_r>
 80068dc:	4580      	cmp	r8, r0
 80068de:	d13a      	bne.n	8006956 <_malloc_r+0xd2>
 80068e0:	6821      	ldr	r1, [r4, #0]
 80068e2:	3503      	adds	r5, #3
 80068e4:	1a6d      	subs	r5, r5, r1
 80068e6:	f025 0503 	bic.w	r5, r5, #3
 80068ea:	3508      	adds	r5, #8
 80068ec:	2d0c      	cmp	r5, #12
 80068ee:	bf38      	it	cc
 80068f0:	250c      	movcc	r5, #12
 80068f2:	4629      	mov	r1, r5
 80068f4:	4638      	mov	r0, r7
 80068f6:	f7ff ffa5 	bl	8006844 <sbrk_aligned>
 80068fa:	3001      	adds	r0, #1
 80068fc:	d02b      	beq.n	8006956 <_malloc_r+0xd2>
 80068fe:	6823      	ldr	r3, [r4, #0]
 8006900:	442b      	add	r3, r5
 8006902:	6023      	str	r3, [r4, #0]
 8006904:	e00e      	b.n	8006924 <_malloc_r+0xa0>
 8006906:	6822      	ldr	r2, [r4, #0]
 8006908:	1b52      	subs	r2, r2, r5
 800690a:	d41e      	bmi.n	800694a <_malloc_r+0xc6>
 800690c:	2a0b      	cmp	r2, #11
 800690e:	d916      	bls.n	800693e <_malloc_r+0xba>
 8006910:	1961      	adds	r1, r4, r5
 8006912:	42a3      	cmp	r3, r4
 8006914:	6025      	str	r5, [r4, #0]
 8006916:	bf18      	it	ne
 8006918:	6059      	strne	r1, [r3, #4]
 800691a:	6863      	ldr	r3, [r4, #4]
 800691c:	bf08      	it	eq
 800691e:	6031      	streq	r1, [r6, #0]
 8006920:	5162      	str	r2, [r4, r5]
 8006922:	604b      	str	r3, [r1, #4]
 8006924:	4638      	mov	r0, r7
 8006926:	f104 060b 	add.w	r6, r4, #11
 800692a:	f000 f911 	bl	8006b50 <__malloc_unlock>
 800692e:	f026 0607 	bic.w	r6, r6, #7
 8006932:	1d23      	adds	r3, r4, #4
 8006934:	1af2      	subs	r2, r6, r3
 8006936:	d0b6      	beq.n	80068a6 <_malloc_r+0x22>
 8006938:	1b9b      	subs	r3, r3, r6
 800693a:	50a3      	str	r3, [r4, r2]
 800693c:	e7b3      	b.n	80068a6 <_malloc_r+0x22>
 800693e:	6862      	ldr	r2, [r4, #4]
 8006940:	42a3      	cmp	r3, r4
 8006942:	bf0c      	ite	eq
 8006944:	6032      	streq	r2, [r6, #0]
 8006946:	605a      	strne	r2, [r3, #4]
 8006948:	e7ec      	b.n	8006924 <_malloc_r+0xa0>
 800694a:	4623      	mov	r3, r4
 800694c:	6864      	ldr	r4, [r4, #4]
 800694e:	e7b2      	b.n	80068b6 <_malloc_r+0x32>
 8006950:	4634      	mov	r4, r6
 8006952:	6876      	ldr	r6, [r6, #4]
 8006954:	e7b9      	b.n	80068ca <_malloc_r+0x46>
 8006956:	230c      	movs	r3, #12
 8006958:	603b      	str	r3, [r7, #0]
 800695a:	4638      	mov	r0, r7
 800695c:	f000 f8f8 	bl	8006b50 <__malloc_unlock>
 8006960:	e7a1      	b.n	80068a6 <_malloc_r+0x22>
 8006962:	6025      	str	r5, [r4, #0]
 8006964:	e7de      	b.n	8006924 <_malloc_r+0xa0>
 8006966:	bf00      	nop
 8006968:	2000033c 	.word	0x2000033c

0800696c <_sbrk_r>:
 800696c:	b538      	push	{r3, r4, r5, lr}
 800696e:	4d06      	ldr	r5, [pc, #24]	; (8006988 <_sbrk_r+0x1c>)
 8006970:	2300      	movs	r3, #0
 8006972:	4604      	mov	r4, r0
 8006974:	4608      	mov	r0, r1
 8006976:	602b      	str	r3, [r5, #0]
 8006978:	f7fa fb56 	bl	8001028 <_sbrk>
 800697c:	1c43      	adds	r3, r0, #1
 800697e:	d102      	bne.n	8006986 <_sbrk_r+0x1a>
 8006980:	682b      	ldr	r3, [r5, #0]
 8006982:	b103      	cbz	r3, 8006986 <_sbrk_r+0x1a>
 8006984:	6023      	str	r3, [r4, #0]
 8006986:	bd38      	pop	{r3, r4, r5, pc}
 8006988:	20000344 	.word	0x20000344

0800698c <__sread>:
 800698c:	b510      	push	{r4, lr}
 800698e:	460c      	mov	r4, r1
 8006990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006994:	f000 fa3c 	bl	8006e10 <_read_r>
 8006998:	2800      	cmp	r0, #0
 800699a:	bfab      	itete	ge
 800699c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800699e:	89a3      	ldrhlt	r3, [r4, #12]
 80069a0:	181b      	addge	r3, r3, r0
 80069a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80069a6:	bfac      	ite	ge
 80069a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80069aa:	81a3      	strhlt	r3, [r4, #12]
 80069ac:	bd10      	pop	{r4, pc}

080069ae <__swrite>:
 80069ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069b2:	461f      	mov	r7, r3
 80069b4:	898b      	ldrh	r3, [r1, #12]
 80069b6:	05db      	lsls	r3, r3, #23
 80069b8:	4605      	mov	r5, r0
 80069ba:	460c      	mov	r4, r1
 80069bc:	4616      	mov	r6, r2
 80069be:	d505      	bpl.n	80069cc <__swrite+0x1e>
 80069c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069c4:	2302      	movs	r3, #2
 80069c6:	2200      	movs	r2, #0
 80069c8:	f000 f898 	bl	8006afc <_lseek_r>
 80069cc:	89a3      	ldrh	r3, [r4, #12]
 80069ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80069d6:	81a3      	strh	r3, [r4, #12]
 80069d8:	4632      	mov	r2, r6
 80069da:	463b      	mov	r3, r7
 80069dc:	4628      	mov	r0, r5
 80069de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069e2:	f000 b817 	b.w	8006a14 <_write_r>

080069e6 <__sseek>:
 80069e6:	b510      	push	{r4, lr}
 80069e8:	460c      	mov	r4, r1
 80069ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069ee:	f000 f885 	bl	8006afc <_lseek_r>
 80069f2:	1c43      	adds	r3, r0, #1
 80069f4:	89a3      	ldrh	r3, [r4, #12]
 80069f6:	bf15      	itete	ne
 80069f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80069fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80069fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006a02:	81a3      	strheq	r3, [r4, #12]
 8006a04:	bf18      	it	ne
 8006a06:	81a3      	strhne	r3, [r4, #12]
 8006a08:	bd10      	pop	{r4, pc}

08006a0a <__sclose>:
 8006a0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a0e:	f000 b831 	b.w	8006a74 <_close_r>
	...

08006a14 <_write_r>:
 8006a14:	b538      	push	{r3, r4, r5, lr}
 8006a16:	4d07      	ldr	r5, [pc, #28]	; (8006a34 <_write_r+0x20>)
 8006a18:	4604      	mov	r4, r0
 8006a1a:	4608      	mov	r0, r1
 8006a1c:	4611      	mov	r1, r2
 8006a1e:	2200      	movs	r2, #0
 8006a20:	602a      	str	r2, [r5, #0]
 8006a22:	461a      	mov	r2, r3
 8006a24:	f7fa fac4 	bl	8000fb0 <_write>
 8006a28:	1c43      	adds	r3, r0, #1
 8006a2a:	d102      	bne.n	8006a32 <_write_r+0x1e>
 8006a2c:	682b      	ldr	r3, [r5, #0]
 8006a2e:	b103      	cbz	r3, 8006a32 <_write_r+0x1e>
 8006a30:	6023      	str	r3, [r4, #0]
 8006a32:	bd38      	pop	{r3, r4, r5, pc}
 8006a34:	20000344 	.word	0x20000344

08006a38 <__assert_func>:
 8006a38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006a3a:	4614      	mov	r4, r2
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	4b09      	ldr	r3, [pc, #36]	; (8006a64 <__assert_func+0x2c>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4605      	mov	r5, r0
 8006a44:	68d8      	ldr	r0, [r3, #12]
 8006a46:	b14c      	cbz	r4, 8006a5c <__assert_func+0x24>
 8006a48:	4b07      	ldr	r3, [pc, #28]	; (8006a68 <__assert_func+0x30>)
 8006a4a:	9100      	str	r1, [sp, #0]
 8006a4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006a50:	4906      	ldr	r1, [pc, #24]	; (8006a6c <__assert_func+0x34>)
 8006a52:	462b      	mov	r3, r5
 8006a54:	f000 f81e 	bl	8006a94 <fiprintf>
 8006a58:	f000 f9f9 	bl	8006e4e <abort>
 8006a5c:	4b04      	ldr	r3, [pc, #16]	; (8006a70 <__assert_func+0x38>)
 8006a5e:	461c      	mov	r4, r3
 8006a60:	e7f3      	b.n	8006a4a <__assert_func+0x12>
 8006a62:	bf00      	nop
 8006a64:	2000000c 	.word	0x2000000c
 8006a68:	080071d4 	.word	0x080071d4
 8006a6c:	080071e1 	.word	0x080071e1
 8006a70:	0800720f 	.word	0x0800720f

08006a74 <_close_r>:
 8006a74:	b538      	push	{r3, r4, r5, lr}
 8006a76:	4d06      	ldr	r5, [pc, #24]	; (8006a90 <_close_r+0x1c>)
 8006a78:	2300      	movs	r3, #0
 8006a7a:	4604      	mov	r4, r0
 8006a7c:	4608      	mov	r0, r1
 8006a7e:	602b      	str	r3, [r5, #0]
 8006a80:	f000 fa30 	bl	8006ee4 <_close>
 8006a84:	1c43      	adds	r3, r0, #1
 8006a86:	d102      	bne.n	8006a8e <_close_r+0x1a>
 8006a88:	682b      	ldr	r3, [r5, #0]
 8006a8a:	b103      	cbz	r3, 8006a8e <_close_r+0x1a>
 8006a8c:	6023      	str	r3, [r4, #0]
 8006a8e:	bd38      	pop	{r3, r4, r5, pc}
 8006a90:	20000344 	.word	0x20000344

08006a94 <fiprintf>:
 8006a94:	b40e      	push	{r1, r2, r3}
 8006a96:	b503      	push	{r0, r1, lr}
 8006a98:	4601      	mov	r1, r0
 8006a9a:	ab03      	add	r3, sp, #12
 8006a9c:	4805      	ldr	r0, [pc, #20]	; (8006ab4 <fiprintf+0x20>)
 8006a9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006aa2:	6800      	ldr	r0, [r0, #0]
 8006aa4:	9301      	str	r3, [sp, #4]
 8006aa6:	f000 f883 	bl	8006bb0 <_vfiprintf_r>
 8006aaa:	b002      	add	sp, #8
 8006aac:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ab0:	b003      	add	sp, #12
 8006ab2:	4770      	bx	lr
 8006ab4:	2000000c 	.word	0x2000000c

08006ab8 <_fstat_r>:
 8006ab8:	b538      	push	{r3, r4, r5, lr}
 8006aba:	4d07      	ldr	r5, [pc, #28]	; (8006ad8 <_fstat_r+0x20>)
 8006abc:	2300      	movs	r3, #0
 8006abe:	4604      	mov	r4, r0
 8006ac0:	4608      	mov	r0, r1
 8006ac2:	4611      	mov	r1, r2
 8006ac4:	602b      	str	r3, [r5, #0]
 8006ac6:	f7fa fa87 	bl	8000fd8 <_fstat>
 8006aca:	1c43      	adds	r3, r0, #1
 8006acc:	d102      	bne.n	8006ad4 <_fstat_r+0x1c>
 8006ace:	682b      	ldr	r3, [r5, #0]
 8006ad0:	b103      	cbz	r3, 8006ad4 <_fstat_r+0x1c>
 8006ad2:	6023      	str	r3, [r4, #0]
 8006ad4:	bd38      	pop	{r3, r4, r5, pc}
 8006ad6:	bf00      	nop
 8006ad8:	20000344 	.word	0x20000344

08006adc <_isatty_r>:
 8006adc:	b538      	push	{r3, r4, r5, lr}
 8006ade:	4d06      	ldr	r5, [pc, #24]	; (8006af8 <_isatty_r+0x1c>)
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	4604      	mov	r4, r0
 8006ae4:	4608      	mov	r0, r1
 8006ae6:	602b      	str	r3, [r5, #0]
 8006ae8:	f7fa fa86 	bl	8000ff8 <_isatty>
 8006aec:	1c43      	adds	r3, r0, #1
 8006aee:	d102      	bne.n	8006af6 <_isatty_r+0x1a>
 8006af0:	682b      	ldr	r3, [r5, #0]
 8006af2:	b103      	cbz	r3, 8006af6 <_isatty_r+0x1a>
 8006af4:	6023      	str	r3, [r4, #0]
 8006af6:	bd38      	pop	{r3, r4, r5, pc}
 8006af8:	20000344 	.word	0x20000344

08006afc <_lseek_r>:
 8006afc:	b538      	push	{r3, r4, r5, lr}
 8006afe:	4d07      	ldr	r5, [pc, #28]	; (8006b1c <_lseek_r+0x20>)
 8006b00:	4604      	mov	r4, r0
 8006b02:	4608      	mov	r0, r1
 8006b04:	4611      	mov	r1, r2
 8006b06:	2200      	movs	r2, #0
 8006b08:	602a      	str	r2, [r5, #0]
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	f7fa fa7f 	bl	800100e <_lseek>
 8006b10:	1c43      	adds	r3, r0, #1
 8006b12:	d102      	bne.n	8006b1a <_lseek_r+0x1e>
 8006b14:	682b      	ldr	r3, [r5, #0]
 8006b16:	b103      	cbz	r3, 8006b1a <_lseek_r+0x1e>
 8006b18:	6023      	str	r3, [r4, #0]
 8006b1a:	bd38      	pop	{r3, r4, r5, pc}
 8006b1c:	20000344 	.word	0x20000344

08006b20 <__ascii_mbtowc>:
 8006b20:	b082      	sub	sp, #8
 8006b22:	b901      	cbnz	r1, 8006b26 <__ascii_mbtowc+0x6>
 8006b24:	a901      	add	r1, sp, #4
 8006b26:	b142      	cbz	r2, 8006b3a <__ascii_mbtowc+0x1a>
 8006b28:	b14b      	cbz	r3, 8006b3e <__ascii_mbtowc+0x1e>
 8006b2a:	7813      	ldrb	r3, [r2, #0]
 8006b2c:	600b      	str	r3, [r1, #0]
 8006b2e:	7812      	ldrb	r2, [r2, #0]
 8006b30:	1e10      	subs	r0, r2, #0
 8006b32:	bf18      	it	ne
 8006b34:	2001      	movne	r0, #1
 8006b36:	b002      	add	sp, #8
 8006b38:	4770      	bx	lr
 8006b3a:	4610      	mov	r0, r2
 8006b3c:	e7fb      	b.n	8006b36 <__ascii_mbtowc+0x16>
 8006b3e:	f06f 0001 	mvn.w	r0, #1
 8006b42:	e7f8      	b.n	8006b36 <__ascii_mbtowc+0x16>

08006b44 <__malloc_lock>:
 8006b44:	4801      	ldr	r0, [pc, #4]	; (8006b4c <__malloc_lock+0x8>)
 8006b46:	f7ff ba1a 	b.w	8005f7e <__retarget_lock_acquire_recursive>
 8006b4a:	bf00      	nop
 8006b4c:	20000338 	.word	0x20000338

08006b50 <__malloc_unlock>:
 8006b50:	4801      	ldr	r0, [pc, #4]	; (8006b58 <__malloc_unlock+0x8>)
 8006b52:	f7ff ba15 	b.w	8005f80 <__retarget_lock_release_recursive>
 8006b56:	bf00      	nop
 8006b58:	20000338 	.word	0x20000338

08006b5c <__sfputc_r>:
 8006b5c:	6893      	ldr	r3, [r2, #8]
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	b410      	push	{r4}
 8006b64:	6093      	str	r3, [r2, #8]
 8006b66:	da08      	bge.n	8006b7a <__sfputc_r+0x1e>
 8006b68:	6994      	ldr	r4, [r2, #24]
 8006b6a:	42a3      	cmp	r3, r4
 8006b6c:	db01      	blt.n	8006b72 <__sfputc_r+0x16>
 8006b6e:	290a      	cmp	r1, #10
 8006b70:	d103      	bne.n	8006b7a <__sfputc_r+0x1e>
 8006b72:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b76:	f7fe b909 	b.w	8004d8c <__swbuf_r>
 8006b7a:	6813      	ldr	r3, [r2, #0]
 8006b7c:	1c58      	adds	r0, r3, #1
 8006b7e:	6010      	str	r0, [r2, #0]
 8006b80:	7019      	strb	r1, [r3, #0]
 8006b82:	4608      	mov	r0, r1
 8006b84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b88:	4770      	bx	lr

08006b8a <__sfputs_r>:
 8006b8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b8c:	4606      	mov	r6, r0
 8006b8e:	460f      	mov	r7, r1
 8006b90:	4614      	mov	r4, r2
 8006b92:	18d5      	adds	r5, r2, r3
 8006b94:	42ac      	cmp	r4, r5
 8006b96:	d101      	bne.n	8006b9c <__sfputs_r+0x12>
 8006b98:	2000      	movs	r0, #0
 8006b9a:	e007      	b.n	8006bac <__sfputs_r+0x22>
 8006b9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ba0:	463a      	mov	r2, r7
 8006ba2:	4630      	mov	r0, r6
 8006ba4:	f7ff ffda 	bl	8006b5c <__sfputc_r>
 8006ba8:	1c43      	adds	r3, r0, #1
 8006baa:	d1f3      	bne.n	8006b94 <__sfputs_r+0xa>
 8006bac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006bb0 <_vfiprintf_r>:
 8006bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bb4:	460d      	mov	r5, r1
 8006bb6:	b09d      	sub	sp, #116	; 0x74
 8006bb8:	4614      	mov	r4, r2
 8006bba:	4698      	mov	r8, r3
 8006bbc:	4606      	mov	r6, r0
 8006bbe:	b118      	cbz	r0, 8006bc8 <_vfiprintf_r+0x18>
 8006bc0:	6983      	ldr	r3, [r0, #24]
 8006bc2:	b90b      	cbnz	r3, 8006bc8 <_vfiprintf_r+0x18>
 8006bc4:	f7ff f938 	bl	8005e38 <__sinit>
 8006bc8:	4b89      	ldr	r3, [pc, #548]	; (8006df0 <_vfiprintf_r+0x240>)
 8006bca:	429d      	cmp	r5, r3
 8006bcc:	d11b      	bne.n	8006c06 <_vfiprintf_r+0x56>
 8006bce:	6875      	ldr	r5, [r6, #4]
 8006bd0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006bd2:	07d9      	lsls	r1, r3, #31
 8006bd4:	d405      	bmi.n	8006be2 <_vfiprintf_r+0x32>
 8006bd6:	89ab      	ldrh	r3, [r5, #12]
 8006bd8:	059a      	lsls	r2, r3, #22
 8006bda:	d402      	bmi.n	8006be2 <_vfiprintf_r+0x32>
 8006bdc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006bde:	f7ff f9ce 	bl	8005f7e <__retarget_lock_acquire_recursive>
 8006be2:	89ab      	ldrh	r3, [r5, #12]
 8006be4:	071b      	lsls	r3, r3, #28
 8006be6:	d501      	bpl.n	8006bec <_vfiprintf_r+0x3c>
 8006be8:	692b      	ldr	r3, [r5, #16]
 8006bea:	b9eb      	cbnz	r3, 8006c28 <_vfiprintf_r+0x78>
 8006bec:	4629      	mov	r1, r5
 8006bee:	4630      	mov	r0, r6
 8006bf0:	f7fe f91e 	bl	8004e30 <__swsetup_r>
 8006bf4:	b1c0      	cbz	r0, 8006c28 <_vfiprintf_r+0x78>
 8006bf6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006bf8:	07dc      	lsls	r4, r3, #31
 8006bfa:	d50e      	bpl.n	8006c1a <_vfiprintf_r+0x6a>
 8006bfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c00:	b01d      	add	sp, #116	; 0x74
 8006c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c06:	4b7b      	ldr	r3, [pc, #492]	; (8006df4 <_vfiprintf_r+0x244>)
 8006c08:	429d      	cmp	r5, r3
 8006c0a:	d101      	bne.n	8006c10 <_vfiprintf_r+0x60>
 8006c0c:	68b5      	ldr	r5, [r6, #8]
 8006c0e:	e7df      	b.n	8006bd0 <_vfiprintf_r+0x20>
 8006c10:	4b79      	ldr	r3, [pc, #484]	; (8006df8 <_vfiprintf_r+0x248>)
 8006c12:	429d      	cmp	r5, r3
 8006c14:	bf08      	it	eq
 8006c16:	68f5      	ldreq	r5, [r6, #12]
 8006c18:	e7da      	b.n	8006bd0 <_vfiprintf_r+0x20>
 8006c1a:	89ab      	ldrh	r3, [r5, #12]
 8006c1c:	0598      	lsls	r0, r3, #22
 8006c1e:	d4ed      	bmi.n	8006bfc <_vfiprintf_r+0x4c>
 8006c20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c22:	f7ff f9ad 	bl	8005f80 <__retarget_lock_release_recursive>
 8006c26:	e7e9      	b.n	8006bfc <_vfiprintf_r+0x4c>
 8006c28:	2300      	movs	r3, #0
 8006c2a:	9309      	str	r3, [sp, #36]	; 0x24
 8006c2c:	2320      	movs	r3, #32
 8006c2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c32:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c36:	2330      	movs	r3, #48	; 0x30
 8006c38:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006dfc <_vfiprintf_r+0x24c>
 8006c3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c40:	f04f 0901 	mov.w	r9, #1
 8006c44:	4623      	mov	r3, r4
 8006c46:	469a      	mov	sl, r3
 8006c48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c4c:	b10a      	cbz	r2, 8006c52 <_vfiprintf_r+0xa2>
 8006c4e:	2a25      	cmp	r2, #37	; 0x25
 8006c50:	d1f9      	bne.n	8006c46 <_vfiprintf_r+0x96>
 8006c52:	ebba 0b04 	subs.w	fp, sl, r4
 8006c56:	d00b      	beq.n	8006c70 <_vfiprintf_r+0xc0>
 8006c58:	465b      	mov	r3, fp
 8006c5a:	4622      	mov	r2, r4
 8006c5c:	4629      	mov	r1, r5
 8006c5e:	4630      	mov	r0, r6
 8006c60:	f7ff ff93 	bl	8006b8a <__sfputs_r>
 8006c64:	3001      	adds	r0, #1
 8006c66:	f000 80aa 	beq.w	8006dbe <_vfiprintf_r+0x20e>
 8006c6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c6c:	445a      	add	r2, fp
 8006c6e:	9209      	str	r2, [sp, #36]	; 0x24
 8006c70:	f89a 3000 	ldrb.w	r3, [sl]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	f000 80a2 	beq.w	8006dbe <_vfiprintf_r+0x20e>
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c84:	f10a 0a01 	add.w	sl, sl, #1
 8006c88:	9304      	str	r3, [sp, #16]
 8006c8a:	9307      	str	r3, [sp, #28]
 8006c8c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c90:	931a      	str	r3, [sp, #104]	; 0x68
 8006c92:	4654      	mov	r4, sl
 8006c94:	2205      	movs	r2, #5
 8006c96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c9a:	4858      	ldr	r0, [pc, #352]	; (8006dfc <_vfiprintf_r+0x24c>)
 8006c9c:	f7f9 faa0 	bl	80001e0 <memchr>
 8006ca0:	9a04      	ldr	r2, [sp, #16]
 8006ca2:	b9d8      	cbnz	r0, 8006cdc <_vfiprintf_r+0x12c>
 8006ca4:	06d1      	lsls	r1, r2, #27
 8006ca6:	bf44      	itt	mi
 8006ca8:	2320      	movmi	r3, #32
 8006caa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006cae:	0713      	lsls	r3, r2, #28
 8006cb0:	bf44      	itt	mi
 8006cb2:	232b      	movmi	r3, #43	; 0x2b
 8006cb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006cb8:	f89a 3000 	ldrb.w	r3, [sl]
 8006cbc:	2b2a      	cmp	r3, #42	; 0x2a
 8006cbe:	d015      	beq.n	8006cec <_vfiprintf_r+0x13c>
 8006cc0:	9a07      	ldr	r2, [sp, #28]
 8006cc2:	4654      	mov	r4, sl
 8006cc4:	2000      	movs	r0, #0
 8006cc6:	f04f 0c0a 	mov.w	ip, #10
 8006cca:	4621      	mov	r1, r4
 8006ccc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cd0:	3b30      	subs	r3, #48	; 0x30
 8006cd2:	2b09      	cmp	r3, #9
 8006cd4:	d94e      	bls.n	8006d74 <_vfiprintf_r+0x1c4>
 8006cd6:	b1b0      	cbz	r0, 8006d06 <_vfiprintf_r+0x156>
 8006cd8:	9207      	str	r2, [sp, #28]
 8006cda:	e014      	b.n	8006d06 <_vfiprintf_r+0x156>
 8006cdc:	eba0 0308 	sub.w	r3, r0, r8
 8006ce0:	fa09 f303 	lsl.w	r3, r9, r3
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	9304      	str	r3, [sp, #16]
 8006ce8:	46a2      	mov	sl, r4
 8006cea:	e7d2      	b.n	8006c92 <_vfiprintf_r+0xe2>
 8006cec:	9b03      	ldr	r3, [sp, #12]
 8006cee:	1d19      	adds	r1, r3, #4
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	9103      	str	r1, [sp, #12]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	bfbb      	ittet	lt
 8006cf8:	425b      	neglt	r3, r3
 8006cfa:	f042 0202 	orrlt.w	r2, r2, #2
 8006cfe:	9307      	strge	r3, [sp, #28]
 8006d00:	9307      	strlt	r3, [sp, #28]
 8006d02:	bfb8      	it	lt
 8006d04:	9204      	strlt	r2, [sp, #16]
 8006d06:	7823      	ldrb	r3, [r4, #0]
 8006d08:	2b2e      	cmp	r3, #46	; 0x2e
 8006d0a:	d10c      	bne.n	8006d26 <_vfiprintf_r+0x176>
 8006d0c:	7863      	ldrb	r3, [r4, #1]
 8006d0e:	2b2a      	cmp	r3, #42	; 0x2a
 8006d10:	d135      	bne.n	8006d7e <_vfiprintf_r+0x1ce>
 8006d12:	9b03      	ldr	r3, [sp, #12]
 8006d14:	1d1a      	adds	r2, r3, #4
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	9203      	str	r2, [sp, #12]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	bfb8      	it	lt
 8006d1e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006d22:	3402      	adds	r4, #2
 8006d24:	9305      	str	r3, [sp, #20]
 8006d26:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006e0c <_vfiprintf_r+0x25c>
 8006d2a:	7821      	ldrb	r1, [r4, #0]
 8006d2c:	2203      	movs	r2, #3
 8006d2e:	4650      	mov	r0, sl
 8006d30:	f7f9 fa56 	bl	80001e0 <memchr>
 8006d34:	b140      	cbz	r0, 8006d48 <_vfiprintf_r+0x198>
 8006d36:	2340      	movs	r3, #64	; 0x40
 8006d38:	eba0 000a 	sub.w	r0, r0, sl
 8006d3c:	fa03 f000 	lsl.w	r0, r3, r0
 8006d40:	9b04      	ldr	r3, [sp, #16]
 8006d42:	4303      	orrs	r3, r0
 8006d44:	3401      	adds	r4, #1
 8006d46:	9304      	str	r3, [sp, #16]
 8006d48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d4c:	482c      	ldr	r0, [pc, #176]	; (8006e00 <_vfiprintf_r+0x250>)
 8006d4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006d52:	2206      	movs	r2, #6
 8006d54:	f7f9 fa44 	bl	80001e0 <memchr>
 8006d58:	2800      	cmp	r0, #0
 8006d5a:	d03f      	beq.n	8006ddc <_vfiprintf_r+0x22c>
 8006d5c:	4b29      	ldr	r3, [pc, #164]	; (8006e04 <_vfiprintf_r+0x254>)
 8006d5e:	bb1b      	cbnz	r3, 8006da8 <_vfiprintf_r+0x1f8>
 8006d60:	9b03      	ldr	r3, [sp, #12]
 8006d62:	3307      	adds	r3, #7
 8006d64:	f023 0307 	bic.w	r3, r3, #7
 8006d68:	3308      	adds	r3, #8
 8006d6a:	9303      	str	r3, [sp, #12]
 8006d6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d6e:	443b      	add	r3, r7
 8006d70:	9309      	str	r3, [sp, #36]	; 0x24
 8006d72:	e767      	b.n	8006c44 <_vfiprintf_r+0x94>
 8006d74:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d78:	460c      	mov	r4, r1
 8006d7a:	2001      	movs	r0, #1
 8006d7c:	e7a5      	b.n	8006cca <_vfiprintf_r+0x11a>
 8006d7e:	2300      	movs	r3, #0
 8006d80:	3401      	adds	r4, #1
 8006d82:	9305      	str	r3, [sp, #20]
 8006d84:	4619      	mov	r1, r3
 8006d86:	f04f 0c0a 	mov.w	ip, #10
 8006d8a:	4620      	mov	r0, r4
 8006d8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d90:	3a30      	subs	r2, #48	; 0x30
 8006d92:	2a09      	cmp	r2, #9
 8006d94:	d903      	bls.n	8006d9e <_vfiprintf_r+0x1ee>
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d0c5      	beq.n	8006d26 <_vfiprintf_r+0x176>
 8006d9a:	9105      	str	r1, [sp, #20]
 8006d9c:	e7c3      	b.n	8006d26 <_vfiprintf_r+0x176>
 8006d9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006da2:	4604      	mov	r4, r0
 8006da4:	2301      	movs	r3, #1
 8006da6:	e7f0      	b.n	8006d8a <_vfiprintf_r+0x1da>
 8006da8:	ab03      	add	r3, sp, #12
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	462a      	mov	r2, r5
 8006dae:	4b16      	ldr	r3, [pc, #88]	; (8006e08 <_vfiprintf_r+0x258>)
 8006db0:	a904      	add	r1, sp, #16
 8006db2:	4630      	mov	r0, r6
 8006db4:	f7fd fadc 	bl	8004370 <_printf_float>
 8006db8:	4607      	mov	r7, r0
 8006dba:	1c78      	adds	r0, r7, #1
 8006dbc:	d1d6      	bne.n	8006d6c <_vfiprintf_r+0x1bc>
 8006dbe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006dc0:	07d9      	lsls	r1, r3, #31
 8006dc2:	d405      	bmi.n	8006dd0 <_vfiprintf_r+0x220>
 8006dc4:	89ab      	ldrh	r3, [r5, #12]
 8006dc6:	059a      	lsls	r2, r3, #22
 8006dc8:	d402      	bmi.n	8006dd0 <_vfiprintf_r+0x220>
 8006dca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006dcc:	f7ff f8d8 	bl	8005f80 <__retarget_lock_release_recursive>
 8006dd0:	89ab      	ldrh	r3, [r5, #12]
 8006dd2:	065b      	lsls	r3, r3, #25
 8006dd4:	f53f af12 	bmi.w	8006bfc <_vfiprintf_r+0x4c>
 8006dd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006dda:	e711      	b.n	8006c00 <_vfiprintf_r+0x50>
 8006ddc:	ab03      	add	r3, sp, #12
 8006dde:	9300      	str	r3, [sp, #0]
 8006de0:	462a      	mov	r2, r5
 8006de2:	4b09      	ldr	r3, [pc, #36]	; (8006e08 <_vfiprintf_r+0x258>)
 8006de4:	a904      	add	r1, sp, #16
 8006de6:	4630      	mov	r0, r6
 8006de8:	f7fd fd66 	bl	80048b8 <_printf_i>
 8006dec:	e7e4      	b.n	8006db8 <_vfiprintf_r+0x208>
 8006dee:	bf00      	nop
 8006df0:	08007038 	.word	0x08007038
 8006df4:	08007058 	.word	0x08007058
 8006df8:	08007018 	.word	0x08007018
 8006dfc:	0800721a 	.word	0x0800721a
 8006e00:	08007224 	.word	0x08007224
 8006e04:	08004371 	.word	0x08004371
 8006e08:	08006b8b 	.word	0x08006b8b
 8006e0c:	08007220 	.word	0x08007220

08006e10 <_read_r>:
 8006e10:	b538      	push	{r3, r4, r5, lr}
 8006e12:	4d07      	ldr	r5, [pc, #28]	; (8006e30 <_read_r+0x20>)
 8006e14:	4604      	mov	r4, r0
 8006e16:	4608      	mov	r0, r1
 8006e18:	4611      	mov	r1, r2
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	602a      	str	r2, [r5, #0]
 8006e1e:	461a      	mov	r2, r3
 8006e20:	f7fa f8a8 	bl	8000f74 <_read>
 8006e24:	1c43      	adds	r3, r0, #1
 8006e26:	d102      	bne.n	8006e2e <_read_r+0x1e>
 8006e28:	682b      	ldr	r3, [r5, #0]
 8006e2a:	b103      	cbz	r3, 8006e2e <_read_r+0x1e>
 8006e2c:	6023      	str	r3, [r4, #0]
 8006e2e:	bd38      	pop	{r3, r4, r5, pc}
 8006e30:	20000344 	.word	0x20000344

08006e34 <__ascii_wctomb>:
 8006e34:	b149      	cbz	r1, 8006e4a <__ascii_wctomb+0x16>
 8006e36:	2aff      	cmp	r2, #255	; 0xff
 8006e38:	bf85      	ittet	hi
 8006e3a:	238a      	movhi	r3, #138	; 0x8a
 8006e3c:	6003      	strhi	r3, [r0, #0]
 8006e3e:	700a      	strbls	r2, [r1, #0]
 8006e40:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8006e44:	bf98      	it	ls
 8006e46:	2001      	movls	r0, #1
 8006e48:	4770      	bx	lr
 8006e4a:	4608      	mov	r0, r1
 8006e4c:	4770      	bx	lr

08006e4e <abort>:
 8006e4e:	b508      	push	{r3, lr}
 8006e50:	2006      	movs	r0, #6
 8006e52:	f000 f82b 	bl	8006eac <raise>
 8006e56:	2001      	movs	r0, #1
 8006e58:	f7fa f882 	bl	8000f60 <_exit>

08006e5c <_raise_r>:
 8006e5c:	291f      	cmp	r1, #31
 8006e5e:	b538      	push	{r3, r4, r5, lr}
 8006e60:	4604      	mov	r4, r0
 8006e62:	460d      	mov	r5, r1
 8006e64:	d904      	bls.n	8006e70 <_raise_r+0x14>
 8006e66:	2316      	movs	r3, #22
 8006e68:	6003      	str	r3, [r0, #0]
 8006e6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e6e:	bd38      	pop	{r3, r4, r5, pc}
 8006e70:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006e72:	b112      	cbz	r2, 8006e7a <_raise_r+0x1e>
 8006e74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006e78:	b94b      	cbnz	r3, 8006e8e <_raise_r+0x32>
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	f000 f830 	bl	8006ee0 <_getpid_r>
 8006e80:	462a      	mov	r2, r5
 8006e82:	4601      	mov	r1, r0
 8006e84:	4620      	mov	r0, r4
 8006e86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e8a:	f000 b817 	b.w	8006ebc <_kill_r>
 8006e8e:	2b01      	cmp	r3, #1
 8006e90:	d00a      	beq.n	8006ea8 <_raise_r+0x4c>
 8006e92:	1c59      	adds	r1, r3, #1
 8006e94:	d103      	bne.n	8006e9e <_raise_r+0x42>
 8006e96:	2316      	movs	r3, #22
 8006e98:	6003      	str	r3, [r0, #0]
 8006e9a:	2001      	movs	r0, #1
 8006e9c:	e7e7      	b.n	8006e6e <_raise_r+0x12>
 8006e9e:	2400      	movs	r4, #0
 8006ea0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	4798      	blx	r3
 8006ea8:	2000      	movs	r0, #0
 8006eaa:	e7e0      	b.n	8006e6e <_raise_r+0x12>

08006eac <raise>:
 8006eac:	4b02      	ldr	r3, [pc, #8]	; (8006eb8 <raise+0xc>)
 8006eae:	4601      	mov	r1, r0
 8006eb0:	6818      	ldr	r0, [r3, #0]
 8006eb2:	f7ff bfd3 	b.w	8006e5c <_raise_r>
 8006eb6:	bf00      	nop
 8006eb8:	2000000c 	.word	0x2000000c

08006ebc <_kill_r>:
 8006ebc:	b538      	push	{r3, r4, r5, lr}
 8006ebe:	4d07      	ldr	r5, [pc, #28]	; (8006edc <_kill_r+0x20>)
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	4604      	mov	r4, r0
 8006ec4:	4608      	mov	r0, r1
 8006ec6:	4611      	mov	r1, r2
 8006ec8:	602b      	str	r3, [r5, #0]
 8006eca:	f7fa f839 	bl	8000f40 <_kill>
 8006ece:	1c43      	adds	r3, r0, #1
 8006ed0:	d102      	bne.n	8006ed8 <_kill_r+0x1c>
 8006ed2:	682b      	ldr	r3, [r5, #0]
 8006ed4:	b103      	cbz	r3, 8006ed8 <_kill_r+0x1c>
 8006ed6:	6023      	str	r3, [r4, #0]
 8006ed8:	bd38      	pop	{r3, r4, r5, pc}
 8006eda:	bf00      	nop
 8006edc:	20000344 	.word	0x20000344

08006ee0 <_getpid_r>:
 8006ee0:	f7fa b826 	b.w	8000f30 <_getpid>

08006ee4 <_close>:
 8006ee4:	4b02      	ldr	r3, [pc, #8]	; (8006ef0 <_close+0xc>)
 8006ee6:	2258      	movs	r2, #88	; 0x58
 8006ee8:	601a      	str	r2, [r3, #0]
 8006eea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006eee:	4770      	bx	lr
 8006ef0:	20000344 	.word	0x20000344

08006ef4 <_init>:
 8006ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ef6:	bf00      	nop
 8006ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006efa:	bc08      	pop	{r3}
 8006efc:	469e      	mov	lr, r3
 8006efe:	4770      	bx	lr

08006f00 <_fini>:
 8006f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f02:	bf00      	nop
 8006f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f06:	bc08      	pop	{r3}
 8006f08:	469e      	mov	lr, r3
 8006f0a:	4770      	bx	lr
