// Seed: 1683146665
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  always_ff @(posedge id_7);
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
  assign id_4 = id_6;
  always_comb @(posedge id_4);
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_7,
      id_3,
      id_4,
      id_4
  );
endmodule
