// Seed: 1782105812
module module_0 (
    output tri1  id_0,
    input  tri0  id_1,
    output uwire id_2
);
  wire id_4 = id_1;
  assign id_2 = id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd81
) (
    input tri1 _id_0,
    input supply1 id_1,
    input uwire id_2,
    input uwire id_3,
    output logic id_4,
    output uwire id_5,
    input wire id_6
);
  wire id_8, id_9;
  always @(id_8(
      id_6,
      1'b0,
      id_9
  ))
    if (1 && 1) begin : LABEL_0
      id_4 <= -1'b0;
    end
  wire [1 : -1] id_10;
  wire id_11;
  wire id_12[-1  ==  -1 : id_0];
  module_0 modCall_1 (
      id_5,
      id_6,
      id_5
  );
  logic id_13;
endmodule
