
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000142                       # Number of seconds simulated
sim_ticks                                   142175500                       # Number of ticks simulated
final_tick                                  142175500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1147790                       # Simulator instruction rate (inst/s)
host_op_rate                                  1158734                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38554666                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653852                       # Number of bytes of host memory used
host_seconds                                     3.69                       # Real time elapsed on the host
sim_insts                                     4232588                       # Number of instructions simulated
sim_ops                                       4272968                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst       1019224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        151145                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst        523072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data        137314                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst        522400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data        137258                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst        521728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data        137162                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst        521056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data        137086                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst        520420                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data        136926                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst        519828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data        136806                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst        519156                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data        136730                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst        518484                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data        136646                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst        517812                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data        136554                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst        517176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data        136426                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst        516584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        136302                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst        515912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data        136214                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst        515240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data        136122                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst        514568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data        136038                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst        513896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data        135966                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu16.inst        513340                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu16.data        135770                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu17.inst        512668                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu17.data        135698                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu18.inst        511996                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu18.data        135614                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu19.inst        511324                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu19.data        135554                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu20.inst        510636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu20.data        135466                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu21.inst        510096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu21.data        135290                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu22.inst        509424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu22.data        135194                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu23.inst        508752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu23.data        135106                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu24.inst        508080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu24.data        135018                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu25.inst        507408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu25.data        134930                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu26.inst        506772                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu26.data        134794                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu27.inst        506180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu27.data        134686                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu28.inst        505508                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu28.data        134598                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu29.inst        504836                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu29.data        134518                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu30.inst        504164                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu30.data        134418                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.inst        503476                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.data        134318                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21292883                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst      1019224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst       523072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst       522400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst       521728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst       521056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst       520420                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst       519828                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst       519156                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst       518484                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst       517812                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst       517176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst       516584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst       515912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst       515240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst       514568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst       513896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu16.inst       513340                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu17.inst       512668                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu18.inst       511996                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu19.inst       511324                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu20.inst       510636                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu21.inst       510096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu22.inst       509424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu23.inst       508752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu24.inst       508080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu25.inst       507408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu26.inst       506772                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu27.inst       506180                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu28.inst       505508                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu29.inst       504836                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu30.inst       504164                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu31.inst       503476                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16931216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu00.data       185305                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu01.data         2372                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu02.data         2372                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu03.data         2372                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu04.data         2372                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu05.data         2352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu06.data         2300                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu07.data         2300                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu08.data         2300                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu09.data         2300                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu10.data         2280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu11.data         2228                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu12.data         2228                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu13.data         2228                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu14.data         2228                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu15.data         2228                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu16.data         2156                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu17.data         2156                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu18.data         2156                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu19.data         2156                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu20.data         2176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu21.data         2084                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu22.data         2084                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu23.data         2084                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu24.data         2084                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu25.data         2084                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu26.data         2064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu27.data         2012                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu28.data         2012                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu29.data         2012                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu30.data         2012                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu31.data         2032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          253129                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst         254806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          37195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst         130768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data          34228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst         130600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          34215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst         130432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          34190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst         130264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          34172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst         130105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data          34135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst         129957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          34113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst         129789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data          34094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst         129621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          34074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst         129453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          34050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst         129294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data          34022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst         129146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data          33999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst         128978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          33978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst         128810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data          33954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst         128642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data          33934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst         128474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          33915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu16.inst         128335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu16.data          33878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu17.inst         128167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu17.data          33860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu18.inst         127999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu18.data          33840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu19.inst         127831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu19.data          33824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu20.inst         127659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu20.data          33801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu21.inst         127524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu21.data          33770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu22.inst         127356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu22.data          33746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu23.inst         127188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu23.data          33724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu24.inst         127020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu24.data          33703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu25.inst         126852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu25.data          33680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu26.inst         126693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu26.data          33650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu27.inst         126545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu27.data          33631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu28.inst         126377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu28.data          33610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu29.inst         126209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu29.data          33589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu30.inst         126041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu30.data          33565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.inst         125869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.data          33537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5320480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu00.data         46509                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu01.data           593                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu02.data           593                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu03.data           593                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu04.data           593                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu05.data           588                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu06.data           575                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu07.data           575                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu08.data           575                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu09.data           575                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu10.data           570                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu11.data           557                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu12.data           557                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu13.data           557                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu14.data           557                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu15.data           557                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu16.data           539                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu17.data           539                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu18.data           539                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu19.data           539                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu20.data           544                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu21.data           521                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu22.data           521                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu23.data           521                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu24.data           521                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu25.data           521                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu26.data           516                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu27.data           503                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu28.data           503                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu29.data           503                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu30.data           503                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu31.data           508                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63465                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst       7168773804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data       1063087522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst       3679058628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data        965806345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst       3674332075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data        965412466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst       3669605523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data        964737244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst       3664878970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data        964202693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst       3660405625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data        963077323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst       3656241758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data        962233296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst       3651515205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data        961698746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst       3646788652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data        961107926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst       3642062099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data        960460839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst       3637588755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data        959560543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst       3633424887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data        958688382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst       3628698334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data        958069428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst       3623971781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data        957422341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst       3619245229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data        956831522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst       3614518676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data        956325105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu16.inst       3610608016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu16.data        954946527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu17.inst       3605881463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu17.data        954440111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu18.inst       3601154911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu18.data        953849292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu19.inst       3596428358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu19.data        953427278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu20.inst       3591589268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu20.data        952808325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu21.inst       3587791145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu21.data        951570418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu22.inst       3583064593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu22.data        950895196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu23.inst       3578338040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu23.data        950276243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu24.inst       3573611487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu24.data        949657290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu25.inst       3568884934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu25.data        949038336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu26.inst       3564411590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu26.data        948081772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu27.inst       3560247722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu27.data        947322148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu28.inst       3555521169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu28.data        946703194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu29.inst       3550794617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu29.data        946140509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu30.inst       3546068064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu30.data        945437153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.inst       3541228974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.data        944733797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total          149764783665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst   7168773804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst   3679058628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst   3674332075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst   3669605523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst   3664878970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst   3660405625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst   3656241758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst   3651515205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst   3646788652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst   3642062099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst   3637588755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst   3633424887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst   3628698334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst   3623971781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst   3619245229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst   3614518676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu16.inst   3610608016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu17.inst   3605881463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu18.inst   3601154911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu19.inst   3596428358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu20.inst   3591589268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu21.inst   3587791145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu22.inst   3583064593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu23.inst   3578338040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu24.inst   3573611487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu25.inst   3568884934                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu26.inst   3564411590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu27.inst   3560247722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu28.inst   3555521169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu29.inst   3550794617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu30.inst   3546068064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu31.inst   3541228974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total     119086734353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu00.data      1303353953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu01.data        16683606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu02.data        16683606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu03.data        16683606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu04.data        16683606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu05.data        16542935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu06.data        16177189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu07.data        16177189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu08.data        16177189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu09.data        16177189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu10.data        16036518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu11.data        15670773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu12.data        15670773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu13.data        15670773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu14.data        15670773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu15.data        15670773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu16.data        15164357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu17.data        15164357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu18.data        15164357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu19.data        15164357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu20.data        15305028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu21.data        14657940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu22.data        14657940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu23.data        14657940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu24.data        14657940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu25.data        14657940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu26.data        14517269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu27.data        14151524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu28.data        14151524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu29.data        14151524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu30.data        14151524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu31.data        14292195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1780398170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst      7168773804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data      2366441476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst      3679058628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data       982489951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst      3674332075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data       982096071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst      3669605523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data       981420850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst      3664878970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data       980886299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst      3660405625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data       979620258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst      3656241758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data       978410486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst      3651515205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data       977875935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst      3646788652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data       977285116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst      3642062099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data       976638028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst      3637588755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data       975597061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst      3633424887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data       974359155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst      3628698334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data       973740201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst      3623971781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data       973093114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst      3619245229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data       972502295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst      3614518676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data       971995878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu16.inst      3610608016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu16.data       970110884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu17.inst      3605881463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu17.data       969604468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu18.inst      3601154911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu18.data       969013649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu19.inst      3596428358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu19.data       968591635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu20.inst      3591589268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu20.data       968113353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu21.inst      3587791145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu21.data       966228359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu22.inst      3583064593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu22.data       965553137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu23.inst      3578338040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu23.data       964934183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu24.inst      3573611487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu24.data       964315230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu25.inst      3568884934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu25.data       963696277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu26.inst      3564411590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu26.data       962599041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu27.inst      3560247722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu27.data       961473672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu28.inst      3555521169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu28.data       960854718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu29.inst      3550794617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu29.data       960292033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu30.inst      3546068064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu30.data       959588677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.inst      3541228974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.data       959025993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total         151545181835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                216                       # Number of system calls
system.cpu00.numCycles                         284352                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                    254730                       # Number of instructions committed
system.cpu00.committedOps                      284276                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses              261645                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                   28                       # Number of float alu accesses
system.cpu00.num_func_calls                       833                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts        22443                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                     261645                       # number of integer instructions
system.cpu00.num_fp_insts                          28                       # number of float instructions
system.cpu00.num_int_register_reads            525064                       # number of times the integer registers were read
system.cpu00.num_int_register_writes           203606                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                 22                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 6                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads             853058                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes            121752                       # number of times the CC registers were written
system.cpu00.num_mem_refs                       83870                       # number of memory refs
system.cpu00.num_load_insts                     37262                       # Number of load instructions
system.cpu00.num_store_insts                    46608                       # Number of store instructions
system.cpu00.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu00.num_busy_cycles             284351.998000                       # Number of busy cycles
system.cpu00.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu00.Branches                           23374                       # Number of branches fetched
system.cpu00.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu00.op_class::IntAlu                  167654     58.96%     58.96% # Class of executed instruction
system.cpu00.op_class::IntMult                  32825     11.54%     70.50% # Class of executed instruction
system.cpu00.op_class::IntDiv                       0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                3      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     70.50% # Class of executed instruction
system.cpu00.op_class::MemRead                  37262     13.10%     83.61% # Class of executed instruction
system.cpu00.op_class::MemWrite                 46608     16.39%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   284352                       # Class of executed instruction
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                         284351                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                    130761                       # Number of instructions committed
system.cpu01.committedOps                      131185                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses              121379                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                        67                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts         9784                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                     121379                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads            250843                       # number of times the integer registers were read
system.cpu01.num_int_register_writes           118526                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads             393576                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes             58177                       # number of times the CC registers were written
system.cpu01.num_mem_refs                       34832                       # number of memory refs
system.cpu01.num_load_insts                     34230                       # Number of load instructions
system.cpu01.num_store_insts                      602                       # Number of store instructions
system.cpu01.num_idle_cycles             153159.000923                       # Number of idle cycles
system.cpu01.num_busy_cycles             131191.999077                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.461373                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.538627                       # Percentage of idle cycles
system.cpu01.Branches                            9859                       # Number of branches fetched
system.cpu01.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu01.op_class::IntAlu                   71781     54.71%     54.71% # Class of executed instruction
system.cpu01.op_class::IntMult                  24579     18.74%     73.45% # Class of executed instruction
system.cpu01.op_class::IntDiv                       0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     73.45% # Class of executed instruction
system.cpu01.op_class::MemRead                  34230     26.09%     99.54% # Class of executed instruction
system.cpu01.op_class::MemWrite                   602      0.46%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                   131192                       # Class of executed instruction
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                         284351                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                    130593                       # Number of instructions committed
system.cpu02.committedOps                      131017                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses              121258                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                        67                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts         9737                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                     121258                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads            250582                       # number of times the integer registers were read
system.cpu02.num_int_register_writes           118484                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads             393072                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes             57841                       # number of times the CC registers were written
system.cpu02.num_mem_refs                       34837                       # number of memory refs
system.cpu02.num_load_insts                     34216                       # Number of load instructions
system.cpu02.num_store_insts                      621                       # Number of store instructions
system.cpu02.num_idle_cycles             153327.000922                       # Number of idle cycles
system.cpu02.num_busy_cycles             131023.999078                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.460783                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.539217                       # Percentage of idle cycles
system.cpu02.Branches                            9812                       # Number of branches fetched
system.cpu02.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu02.op_class::IntAlu                   71608     54.65%     54.65% # Class of executed instruction
system.cpu02.op_class::IntMult                  24579     18.76%     73.41% # Class of executed instruction
system.cpu02.op_class::IntDiv                       0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     73.41% # Class of executed instruction
system.cpu02.op_class::MemRead                  34216     26.11%     99.53% # Class of executed instruction
system.cpu02.op_class::MemWrite                   621      0.47%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                   131024                       # Class of executed instruction
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                         284351                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                    130425                       # Number of instructions committed
system.cpu03.committedOps                      130849                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses              121129                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                        67                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts         9698                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                     121129                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads            250333                       # number of times the integer registers were read
system.cpu03.num_int_register_writes           118411                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads             392568                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes             57628                       # number of times the CC registers were written
system.cpu03.num_mem_refs                       34804                       # number of memory refs
system.cpu03.num_load_insts                     34192                       # Number of load instructions
system.cpu03.num_store_insts                      612                       # Number of store instructions
system.cpu03.num_idle_cycles             153495.000920                       # Number of idle cycles
system.cpu03.num_busy_cycles             130855.999080                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.460192                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.539808                       # Percentage of idle cycles
system.cpu03.Branches                            9773                       # Number of branches fetched
system.cpu03.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu03.op_class::IntAlu                   71473     54.62%     54.62% # Class of executed instruction
system.cpu03.op_class::IntMult                  24579     18.78%     73.40% # Class of executed instruction
system.cpu03.op_class::IntDiv                       0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     73.40% # Class of executed instruction
system.cpu03.op_class::MemRead                  34192     26.13%     99.53% # Class of executed instruction
system.cpu03.op_class::MemWrite                   612      0.47%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                   130856                       # Class of executed instruction
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                         284351                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                    130257                       # Number of instructions committed
system.cpu04.committedOps                      130681                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses              121004                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                        67                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts         9655                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                     121004                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads            250078                       # number of times the integer registers were read
system.cpu04.num_int_register_writes           118353                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads             392064                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes             57352                       # number of times the CC registers were written
system.cpu04.num_mem_refs                       34790                       # number of memory refs
system.cpu04.num_load_insts                     34173                       # Number of load instructions
system.cpu04.num_store_insts                      617                       # Number of store instructions
system.cpu04.num_idle_cycles             153663.000919                       # Number of idle cycles
system.cpu04.num_busy_cycles             130687.999081                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.459601                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.540399                       # Percentage of idle cycles
system.cpu04.Branches                            9730                       # Number of branches fetched
system.cpu04.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu04.op_class::IntAlu                   71319     54.57%     54.57% # Class of executed instruction
system.cpu04.op_class::IntMult                  24579     18.81%     73.38% # Class of executed instruction
system.cpu04.op_class::IntDiv                       0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     73.38% # Class of executed instruction
system.cpu04.op_class::MemRead                  34173     26.15%     99.53% # Class of executed instruction
system.cpu04.op_class::MemWrite                   617      0.47%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                   130688                       # Class of executed instruction
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                         284351                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                    130098                       # Number of instructions committed
system.cpu05.committedOps                      130513                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses              120870                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                        65                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts         9623                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                     120870                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads            249839                       # number of times the integer registers were read
system.cpu05.num_int_register_writes           118259                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads             391560                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes             57226                       # number of times the CC registers were written
system.cpu05.num_mem_refs                       34731                       # number of memory refs
system.cpu05.num_load_insts                     34137                       # Number of load instructions
system.cpu05.num_store_insts                      594                       # Number of store instructions
system.cpu05.num_idle_cycles             153831.000918                       # Number of idle cycles
system.cpu05.num_busy_cycles             130519.999082                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.459010                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.540990                       # Percentage of idle cycles
system.cpu05.Branches                            9695                       # Number of branches fetched
system.cpu05.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu05.op_class::IntAlu                   71210     54.56%     54.56% # Class of executed instruction
system.cpu05.op_class::IntMult                  24579     18.83%     73.39% # Class of executed instruction
system.cpu05.op_class::IntDiv                       0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     73.39% # Class of executed instruction
system.cpu05.op_class::MemRead                  34137     26.15%     99.54% # Class of executed instruction
system.cpu05.op_class::MemWrite                   594      0.46%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                   130520                       # Class of executed instruction
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                         284351                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                    129951                       # Number of instructions committed
system.cpu06.committedOps                      130346                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses              120735                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                        61                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts         9590                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                     120735                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads            249579                       # number of times the integer registers were read
system.cpu06.num_int_register_writes           118182                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads             391056                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes             57016                       # number of times the CC registers were written
system.cpu06.num_mem_refs                       34701                       # number of memory refs
system.cpu06.num_load_insts                     34115                       # Number of load instructions
system.cpu06.num_store_insts                      586                       # Number of store instructions
system.cpu06.num_idle_cycles             153999.000917                       # Number of idle cycles
system.cpu06.num_busy_cycles             130351.999083                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.458419                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.541581                       # Percentage of idle cycles
system.cpu06.Branches                            9659                       # Number of branches fetched
system.cpu06.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu06.op_class::IntAlu                   71072     54.52%     54.52% # Class of executed instruction
system.cpu06.op_class::IntMult                  24579     18.86%     73.38% # Class of executed instruction
system.cpu06.op_class::IntDiv                       0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     73.38% # Class of executed instruction
system.cpu06.op_class::MemRead                  34115     26.17%     99.55% # Class of executed instruction
system.cpu06.op_class::MemWrite                   586      0.45%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                   130352                       # Class of executed instruction
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                         284351                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                    129783                       # Number of instructions committed
system.cpu07.committedOps                      130178                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses              120610                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                        61                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts         9547                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                     120610                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads            249324                       # number of times the integer registers were read
system.cpu07.num_int_register_writes           118125                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads             390552                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes             56740                       # number of times the CC registers were written
system.cpu07.num_mem_refs                       34687                       # number of memory refs
system.cpu07.num_load_insts                     34096                       # Number of load instructions
system.cpu07.num_store_insts                      591                       # Number of store instructions
system.cpu07.num_idle_cycles             154167.000916                       # Number of idle cycles
system.cpu07.num_busy_cycles             130183.999084                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.457829                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.542171                       # Percentage of idle cycles
system.cpu07.Branches                            9616                       # Number of branches fetched
system.cpu07.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu07.op_class::IntAlu                   70918     54.48%     54.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  24579     18.88%     73.36% # Class of executed instruction
system.cpu07.op_class::IntDiv                       0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     73.36% # Class of executed instruction
system.cpu07.op_class::MemRead                  34096     26.19%     99.55% # Class of executed instruction
system.cpu07.op_class::MemWrite                   591      0.45%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                   130184                       # Class of executed instruction
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                         284351                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                    129615                       # Number of instructions committed
system.cpu08.committedOps                      130010                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses              120485                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                        61                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts         9504                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                     120485                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads            249072                       # number of times the integer registers were read
system.cpu08.num_int_register_writes           118064                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads             390048                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes             56482                       # number of times the CC registers were written
system.cpu08.num_mem_refs                       34668                       # number of memory refs
system.cpu08.num_load_insts                     34075                       # Number of load instructions
system.cpu08.num_store_insts                      593                       # Number of store instructions
system.cpu08.num_idle_cycles             154335.000914                       # Number of idle cycles
system.cpu08.num_busy_cycles             130015.999086                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.457238                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.542762                       # Percentage of idle cycles
system.cpu08.Branches                            9573                       # Number of branches fetched
system.cpu08.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu08.op_class::IntAlu                   70769     54.43%     54.43% # Class of executed instruction
system.cpu08.op_class::IntMult                  24579     18.90%     73.34% # Class of executed instruction
system.cpu08.op_class::IntDiv                       0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     73.34% # Class of executed instruction
system.cpu08.op_class::MemRead                  34075     26.21%     99.54% # Class of executed instruction
system.cpu08.op_class::MemWrite                   593      0.46%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                   130016                       # Class of executed instruction
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                         284351                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                    129447                       # Number of instructions committed
system.cpu09.committedOps                      129842                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses              120357                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                        61                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts         9464                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                     120357                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads            248821                       # number of times the integer registers were read
system.cpu09.num_int_register_writes           117995                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads             389544                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes             56251                       # number of times the CC registers were written
system.cpu09.num_mem_refs                       34640                       # number of memory refs
system.cpu09.num_load_insts                     34052                       # Number of load instructions
system.cpu09.num_store_insts                      588                       # Number of store instructions
system.cpu09.num_idle_cycles             154503.000913                       # Number of idle cycles
system.cpu09.num_busy_cycles             129847.999087                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.456647                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.543353                       # Percentage of idle cycles
system.cpu09.Branches                            9533                       # Number of branches fetched
system.cpu09.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu09.op_class::IntAlu                   70629     54.39%     54.39% # Class of executed instruction
system.cpu09.op_class::IntMult                  24579     18.93%     73.32% # Class of executed instruction
system.cpu09.op_class::IntDiv                       0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     73.32% # Class of executed instruction
system.cpu09.op_class::MemRead                  34052     26.22%     99.55% # Class of executed instruction
system.cpu09.op_class::MemWrite                   588      0.45%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                   129848                       # Class of executed instruction
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                         284351                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                    129288                       # Number of instructions committed
system.cpu10.committedOps                      129674                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses              120228                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                        59                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts         9427                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                     120228                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads            248572                       # number of times the integer registers were read
system.cpu10.num_int_register_writes           117923                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads             389040                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes             56035                       # number of times the CC registers were written
system.cpu10.num_mem_refs                       34609                       # number of memory refs
system.cpu10.num_load_insts                     34024                       # Number of load instructions
system.cpu10.num_store_insts                      585                       # Number of store instructions
system.cpu10.num_idle_cycles             154671.000912                       # Number of idle cycles
system.cpu10.num_busy_cycles             129679.999088                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.456056                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.543944                       # Percentage of idle cycles
system.cpu10.Branches                            9493                       # Number of branches fetched
system.cpu10.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu10.op_class::IntAlu                   70492     54.36%     54.36% # Class of executed instruction
system.cpu10.op_class::IntMult                  24579     18.95%     73.31% # Class of executed instruction
system.cpu10.op_class::IntDiv                       0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     73.31% # Class of executed instruction
system.cpu10.op_class::MemRead                  34024     26.24%     99.55% # Class of executed instruction
system.cpu10.op_class::MemWrite                   585      0.45%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                   129680                       # Class of executed instruction
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                         284351                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                    129141                       # Number of instructions committed
system.cpu11.committedOps                      129507                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses              120092                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                        55                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts         9395                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                     120092                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads            248312                       # number of times the integer registers were read
system.cpu11.num_int_register_writes           117845                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads             388536                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes             55831                       # number of times the CC registers were written
system.cpu11.num_mem_refs                       34576                       # number of memory refs
system.cpu11.num_load_insts                     34001                       # Number of load instructions
system.cpu11.num_store_insts                      575                       # Number of store instructions
system.cpu11.num_idle_cycles             154839.000911                       # Number of idle cycles
system.cpu11.num_busy_cycles             129511.999089                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.455465                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.544535                       # Percentage of idle cycles
system.cpu11.Branches                            9458                       # Number of branches fetched
system.cpu11.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu11.op_class::IntAlu                   70357     54.32%     54.32% # Class of executed instruction
system.cpu11.op_class::IntMult                  24579     18.98%     73.30% # Class of executed instruction
system.cpu11.op_class::IntDiv                       0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     73.30% # Class of executed instruction
system.cpu11.op_class::MemRead                  34001     26.25%     99.56% # Class of executed instruction
system.cpu11.op_class::MemWrite                   575      0.44%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                   129512                       # Class of executed instruction
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                         284351                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                    128973                       # Number of instructions committed
system.cpu12.committedOps                      129339                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses              119965                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                        55                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts         9354                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                     119965                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads            248061                       # number of times the integer registers were read
system.cpu12.num_int_register_writes           117778                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads             388032                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes             55594                       # number of times the CC registers were written
system.cpu12.num_mem_refs                       34551                       # number of memory refs
system.cpu12.num_load_insts                     33979                       # Number of load instructions
system.cpu12.num_store_insts                      572                       # Number of store instructions
system.cpu12.num_idle_cycles             155007.000910                       # Number of idle cycles
system.cpu12.num_busy_cycles             129343.999090                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.454874                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.545126                       # Percentage of idle cycles
system.cpu12.Branches                            9417                       # Number of branches fetched
system.cpu12.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu12.op_class::IntAlu                   70214     54.28%     54.28% # Class of executed instruction
system.cpu12.op_class::IntMult                  24579     19.00%     73.29% # Class of executed instruction
system.cpu12.op_class::IntDiv                       0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     73.29% # Class of executed instruction
system.cpu12.op_class::MemRead                  33979     26.27%     99.56% # Class of executed instruction
system.cpu12.op_class::MemWrite                   572      0.44%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                   129344                       # Class of executed instruction
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                         284351                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                    128805                       # Number of instructions committed
system.cpu13.committedOps                      129171                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses              119838                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                        55                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts         9313                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                     119838                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads            247813                       # number of times the integer registers were read
system.cpu13.num_int_register_writes           117708                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads             387528                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes             55369                       # number of times the CC registers were written
system.cpu13.num_mem_refs                       34522                       # number of memory refs
system.cpu13.num_load_insts                     33956                       # Number of load instructions
system.cpu13.num_store_insts                      566                       # Number of store instructions
system.cpu13.num_idle_cycles             155175.000909                       # Number of idle cycles
system.cpu13.num_busy_cycles             129175.999091                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.454284                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.545716                       # Percentage of idle cycles
system.cpu13.Branches                            9376                       # Number of branches fetched
system.cpu13.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu13.op_class::IntAlu                   70075     54.25%     54.25% # Class of executed instruction
system.cpu13.op_class::IntMult                  24579     19.03%     73.28% # Class of executed instruction
system.cpu13.op_class::IntDiv                       0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     73.28% # Class of executed instruction
system.cpu13.op_class::MemRead                  33956     26.29%     99.56% # Class of executed instruction
system.cpu13.op_class::MemWrite                   566      0.44%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                   129176                       # Class of executed instruction
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                         284351                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.committedInsts                    128637                       # Number of instructions committed
system.cpu14.committedOps                      129003                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses              119712                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                        55                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts         9271                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                     119712                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads            247559                       # number of times the integer registers were read
system.cpu14.num_int_register_writes           117647                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_cc_register_reads             387024                       # number of times the CC registers were read
system.cpu14.num_cc_register_writes             55108                       # number of times the CC registers were written
system.cpu14.num_mem_refs                       34503                       # number of memory refs
system.cpu14.num_load_insts                     33935                       # Number of load instructions
system.cpu14.num_store_insts                      568                       # Number of store instructions
system.cpu14.num_idle_cycles             155343.000907                       # Number of idle cycles
system.cpu14.num_busy_cycles             129007.999093                       # Number of busy cycles
system.cpu14.not_idle_fraction               0.453693                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                   0.546307                       # Percentage of idle cycles
system.cpu14.Branches                            9334                       # Number of branches fetched
system.cpu14.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu14.op_class::IntAlu                   69926     54.20%     54.20% # Class of executed instruction
system.cpu14.op_class::IntMult                  24579     19.05%     73.26% # Class of executed instruction
system.cpu14.op_class::IntDiv                       0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     73.26% # Class of executed instruction
system.cpu14.op_class::MemRead                  33935     26.30%     99.56% # Class of executed instruction
system.cpu14.op_class::MemWrite                   568      0.44%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                   129008                       # Class of executed instruction
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                         284351                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.committedInsts                    128469                       # Number of instructions committed
system.cpu15.committedOps                      128835                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses              119588                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                        55                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts         9227                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                     119588                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads            247305                       # number of times the integer registers were read
system.cpu15.num_int_register_writes           117591                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_cc_register_reads             386520                       # number of times the CC registers were read
system.cpu15.num_cc_register_writes             54829                       # number of times the CC registers were written
system.cpu15.num_mem_refs                       34491                       # number of memory refs
system.cpu15.num_load_insts                     33917                       # Number of load instructions
system.cpu15.num_store_insts                      574                       # Number of store instructions
system.cpu15.num_idle_cycles             155511.000906                       # Number of idle cycles
system.cpu15.num_busy_cycles             128839.999094                       # Number of busy cycles
system.cpu15.not_idle_fraction               0.453102                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                   0.546898                       # Percentage of idle cycles
system.cpu15.Branches                            9290                       # Number of branches fetched
system.cpu15.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu15.op_class::IntAlu                   69770     54.15%     54.15% # Class of executed instruction
system.cpu15.op_class::IntMult                  24579     19.08%     73.23% # Class of executed instruction
system.cpu15.op_class::IntDiv                       0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     73.23% # Class of executed instruction
system.cpu15.op_class::MemRead                  33917     26.32%     99.55% # Class of executed instruction
system.cpu15.op_class::MemWrite                   574      0.45%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                   128840                       # Class of executed instruction
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                         284351                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.committedInsts                    128331                       # Number of instructions committed
system.cpu16.committedOps                      128668                       # Number of ops (including micro ops) committed
system.cpu16.num_int_alu_accesses              119444                       # Number of integer alu accesses
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_func_calls                        49                       # number of times a function call or return occured
system.cpu16.num_conditional_control_insts         9205                       # number of instructions that are conditional controls
system.cpu16.num_int_insts                     119444                       # number of integer instructions
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_int_register_reads            247055                       # number of times the integer registers were read
system.cpu16.num_int_register_writes           117484                       # number of times the integer registers were written
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_cc_register_reads             386016                       # number of times the CC registers were read
system.cpu16.num_cc_register_writes             54739                       # number of times the CC registers were written
system.cpu16.num_mem_refs                       34424                       # number of memory refs
system.cpu16.num_load_insts                     33880                       # Number of load instructions
system.cpu16.num_store_insts                      544                       # Number of store instructions
system.cpu16.num_idle_cycles             155679.000905                       # Number of idle cycles
system.cpu16.num_busy_cycles             128671.999095                       # Number of busy cycles
system.cpu16.not_idle_fraction               0.452511                       # Percentage of non-idle cycles
system.cpu16.idle_fraction                   0.547489                       # Percentage of idle cycles
system.cpu16.Branches                            9262                       # Number of branches fetched
system.cpu16.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu16.op_class::IntAlu                   69669     54.14%     54.14% # Class of executed instruction
system.cpu16.op_class::IntMult                  24579     19.10%     73.25% # Class of executed instruction
system.cpu16.op_class::IntDiv                       0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::FloatMult                    0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdMult                     0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdShift                    0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0      0.00%     73.25% # Class of executed instruction
system.cpu16.op_class::MemRead                  33880     26.33%     99.58% # Class of executed instruction
system.cpu16.op_class::MemWrite                   544      0.42%    100.00% # Class of executed instruction
system.cpu16.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::total                   128672                       # Class of executed instruction
system.cpu17.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.numCycles                         284351                       # number of cpu cycles simulated
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.committedInsts                    128163                       # Number of instructions committed
system.cpu17.committedOps                      128500                       # Number of ops (including micro ops) committed
system.cpu17.num_int_alu_accesses              119320                       # Number of integer alu accesses
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_func_calls                        49                       # number of times a function call or return occured
system.cpu17.num_conditional_control_insts         9161                       # number of instructions that are conditional controls
system.cpu17.num_int_insts                     119320                       # number of integer instructions
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_int_register_reads            246800                       # number of times the integer registers were read
system.cpu17.num_int_register_writes           117429                       # number of times the integer registers were written
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_cc_register_reads             385512                       # number of times the CC registers were read
system.cpu17.num_cc_register_writes             54454                       # number of times the CC registers were written
system.cpu17.num_mem_refs                       34413                       # number of memory refs
system.cpu17.num_load_insts                     33862                       # Number of load instructions
system.cpu17.num_store_insts                      551                       # Number of store instructions
system.cpu17.num_idle_cycles             155847.000904                       # Number of idle cycles
system.cpu17.num_busy_cycles             128503.999096                       # Number of busy cycles
system.cpu17.not_idle_fraction               0.451920                       # Percentage of non-idle cycles
system.cpu17.idle_fraction                   0.548080                       # Percentage of idle cycles
system.cpu17.Branches                            9218                       # Number of branches fetched
system.cpu17.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu17.op_class::IntAlu                   69512     54.09%     54.09% # Class of executed instruction
system.cpu17.op_class::IntMult                  24579     19.13%     73.22% # Class of executed instruction
system.cpu17.op_class::IntDiv                       0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::FloatMult                    0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdMult                     0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdShift                    0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0      0.00%     73.22% # Class of executed instruction
system.cpu17.op_class::MemRead                  33862     26.35%     99.57% # Class of executed instruction
system.cpu17.op_class::MemWrite                   551      0.43%    100.00% # Class of executed instruction
system.cpu17.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::total                   128504                       # Class of executed instruction
system.cpu18.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.numCycles                         284351                       # number of cpu cycles simulated
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.committedInsts                    127995                       # Number of instructions committed
system.cpu18.committedOps                      128332                       # Number of ops (including micro ops) committed
system.cpu18.num_int_alu_accesses              119195                       # Number of integer alu accesses
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_func_calls                        49                       # number of times a function call or return occured
system.cpu18.num_conditional_control_insts         9118                       # number of instructions that are conditional controls
system.cpu18.num_int_insts                     119195                       # number of integer instructions
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_int_register_reads            246548                       # number of times the integer registers were read
system.cpu18.num_int_register_writes           117368                       # number of times the integer registers were written
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_cc_register_reads             385008                       # number of times the CC registers were read
system.cpu18.num_cc_register_writes             54196                       # number of times the CC registers were written
system.cpu18.num_mem_refs                       34394                       # number of memory refs
system.cpu18.num_load_insts                     33841                       # Number of load instructions
system.cpu18.num_store_insts                      553                       # Number of store instructions
system.cpu18.num_idle_cycles             156015.000903                       # Number of idle cycles
system.cpu18.num_busy_cycles             128335.999097                       # Number of busy cycles
system.cpu18.not_idle_fraction               0.451330                       # Percentage of non-idle cycles
system.cpu18.idle_fraction                   0.548670                       # Percentage of idle cycles
system.cpu18.Branches                            9175                       # Number of branches fetched
system.cpu18.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu18.op_class::IntAlu                   69363     54.05%     54.05% # Class of executed instruction
system.cpu18.op_class::IntMult                  24579     19.15%     73.20% # Class of executed instruction
system.cpu18.op_class::IntDiv                       0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::FloatMult                    0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdMult                     0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdShift                    0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0      0.00%     73.20% # Class of executed instruction
system.cpu18.op_class::MemRead                  33841     26.37%     99.57% # Class of executed instruction
system.cpu18.op_class::MemWrite                   553      0.43%    100.00% # Class of executed instruction
system.cpu18.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::total                   128336                       # Class of executed instruction
system.cpu19.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.read_hits                          0                       # DTB read hits
system.cpu19.dtb.read_misses                        0                       # DTB read misses
system.cpu19.dtb.write_hits                         0                       # DTB write hits
system.cpu19.dtb.write_misses                       0                       # DTB write misses
system.cpu19.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.read_accesses                      0                       # DTB read accesses
system.cpu19.dtb.write_accesses                     0                       # DTB write accesses
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.hits                               0                       # DTB hits
system.cpu19.dtb.misses                             0                       # DTB misses
system.cpu19.dtb.accesses                           0                       # DTB accesses
system.cpu19.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.walker.walks                       0                       # Table walker walks requested
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.inst_hits                          0                       # ITB inst hits
system.cpu19.itb.inst_misses                        0                       # ITB inst misses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.itb.hits                               0                       # DTB hits
system.cpu19.itb.misses                             0                       # DTB misses
system.cpu19.itb.accesses                           0                       # DTB accesses
system.cpu19.numCycles                         284351                       # number of cpu cycles simulated
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.committedInsts                    127827                       # Number of instructions committed
system.cpu19.committedOps                      128164                       # Number of ops (including micro ops) committed
system.cpu19.num_int_alu_accesses              119072                       # Number of integer alu accesses
system.cpu19.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu19.num_func_calls                        49                       # number of times a function call or return occured
system.cpu19.num_conditional_control_insts         9073                       # number of instructions that are conditional controls
system.cpu19.num_int_insts                     119072                       # number of integer instructions
system.cpu19.num_fp_insts                           0                       # number of float instructions
system.cpu19.num_int_register_reads            246287                       # number of times the integer registers were read
system.cpu19.num_int_register_writes           117322                       # number of times the integer registers were written
system.cpu19.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu19.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu19.num_cc_register_reads             384504                       # number of times the CC registers were read
system.cpu19.num_cc_register_writes             53875                       # number of times the CC registers were written
system.cpu19.num_mem_refs                       34394                       # number of memory refs
system.cpu19.num_load_insts                     33826                       # Number of load instructions
system.cpu19.num_store_insts                      568                       # Number of store instructions
system.cpu19.num_idle_cycles             156183.000901                       # Number of idle cycles
system.cpu19.num_busy_cycles             128167.999099                       # Number of busy cycles
system.cpu19.not_idle_fraction               0.450739                       # Percentage of non-idle cycles
system.cpu19.idle_fraction                   0.549261                       # Percentage of idle cycles
system.cpu19.Branches                            9130                       # Number of branches fetched
system.cpu19.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu19.op_class::IntAlu                   69195     53.99%     53.99% # Class of executed instruction
system.cpu19.op_class::IntMult                  24579     19.18%     73.16% # Class of executed instruction
system.cpu19.op_class::IntDiv                       0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::FloatAdd                     0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::FloatCmp                     0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::FloatCvt                     0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::FloatMult                    0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::FloatDiv                     0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::FloatSqrt                    0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdAdd                      0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdAddAcc                   0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdAlu                      0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdCmp                      0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdCvt                      0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdMisc                     0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdMult                     0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdMultAcc                  0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdShift                    0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdShiftAcc                 0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdSqrt                     0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdFloatAdd                 0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdFloatAlu                 0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdFloatCmp                 0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdFloatCvt                 0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdFloatDiv                 0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdFloatMisc                0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdFloatMult                0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdFloatMultAcc             0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::SimdFloatSqrt                0      0.00%     73.16% # Class of executed instruction
system.cpu19.op_class::MemRead                  33826     26.39%     99.56% # Class of executed instruction
system.cpu19.op_class::MemWrite                   568      0.44%    100.00% # Class of executed instruction
system.cpu19.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::total                   128168                       # Class of executed instruction
system.cpu20.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.inst_hits                          0                       # ITB inst hits
system.cpu20.dtb.inst_misses                        0                       # ITB inst misses
system.cpu20.dtb.read_hits                          0                       # DTB read hits
system.cpu20.dtb.read_misses                        0                       # DTB read misses
system.cpu20.dtb.write_hits                         0                       # DTB write hits
system.cpu20.dtb.write_misses                       0                       # DTB write misses
system.cpu20.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.read_accesses                      0                       # DTB read accesses
system.cpu20.dtb.write_accesses                     0                       # DTB write accesses
system.cpu20.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.dtb.hits                               0                       # DTB hits
system.cpu20.dtb.misses                             0                       # DTB misses
system.cpu20.dtb.accesses                           0                       # DTB accesses
system.cpu20.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.itb.walker.walks                       0                       # Table walker walks requested
system.cpu20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.inst_hits                          0                       # ITB inst hits
system.cpu20.itb.inst_misses                        0                       # ITB inst misses
system.cpu20.itb.read_hits                          0                       # DTB read hits
system.cpu20.itb.read_misses                        0                       # DTB read misses
system.cpu20.itb.write_hits                         0                       # DTB write hits
system.cpu20.itb.write_misses                       0                       # DTB write misses
system.cpu20.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.read_accesses                      0                       # DTB read accesses
system.cpu20.itb.write_accesses                     0                       # DTB write accesses
system.cpu20.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.itb.hits                               0                       # DTB hits
system.cpu20.itb.misses                             0                       # DTB misses
system.cpu20.itb.accesses                           0                       # DTB accesses
system.cpu20.numCycles                         284351                       # number of cpu cycles simulated
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.committedInsts                    127654                       # Number of instructions committed
system.cpu20.committedOps                      127995                       # Number of ops (including micro ops) committed
system.cpu20.num_int_alu_accesses              118948                       # Number of integer alu accesses
system.cpu20.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu20.num_func_calls                        49                       # number of times a function call or return occured
system.cpu20.num_conditional_control_insts         9030                       # number of instructions that are conditional controls
system.cpu20.num_int_insts                     118948                       # number of integer instructions
system.cpu20.num_fp_insts                           0                       # number of float instructions
system.cpu20.num_int_register_reads            246058                       # number of times the integer registers were read
system.cpu20.num_int_register_writes           117258                       # number of times the integer registers were written
system.cpu20.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu20.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu20.num_cc_register_reads             384000                       # number of times the CC registers were read
system.cpu20.num_cc_register_writes             53640                       # number of times the CC registers were written
system.cpu20.num_mem_refs                       34367                       # number of memory refs
system.cpu20.num_load_insts                     33802                       # Number of load instructions
system.cpu20.num_store_insts                      565                       # Number of store instructions
system.cpu20.num_idle_cycles             156351.000900                       # Number of idle cycles
system.cpu20.num_busy_cycles             127999.999100                       # Number of busy cycles
system.cpu20.not_idle_fraction               0.450148                       # Percentage of non-idle cycles
system.cpu20.idle_fraction                   0.549852                       # Percentage of idle cycles
system.cpu20.Branches                            9085                       # Number of branches fetched
system.cpu20.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu20.op_class::IntAlu                   69054     53.95%     53.95% # Class of executed instruction
system.cpu20.op_class::IntMult                  24579     19.20%     73.15% # Class of executed instruction
system.cpu20.op_class::IntDiv                       0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::FloatAdd                     0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::FloatCmp                     0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::FloatCvt                     0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::FloatMult                    0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::FloatDiv                     0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::FloatSqrt                    0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdAdd                      0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdAddAcc                   0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdAlu                      0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdCmp                      0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdCvt                      0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdMisc                     0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdMult                     0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdMultAcc                  0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdShift                    0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdShiftAcc                 0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdSqrt                     0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdFloatAdd                 0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdFloatAlu                 0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdFloatCmp                 0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdFloatCvt                 0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdFloatDiv                 0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdFloatMisc                0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdFloatMult                0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdFloatMultAcc             0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::SimdFloatSqrt                0      0.00%     73.15% # Class of executed instruction
system.cpu20.op_class::MemRead                  33802     26.41%     99.56% # Class of executed instruction
system.cpu20.op_class::MemWrite                   565      0.44%    100.00% # Class of executed instruction
system.cpu20.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::total                   128000                       # Class of executed instruction
system.cpu21.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.inst_hits                          0                       # ITB inst hits
system.cpu21.dtb.inst_misses                        0                       # ITB inst misses
system.cpu21.dtb.read_hits                          0                       # DTB read hits
system.cpu21.dtb.read_misses                        0                       # DTB read misses
system.cpu21.dtb.write_hits                         0                       # DTB write hits
system.cpu21.dtb.write_misses                       0                       # DTB write misses
system.cpu21.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dtb.read_accesses                      0                       # DTB read accesses
system.cpu21.dtb.write_accesses                     0                       # DTB write accesses
system.cpu21.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.dtb.hits                               0                       # DTB hits
system.cpu21.dtb.misses                             0                       # DTB misses
system.cpu21.dtb.accesses                           0                       # DTB accesses
system.cpu21.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.itb.walker.walks                       0                       # Table walker walks requested
system.cpu21.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.inst_hits                          0                       # ITB inst hits
system.cpu21.itb.inst_misses                        0                       # ITB inst misses
system.cpu21.itb.read_hits                          0                       # DTB read hits
system.cpu21.itb.read_misses                        0                       # DTB read misses
system.cpu21.itb.write_hits                         0                       # DTB write hits
system.cpu21.itb.write_misses                       0                       # DTB write misses
system.cpu21.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.itb.read_accesses                      0                       # DTB read accesses
system.cpu21.itb.write_accesses                     0                       # DTB write accesses
system.cpu21.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.itb.hits                               0                       # DTB hits
system.cpu21.itb.misses                             0                       # DTB misses
system.cpu21.itb.accesses                           0                       # DTB accesses
system.cpu21.numCycles                         284351                       # number of cpu cycles simulated
system.cpu21.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu21.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu21.committedInsts                    127521                       # Number of instructions committed
system.cpu21.committedOps                      127829                       # Number of ops (including micro ops) committed
system.cpu21.num_int_alu_accesses              118805                       # Number of integer alu accesses
system.cpu21.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu21.num_func_calls                        43                       # number of times a function call or return occured
system.cpu21.num_conditional_control_insts         9006                       # number of instructions that are conditional controls
system.cpu21.num_int_insts                     118805                       # number of integer instructions
system.cpu21.num_fp_insts                           0                       # number of float instructions
system.cpu21.num_int_register_reads            245781                       # number of times the integer registers were read
system.cpu21.num_int_register_writes           117163                       # number of times the integer registers were written
system.cpu21.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu21.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu21.num_cc_register_reads             383496                       # number of times the CC registers were read
system.cpu21.num_cc_register_writes             53488                       # number of times the CC registers were written
system.cpu21.num_mem_refs                       34320                       # number of memory refs
system.cpu21.num_load_insts                     33772                       # Number of load instructions
system.cpu21.num_store_insts                      548                       # Number of store instructions
system.cpu21.num_idle_cycles             156519.000899                       # Number of idle cycles
system.cpu21.num_busy_cycles             127831.999101                       # Number of busy cycles
system.cpu21.not_idle_fraction               0.449557                       # Percentage of non-idle cycles
system.cpu21.idle_fraction                   0.550443                       # Percentage of idle cycles
system.cpu21.Branches                            9057                       # Number of branches fetched
system.cpu21.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu21.op_class::IntAlu                   68933     53.92%     53.92% # Class of executed instruction
system.cpu21.op_class::IntMult                  24579     19.23%     73.15% # Class of executed instruction
system.cpu21.op_class::IntDiv                       0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::FloatAdd                     0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::FloatCmp                     0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::FloatCvt                     0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::FloatMult                    0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::FloatDiv                     0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::FloatSqrt                    0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdAdd                      0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdAddAcc                   0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdAlu                      0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdCmp                      0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdCvt                      0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdMisc                     0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdMult                     0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdMultAcc                  0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdShift                    0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdShiftAcc                 0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdSqrt                     0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdFloatAdd                 0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdFloatAlu                 0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdFloatCmp                 0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdFloatCvt                 0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdFloatDiv                 0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdFloatMisc                0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdFloatMult                0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdFloatMultAcc             0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::SimdFloatSqrt                0      0.00%     73.15% # Class of executed instruction
system.cpu21.op_class::MemRead                  33772     26.42%     99.57% # Class of executed instruction
system.cpu21.op_class::MemWrite                   548      0.43%    100.00% # Class of executed instruction
system.cpu21.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::total                   127832                       # Class of executed instruction
system.cpu22.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.inst_hits                          0                       # ITB inst hits
system.cpu22.dtb.inst_misses                        0                       # ITB inst misses
system.cpu22.dtb.read_hits                          0                       # DTB read hits
system.cpu22.dtb.read_misses                        0                       # DTB read misses
system.cpu22.dtb.write_hits                         0                       # DTB write hits
system.cpu22.dtb.write_misses                       0                       # DTB write misses
system.cpu22.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dtb.read_accesses                      0                       # DTB read accesses
system.cpu22.dtb.write_accesses                     0                       # DTB write accesses
system.cpu22.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.dtb.hits                               0                       # DTB hits
system.cpu22.dtb.misses                             0                       # DTB misses
system.cpu22.dtb.accesses                           0                       # DTB accesses
system.cpu22.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.itb.walker.walks                       0                       # Table walker walks requested
system.cpu22.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.inst_hits                          0                       # ITB inst hits
system.cpu22.itb.inst_misses                        0                       # ITB inst misses
system.cpu22.itb.read_hits                          0                       # DTB read hits
system.cpu22.itb.read_misses                        0                       # DTB read misses
system.cpu22.itb.write_hits                         0                       # DTB write hits
system.cpu22.itb.write_misses                       0                       # DTB write misses
system.cpu22.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.itb.read_accesses                      0                       # DTB read accesses
system.cpu22.itb.write_accesses                     0                       # DTB write accesses
system.cpu22.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.itb.hits                               0                       # DTB hits
system.cpu22.itb.misses                             0                       # DTB misses
system.cpu22.itb.accesses                           0                       # DTB accesses
system.cpu22.numCycles                         284351                       # number of cpu cycles simulated
system.cpu22.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu22.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu22.committedInsts                    127353                       # Number of instructions committed
system.cpu22.committedOps                      127661                       # Number of ops (including micro ops) committed
system.cpu22.num_int_alu_accesses              118677                       # Number of integer alu accesses
system.cpu22.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu22.num_func_calls                        43                       # number of times a function call or return occured
system.cpu22.num_conditional_control_insts         8966                       # number of instructions that are conditional controls
system.cpu22.num_int_insts                     118677                       # number of integer instructions
system.cpu22.num_fp_insts                           0                       # number of float instructions
system.cpu22.num_int_register_reads            245534                       # number of times the integer registers were read
system.cpu22.num_int_register_writes           117090                       # number of times the integer registers were written
system.cpu22.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu22.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu22.num_cc_register_reads             382992                       # number of times the CC registers were read
system.cpu22.num_cc_register_writes             53275                       # number of times the CC registers were written
system.cpu22.num_mem_refs                       34287                       # number of memory refs
system.cpu22.num_load_insts                     33748                       # Number of load instructions
system.cpu22.num_store_insts                      539                       # Number of store instructions
system.cpu22.num_idle_cycles             156687.000898                       # Number of idle cycles
system.cpu22.num_busy_cycles             127663.999102                       # Number of busy cycles
system.cpu22.not_idle_fraction               0.448966                       # Percentage of non-idle cycles
system.cpu22.idle_fraction                   0.551034                       # Percentage of idle cycles
system.cpu22.Branches                            9017                       # Number of branches fetched
system.cpu22.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu22.op_class::IntAlu                   68798     53.89%     53.89% # Class of executed instruction
system.cpu22.op_class::IntMult                  24579     19.25%     73.14% # Class of executed instruction
system.cpu22.op_class::IntDiv                       0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::FloatAdd                     0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::FloatCmp                     0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::FloatCvt                     0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::FloatMult                    0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::FloatDiv                     0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::FloatSqrt                    0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdAdd                      0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdAddAcc                   0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdAlu                      0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdCmp                      0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdCvt                      0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdMisc                     0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdMult                     0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdMultAcc                  0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdShift                    0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdShiftAcc                 0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdSqrt                     0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdFloatAdd                 0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdFloatAlu                 0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdFloatCmp                 0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdFloatCvt                 0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdFloatDiv                 0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdFloatMisc                0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdFloatMult                0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdFloatMultAcc             0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::SimdFloatSqrt                0      0.00%     73.14% # Class of executed instruction
system.cpu22.op_class::MemRead                  33748     26.44%     99.58% # Class of executed instruction
system.cpu22.op_class::MemWrite                   539      0.42%    100.00% # Class of executed instruction
system.cpu22.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::total                   127664                       # Class of executed instruction
system.cpu23.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.inst_hits                          0                       # ITB inst hits
system.cpu23.dtb.inst_misses                        0                       # ITB inst misses
system.cpu23.dtb.read_hits                          0                       # DTB read hits
system.cpu23.dtb.read_misses                        0                       # DTB read misses
system.cpu23.dtb.write_hits                         0                       # DTB write hits
system.cpu23.dtb.write_misses                       0                       # DTB write misses
system.cpu23.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dtb.read_accesses                      0                       # DTB read accesses
system.cpu23.dtb.write_accesses                     0                       # DTB write accesses
system.cpu23.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.dtb.hits                               0                       # DTB hits
system.cpu23.dtb.misses                             0                       # DTB misses
system.cpu23.dtb.accesses                           0                       # DTB accesses
system.cpu23.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.itb.walker.walks                       0                       # Table walker walks requested
system.cpu23.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.inst_hits                          0                       # ITB inst hits
system.cpu23.itb.inst_misses                        0                       # ITB inst misses
system.cpu23.itb.read_hits                          0                       # DTB read hits
system.cpu23.itb.read_misses                        0                       # DTB read misses
system.cpu23.itb.write_hits                         0                       # DTB write hits
system.cpu23.itb.write_misses                       0                       # DTB write misses
system.cpu23.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.itb.read_accesses                      0                       # DTB read accesses
system.cpu23.itb.write_accesses                     0                       # DTB write accesses
system.cpu23.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.itb.hits                               0                       # DTB hits
system.cpu23.itb.misses                             0                       # DTB misses
system.cpu23.itb.accesses                           0                       # DTB accesses
system.cpu23.numCycles                         284351                       # number of cpu cycles simulated
system.cpu23.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu23.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu23.committedInsts                    127185                       # Number of instructions committed
system.cpu23.committedOps                      127493                       # Number of ops (including micro ops) committed
system.cpu23.num_int_alu_accesses              118551                       # Number of integer alu accesses
system.cpu23.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu23.num_func_calls                        43                       # number of times a function call or return occured
system.cpu23.num_conditional_control_insts         8924                       # number of instructions that are conditional controls
system.cpu23.num_int_insts                     118551                       # number of integer instructions
system.cpu23.num_fp_insts                           0                       # number of float instructions
system.cpu23.num_int_register_reads            245283                       # number of times the integer registers were read
system.cpu23.num_int_register_writes           117026                       # number of times the integer registers were written
system.cpu23.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu23.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu23.num_cc_register_reads             382488                       # number of times the CC registers were read
system.cpu23.num_cc_register_writes             53029                       # number of times the CC registers were written
system.cpu23.num_mem_refs                       34264                       # number of memory refs
system.cpu23.num_load_insts                     33726                       # Number of load instructions
system.cpu23.num_store_insts                      538                       # Number of store instructions
system.cpu23.num_idle_cycles             156855.000897                       # Number of idle cycles
system.cpu23.num_busy_cycles             127495.999103                       # Number of busy cycles
system.cpu23.not_idle_fraction               0.448375                       # Percentage of non-idle cycles
system.cpu23.idle_fraction                   0.551625                       # Percentage of idle cycles
system.cpu23.Branches                            8975                       # Number of branches fetched
system.cpu23.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu23.op_class::IntAlu                   68653     53.85%     53.85% # Class of executed instruction
system.cpu23.op_class::IntMult                  24579     19.28%     73.13% # Class of executed instruction
system.cpu23.op_class::IntDiv                       0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::FloatAdd                     0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::FloatCmp                     0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::FloatCvt                     0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::FloatMult                    0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::FloatDiv                     0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::FloatSqrt                    0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdAdd                      0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdAddAcc                   0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdAlu                      0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdCmp                      0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdCvt                      0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdMisc                     0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdMult                     0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdMultAcc                  0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdShift                    0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdShiftAcc                 0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdSqrt                     0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdFloatAdd                 0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdFloatAlu                 0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdFloatCmp                 0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdFloatCvt                 0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdFloatDiv                 0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdFloatMisc                0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdFloatMult                0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdFloatMultAcc             0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::SimdFloatSqrt                0      0.00%     73.13% # Class of executed instruction
system.cpu23.op_class::MemRead                  33726     26.45%     99.58% # Class of executed instruction
system.cpu23.op_class::MemWrite                   538      0.42%    100.00% # Class of executed instruction
system.cpu23.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::total                   127496                       # Class of executed instruction
system.cpu24.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.inst_hits                          0                       # ITB inst hits
system.cpu24.dtb.inst_misses                        0                       # ITB inst misses
system.cpu24.dtb.read_hits                          0                       # DTB read hits
system.cpu24.dtb.read_misses                        0                       # DTB read misses
system.cpu24.dtb.write_hits                         0                       # DTB write hits
system.cpu24.dtb.write_misses                       0                       # DTB write misses
system.cpu24.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dtb.read_accesses                      0                       # DTB read accesses
system.cpu24.dtb.write_accesses                     0                       # DTB write accesses
system.cpu24.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.dtb.hits                               0                       # DTB hits
system.cpu24.dtb.misses                             0                       # DTB misses
system.cpu24.dtb.accesses                           0                       # DTB accesses
system.cpu24.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.itb.walker.walks                       0                       # Table walker walks requested
system.cpu24.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.inst_hits                          0                       # ITB inst hits
system.cpu24.itb.inst_misses                        0                       # ITB inst misses
system.cpu24.itb.read_hits                          0                       # DTB read hits
system.cpu24.itb.read_misses                        0                       # DTB read misses
system.cpu24.itb.write_hits                         0                       # DTB write hits
system.cpu24.itb.write_misses                       0                       # DTB write misses
system.cpu24.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.itb.read_accesses                      0                       # DTB read accesses
system.cpu24.itb.write_accesses                     0                       # DTB write accesses
system.cpu24.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.itb.hits                               0                       # DTB hits
system.cpu24.itb.misses                             0                       # DTB misses
system.cpu24.itb.accesses                           0                       # DTB accesses
system.cpu24.numCycles                         284351                       # number of cpu cycles simulated
system.cpu24.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu24.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu24.committedInsts                    127017                       # Number of instructions committed
system.cpu24.committedOps                      127325                       # Number of ops (including micro ops) committed
system.cpu24.num_int_alu_accesses              118424                       # Number of integer alu accesses
system.cpu24.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu24.num_func_calls                        43                       # number of times a function call or return occured
system.cpu24.num_conditional_control_insts         8883                       # number of instructions that are conditional controls
system.cpu24.num_int_insts                     118424                       # number of integer instructions
system.cpu24.num_fp_insts                           0                       # number of float instructions
system.cpu24.num_int_register_reads            245031                       # number of times the integer registers were read
system.cpu24.num_int_register_writes           116960                       # number of times the integer registers were written
system.cpu24.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu24.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu24.num_cc_register_reads             381984                       # number of times the CC registers were read
system.cpu24.num_cc_register_writes             52786                       # number of times the CC registers were written
system.cpu24.num_mem_refs                       34240                       # number of memory refs
system.cpu24.num_load_insts                     33704                       # Number of load instructions
system.cpu24.num_store_insts                      536                       # Number of store instructions
system.cpu24.num_idle_cycles             157023.000896                       # Number of idle cycles
system.cpu24.num_busy_cycles             127327.999104                       # Number of busy cycles
system.cpu24.not_idle_fraction               0.447785                       # Percentage of non-idle cycles
system.cpu24.idle_fraction                   0.552215                       # Percentage of idle cycles
system.cpu24.Branches                            8934                       # Number of branches fetched
system.cpu24.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu24.op_class::IntAlu                   68509     53.81%     53.81% # Class of executed instruction
system.cpu24.op_class::IntMult                  24579     19.30%     73.11% # Class of executed instruction
system.cpu24.op_class::IntDiv                       0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::FloatAdd                     0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::FloatCmp                     0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::FloatCvt                     0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::FloatMult                    0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::FloatDiv                     0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::FloatSqrt                    0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdAdd                      0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdAddAcc                   0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdAlu                      0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdCmp                      0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdCvt                      0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdMisc                     0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdMult                     0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdMultAcc                  0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdShift                    0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdShiftAcc                 0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdSqrt                     0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdFloatAdd                 0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdFloatAlu                 0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdFloatCmp                 0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdFloatCvt                 0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdFloatDiv                 0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdFloatMisc                0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdFloatMult                0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdFloatMultAcc             0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::SimdFloatSqrt                0      0.00%     73.11% # Class of executed instruction
system.cpu24.op_class::MemRead                  33704     26.47%     99.58% # Class of executed instruction
system.cpu24.op_class::MemWrite                   536      0.42%    100.00% # Class of executed instruction
system.cpu24.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::total                   127328                       # Class of executed instruction
system.cpu25.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.inst_hits                          0                       # ITB inst hits
system.cpu25.dtb.inst_misses                        0                       # ITB inst misses
system.cpu25.dtb.read_hits                          0                       # DTB read hits
system.cpu25.dtb.read_misses                        0                       # DTB read misses
system.cpu25.dtb.write_hits                         0                       # DTB write hits
system.cpu25.dtb.write_misses                       0                       # DTB write misses
system.cpu25.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dtb.read_accesses                      0                       # DTB read accesses
system.cpu25.dtb.write_accesses                     0                       # DTB write accesses
system.cpu25.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.dtb.hits                               0                       # DTB hits
system.cpu25.dtb.misses                             0                       # DTB misses
system.cpu25.dtb.accesses                           0                       # DTB accesses
system.cpu25.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.itb.walker.walks                       0                       # Table walker walks requested
system.cpu25.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.inst_hits                          0                       # ITB inst hits
system.cpu25.itb.inst_misses                        0                       # ITB inst misses
system.cpu25.itb.read_hits                          0                       # DTB read hits
system.cpu25.itb.read_misses                        0                       # DTB read misses
system.cpu25.itb.write_hits                         0                       # DTB write hits
system.cpu25.itb.write_misses                       0                       # DTB write misses
system.cpu25.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.itb.read_accesses                      0                       # DTB read accesses
system.cpu25.itb.write_accesses                     0                       # DTB write accesses
system.cpu25.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.itb.hits                               0                       # DTB hits
system.cpu25.itb.misses                             0                       # DTB misses
system.cpu25.itb.accesses                           0                       # DTB accesses
system.cpu25.numCycles                         284351                       # number of cpu cycles simulated
system.cpu25.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu25.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu25.committedInsts                    126849                       # Number of instructions committed
system.cpu25.committedOps                      127157                       # Number of ops (including micro ops) committed
system.cpu25.num_int_alu_accesses              118298                       # Number of integer alu accesses
system.cpu25.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu25.num_func_calls                        43                       # number of times a function call or return occured
system.cpu25.num_conditional_control_insts         8841                       # number of instructions that are conditional controls
system.cpu25.num_int_insts                     118298                       # number of integer instructions
system.cpu25.num_fp_insts                           0                       # number of float instructions
system.cpu25.num_int_register_reads            244782                       # number of times the integer registers were read
system.cpu25.num_int_register_writes           116894                       # number of times the integer registers were written
system.cpu25.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu25.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu25.num_cc_register_reads             381480                       # number of times the CC registers were read
system.cpu25.num_cc_register_writes             52549                       # number of times the CC registers were written
system.cpu25.num_mem_refs                       34215                       # number of memory refs
system.cpu25.num_load_insts                     33682                       # Number of load instructions
system.cpu25.num_store_insts                      533                       # Number of store instructions
system.cpu25.num_idle_cycles             157191.000894                       # Number of idle cycles
system.cpu25.num_busy_cycles             127159.999106                       # Number of busy cycles
system.cpu25.not_idle_fraction               0.447194                       # Percentage of non-idle cycles
system.cpu25.idle_fraction                   0.552806                       # Percentage of idle cycles
system.cpu25.Branches                            8892                       # Number of branches fetched
system.cpu25.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu25.op_class::IntAlu                   68366     53.76%     53.76% # Class of executed instruction
system.cpu25.op_class::IntMult                  24579     19.33%     73.09% # Class of executed instruction
system.cpu25.op_class::IntDiv                       0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::FloatAdd                     0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::FloatCmp                     0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::FloatCvt                     0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::FloatMult                    0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::FloatDiv                     0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::FloatSqrt                    0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdAdd                      0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdAddAcc                   0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdAlu                      0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdCmp                      0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdCvt                      0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdMisc                     0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdMult                     0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdMultAcc                  0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdShift                    0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdShiftAcc                 0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdSqrt                     0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdFloatAdd                 0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdFloatAlu                 0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdFloatCmp                 0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdFloatCvt                 0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdFloatDiv                 0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdFloatMisc                0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdFloatMult                0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdFloatMultAcc             0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::SimdFloatSqrt                0      0.00%     73.09% # Class of executed instruction
system.cpu25.op_class::MemRead                  33682     26.49%     99.58% # Class of executed instruction
system.cpu25.op_class::MemWrite                   533      0.42%    100.00% # Class of executed instruction
system.cpu25.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::total                   127160                       # Class of executed instruction
system.cpu26.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.inst_hits                          0                       # ITB inst hits
system.cpu26.dtb.inst_misses                        0                       # ITB inst misses
system.cpu26.dtb.read_hits                          0                       # DTB read hits
system.cpu26.dtb.read_misses                        0                       # DTB read misses
system.cpu26.dtb.write_hits                         0                       # DTB write hits
system.cpu26.dtb.write_misses                       0                       # DTB write misses
system.cpu26.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dtb.read_accesses                      0                       # DTB read accesses
system.cpu26.dtb.write_accesses                     0                       # DTB write accesses
system.cpu26.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.dtb.hits                               0                       # DTB hits
system.cpu26.dtb.misses                             0                       # DTB misses
system.cpu26.dtb.accesses                           0                       # DTB accesses
system.cpu26.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.itb.walker.walks                       0                       # Table walker walks requested
system.cpu26.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.inst_hits                          0                       # ITB inst hits
system.cpu26.itb.inst_misses                        0                       # ITB inst misses
system.cpu26.itb.read_hits                          0                       # DTB read hits
system.cpu26.itb.read_misses                        0                       # DTB read misses
system.cpu26.itb.write_hits                         0                       # DTB write hits
system.cpu26.itb.write_misses                       0                       # DTB write misses
system.cpu26.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.itb.read_accesses                      0                       # DTB read accesses
system.cpu26.itb.write_accesses                     0                       # DTB write accesses
system.cpu26.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.itb.hits                               0                       # DTB hits
system.cpu26.itb.misses                             0                       # DTB misses
system.cpu26.itb.accesses                           0                       # DTB accesses
system.cpu26.numCycles                         284351                       # number of cpu cycles simulated
system.cpu26.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu26.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu26.committedInsts                    126690                       # Number of instructions committed
system.cpu26.committedOps                      126989                       # Number of ops (including micro ops) committed
system.cpu26.num_int_alu_accesses              118167                       # Number of integer alu accesses
system.cpu26.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu26.num_func_calls                        41                       # number of times a function call or return occured
system.cpu26.num_conditional_control_insts         8806                       # number of instructions that are conditional controls
system.cpu26.num_int_insts                     118167                       # number of integer instructions
system.cpu26.num_fp_insts                           0                       # number of float instructions
system.cpu26.num_int_register_reads            244534                       # number of times the integer registers were read
system.cpu26.num_int_register_writes           116816                       # number of times the integer registers were written
system.cpu26.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu26.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu26.num_cc_register_reads             380976                       # number of times the CC registers were read
system.cpu26.num_cc_register_writes             52354                       # number of times the CC registers were written
system.cpu26.num_mem_refs                       34177                       # number of memory refs
system.cpu26.num_load_insts                     33652                       # Number of load instructions
system.cpu26.num_store_insts                      525                       # Number of store instructions
system.cpu26.num_idle_cycles             157359.000893                       # Number of idle cycles
system.cpu26.num_busy_cycles             126991.999107                       # Number of busy cycles
system.cpu26.not_idle_fraction               0.446603                       # Percentage of non-idle cycles
system.cpu26.idle_fraction                   0.553397                       # Percentage of idle cycles
system.cpu26.Branches                            8854                       # Number of branches fetched
system.cpu26.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu26.op_class::IntAlu                   68236     53.73%     53.73% # Class of executed instruction
system.cpu26.op_class::IntMult                  24579     19.35%     73.09% # Class of executed instruction
system.cpu26.op_class::IntDiv                       0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::FloatAdd                     0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::FloatCmp                     0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::FloatCvt                     0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::FloatMult                    0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::FloatDiv                     0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::FloatSqrt                    0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdAdd                      0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdAddAcc                   0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdAlu                      0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdCmp                      0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdCvt                      0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdMisc                     0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdMult                     0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdMultAcc                  0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdShift                    0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdShiftAcc                 0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdSqrt                     0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdFloatAdd                 0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdFloatAlu                 0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdFloatCmp                 0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdFloatCvt                 0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdFloatDiv                 0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdFloatMisc                0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdFloatMult                0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdFloatMultAcc             0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::SimdFloatSqrt                0      0.00%     73.09% # Class of executed instruction
system.cpu26.op_class::MemRead                  33652     26.50%     99.59% # Class of executed instruction
system.cpu26.op_class::MemWrite                   525      0.41%    100.00% # Class of executed instruction
system.cpu26.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::total                   126992                       # Class of executed instruction
system.cpu27.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.inst_hits                          0                       # ITB inst hits
system.cpu27.dtb.inst_misses                        0                       # ITB inst misses
system.cpu27.dtb.read_hits                          0                       # DTB read hits
system.cpu27.dtb.read_misses                        0                       # DTB read misses
system.cpu27.dtb.write_hits                         0                       # DTB write hits
system.cpu27.dtb.write_misses                       0                       # DTB write misses
system.cpu27.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dtb.read_accesses                      0                       # DTB read accesses
system.cpu27.dtb.write_accesses                     0                       # DTB write accesses
system.cpu27.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.dtb.hits                               0                       # DTB hits
system.cpu27.dtb.misses                             0                       # DTB misses
system.cpu27.dtb.accesses                           0                       # DTB accesses
system.cpu27.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.itb.walker.walks                       0                       # Table walker walks requested
system.cpu27.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.inst_hits                          0                       # ITB inst hits
system.cpu27.itb.inst_misses                        0                       # ITB inst misses
system.cpu27.itb.read_hits                          0                       # DTB read hits
system.cpu27.itb.read_misses                        0                       # DTB read misses
system.cpu27.itb.write_hits                         0                       # DTB write hits
system.cpu27.itb.write_misses                       0                       # DTB write misses
system.cpu27.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.itb.read_accesses                      0                       # DTB read accesses
system.cpu27.itb.write_accesses                     0                       # DTB write accesses
system.cpu27.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.itb.hits                               0                       # DTB hits
system.cpu27.itb.misses                             0                       # DTB misses
system.cpu27.itb.accesses                           0                       # DTB accesses
system.cpu27.numCycles                         284351                       # number of cpu cycles simulated
system.cpu27.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu27.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu27.committedInsts                    126543                       # Number of instructions committed
system.cpu27.committedOps                      126822                       # Number of ops (including micro ops) committed
system.cpu27.num_int_alu_accesses              118034                       # Number of integer alu accesses
system.cpu27.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu27.num_func_calls                        37                       # number of times a function call or return occured
system.cpu27.num_conditional_control_insts         8771                       # number of instructions that are conditional controls
system.cpu27.num_int_insts                     118034                       # number of integer instructions
system.cpu27.num_fp_insts                           0                       # number of float instructions
system.cpu27.num_int_register_reads            244269                       # number of times the integer registers were read
system.cpu27.num_int_register_writes           116750                       # number of times the integer registers were written
system.cpu27.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu27.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu27.num_cc_register_reads             380472                       # number of times the CC registers were read
system.cpu27.num_cc_register_writes             52102                       # number of times the CC registers were written
system.cpu27.num_mem_refs                       34159                       # number of memory refs
system.cpu27.num_load_insts                     33633                       # Number of load instructions
system.cpu27.num_store_insts                      526                       # Number of store instructions
system.cpu27.num_idle_cycles             157527.000892                       # Number of idle cycles
system.cpu27.num_busy_cycles             126823.999108                       # Number of busy cycles
system.cpu27.not_idle_fraction               0.446012                       # Percentage of non-idle cycles
system.cpu27.idle_fraction                   0.553988                       # Percentage of idle cycles
system.cpu27.Branches                            8816                       # Number of branches fetched
system.cpu27.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu27.op_class::IntAlu                   68086     53.69%     53.69% # Class of executed instruction
system.cpu27.op_class::IntMult                  24579     19.38%     73.07% # Class of executed instruction
system.cpu27.op_class::IntDiv                       0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::FloatAdd                     0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::FloatCmp                     0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::FloatCvt                     0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::FloatMult                    0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::FloatDiv                     0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::FloatSqrt                    0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdAdd                      0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdAddAcc                   0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdAlu                      0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdCmp                      0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdCvt                      0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdMisc                     0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdMult                     0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdMultAcc                  0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdShift                    0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdShiftAcc                 0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdSqrt                     0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdFloatAdd                 0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdFloatAlu                 0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdFloatCmp                 0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdFloatCvt                 0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdFloatDiv                 0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdFloatMisc                0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdFloatMult                0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdFloatMultAcc             0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::SimdFloatSqrt                0      0.00%     73.07% # Class of executed instruction
system.cpu27.op_class::MemRead                  33633     26.52%     99.59% # Class of executed instruction
system.cpu27.op_class::MemWrite                   526      0.41%    100.00% # Class of executed instruction
system.cpu27.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::total                   126824                       # Class of executed instruction
system.cpu28.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.inst_hits                          0                       # ITB inst hits
system.cpu28.dtb.inst_misses                        0                       # ITB inst misses
system.cpu28.dtb.read_hits                          0                       # DTB read hits
system.cpu28.dtb.read_misses                        0                       # DTB read misses
system.cpu28.dtb.write_hits                         0                       # DTB write hits
system.cpu28.dtb.write_misses                       0                       # DTB write misses
system.cpu28.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dtb.read_accesses                      0                       # DTB read accesses
system.cpu28.dtb.write_accesses                     0                       # DTB write accesses
system.cpu28.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.dtb.hits                               0                       # DTB hits
system.cpu28.dtb.misses                             0                       # DTB misses
system.cpu28.dtb.accesses                           0                       # DTB accesses
system.cpu28.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.itb.walker.walks                       0                       # Table walker walks requested
system.cpu28.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.inst_hits                          0                       # ITB inst hits
system.cpu28.itb.inst_misses                        0                       # ITB inst misses
system.cpu28.itb.read_hits                          0                       # DTB read hits
system.cpu28.itb.read_misses                        0                       # DTB read misses
system.cpu28.itb.write_hits                         0                       # DTB write hits
system.cpu28.itb.write_misses                       0                       # DTB write misses
system.cpu28.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.itb.read_accesses                      0                       # DTB read accesses
system.cpu28.itb.write_accesses                     0                       # DTB write accesses
system.cpu28.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.itb.hits                               0                       # DTB hits
system.cpu28.itb.misses                             0                       # DTB misses
system.cpu28.itb.accesses                           0                       # DTB accesses
system.cpu28.numCycles                         284351                       # number of cpu cycles simulated
system.cpu28.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu28.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu28.committedInsts                    126375                       # Number of instructions committed
system.cpu28.committedOps                      126654                       # Number of ops (including micro ops) committed
system.cpu28.num_int_alu_accesses              117907                       # Number of integer alu accesses
system.cpu28.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu28.num_func_calls                        37                       # number of times a function call or return occured
system.cpu28.num_conditional_control_insts         8730                       # number of instructions that are conditional controls
system.cpu28.num_int_insts                     117907                       # number of integer instructions
system.cpu28.num_fp_insts                           0                       # number of float instructions
system.cpu28.num_int_register_reads            244018                       # number of times the integer registers were read
system.cpu28.num_int_register_writes           116684                       # number of times the integer registers were written
system.cpu28.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu28.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu28.num_cc_register_reads             379968                       # number of times the CC registers were read
system.cpu28.num_cc_register_writes             51862                       # number of times the CC registers were written
system.cpu28.num_mem_refs                       34134                       # number of memory refs
system.cpu28.num_load_insts                     33611                       # Number of load instructions
system.cpu28.num_store_insts                      523                       # Number of store instructions
system.cpu28.num_idle_cycles             157695.000891                       # Number of idle cycles
system.cpu28.num_busy_cycles             126655.999109                       # Number of busy cycles
system.cpu28.not_idle_fraction               0.445421                       # Percentage of non-idle cycles
system.cpu28.idle_fraction                   0.554579                       # Percentage of idle cycles
system.cpu28.Branches                            8775                       # Number of branches fetched
system.cpu28.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu28.op_class::IntAlu                   67943     53.64%     53.64% # Class of executed instruction
system.cpu28.op_class::IntMult                  24579     19.41%     73.05% # Class of executed instruction
system.cpu28.op_class::IntDiv                       0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::FloatAdd                     0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::FloatCmp                     0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::FloatCvt                     0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::FloatMult                    0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::FloatDiv                     0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::FloatSqrt                    0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdAdd                      0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdAddAcc                   0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdAlu                      0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdCmp                      0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdCvt                      0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdMisc                     0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdMult                     0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdMultAcc                  0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdShift                    0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdShiftAcc                 0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdSqrt                     0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdFloatAdd                 0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdFloatAlu                 0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdFloatCmp                 0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdFloatCvt                 0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdFloatDiv                 0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdFloatMisc                0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdFloatMult                0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdFloatMultAcc             0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::SimdFloatSqrt                0      0.00%     73.05% # Class of executed instruction
system.cpu28.op_class::MemRead                  33611     26.54%     99.59% # Class of executed instruction
system.cpu28.op_class::MemWrite                   523      0.41%    100.00% # Class of executed instruction
system.cpu28.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::total                   126656                       # Class of executed instruction
system.cpu29.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.inst_hits                          0                       # ITB inst hits
system.cpu29.dtb.inst_misses                        0                       # ITB inst misses
system.cpu29.dtb.read_hits                          0                       # DTB read hits
system.cpu29.dtb.read_misses                        0                       # DTB read misses
system.cpu29.dtb.write_hits                         0                       # DTB write hits
system.cpu29.dtb.write_misses                       0                       # DTB write misses
system.cpu29.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dtb.read_accesses                      0                       # DTB read accesses
system.cpu29.dtb.write_accesses                     0                       # DTB write accesses
system.cpu29.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.dtb.hits                               0                       # DTB hits
system.cpu29.dtb.misses                             0                       # DTB misses
system.cpu29.dtb.accesses                           0                       # DTB accesses
system.cpu29.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.itb.walker.walks                       0                       # Table walker walks requested
system.cpu29.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.inst_hits                          0                       # ITB inst hits
system.cpu29.itb.inst_misses                        0                       # ITB inst misses
system.cpu29.itb.read_hits                          0                       # DTB read hits
system.cpu29.itb.read_misses                        0                       # DTB read misses
system.cpu29.itb.write_hits                         0                       # DTB write hits
system.cpu29.itb.write_misses                       0                       # DTB write misses
system.cpu29.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.itb.read_accesses                      0                       # DTB read accesses
system.cpu29.itb.write_accesses                     0                       # DTB write accesses
system.cpu29.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.itb.hits                               0                       # DTB hits
system.cpu29.itb.misses                             0                       # DTB misses
system.cpu29.itb.accesses                           0                       # DTB accesses
system.cpu29.numCycles                         284351                       # number of cpu cycles simulated
system.cpu29.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu29.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu29.committedInsts                    126207                       # Number of instructions committed
system.cpu29.committedOps                      126486                       # Number of ops (including micro ops) committed
system.cpu29.num_int_alu_accesses              117781                       # Number of integer alu accesses
system.cpu29.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu29.num_func_calls                        37                       # number of times a function call or return occured
system.cpu29.num_conditional_control_insts         8688                       # number of instructions that are conditional controls
system.cpu29.num_int_insts                     117781                       # number of integer instructions
system.cpu29.num_fp_insts                           0                       # number of float instructions
system.cpu29.num_int_register_reads            243764                       # number of times the integer registers were read
system.cpu29.num_int_register_writes           116622                       # number of times the integer registers were written
system.cpu29.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu29.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu29.num_cc_register_reads             379464                       # number of times the CC registers were read
system.cpu29.num_cc_register_writes             51601                       # number of times the CC registers were written
system.cpu29.num_mem_refs                       34116                       # number of memory refs
system.cpu29.num_load_insts                     33591                       # Number of load instructions
system.cpu29.num_store_insts                      525                       # Number of store instructions
system.cpu29.num_idle_cycles             157863.000890                       # Number of idle cycles
system.cpu29.num_busy_cycles             126487.999110                       # Number of busy cycles
system.cpu29.not_idle_fraction               0.444831                       # Percentage of non-idle cycles
system.cpu29.idle_fraction                   0.555169                       # Percentage of idle cycles
system.cpu29.Branches                            8733                       # Number of branches fetched
system.cpu29.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu29.op_class::IntAlu                   67793     53.60%     53.60% # Class of executed instruction
system.cpu29.op_class::IntMult                  24579     19.43%     73.03% # Class of executed instruction
system.cpu29.op_class::IntDiv                       0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::FloatAdd                     0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::FloatCmp                     0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::FloatCvt                     0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::FloatMult                    0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::FloatDiv                     0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::FloatSqrt                    0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdAdd                      0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdAddAcc                   0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdAlu                      0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdCmp                      0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdCvt                      0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdMisc                     0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdMult                     0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdMultAcc                  0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdShift                    0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdShiftAcc                 0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdSqrt                     0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdFloatAdd                 0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdFloatAlu                 0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdFloatCmp                 0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdFloatCvt                 0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdFloatDiv                 0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdFloatMisc                0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdFloatMult                0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdFloatMultAcc             0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::SimdFloatSqrt                0      0.00%     73.03% # Class of executed instruction
system.cpu29.op_class::MemRead                  33591     26.56%     99.58% # Class of executed instruction
system.cpu29.op_class::MemWrite                   525      0.42%    100.00% # Class of executed instruction
system.cpu29.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::total                   126488                       # Class of executed instruction
system.cpu30.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.inst_hits                          0                       # ITB inst hits
system.cpu30.dtb.inst_misses                        0                       # ITB inst misses
system.cpu30.dtb.read_hits                          0                       # DTB read hits
system.cpu30.dtb.read_misses                        0                       # DTB read misses
system.cpu30.dtb.write_hits                         0                       # DTB write hits
system.cpu30.dtb.write_misses                       0                       # DTB write misses
system.cpu30.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dtb.read_accesses                      0                       # DTB read accesses
system.cpu30.dtb.write_accesses                     0                       # DTB write accesses
system.cpu30.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.dtb.hits                               0                       # DTB hits
system.cpu30.dtb.misses                             0                       # DTB misses
system.cpu30.dtb.accesses                           0                       # DTB accesses
system.cpu30.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.itb.walker.walks                       0                       # Table walker walks requested
system.cpu30.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.inst_hits                          0                       # ITB inst hits
system.cpu30.itb.inst_misses                        0                       # ITB inst misses
system.cpu30.itb.read_hits                          0                       # DTB read hits
system.cpu30.itb.read_misses                        0                       # DTB read misses
system.cpu30.itb.write_hits                         0                       # DTB write hits
system.cpu30.itb.write_misses                       0                       # DTB write misses
system.cpu30.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.itb.read_accesses                      0                       # DTB read accesses
system.cpu30.itb.write_accesses                     0                       # DTB write accesses
system.cpu30.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.itb.hits                               0                       # DTB hits
system.cpu30.itb.misses                             0                       # DTB misses
system.cpu30.itb.accesses                           0                       # DTB accesses
system.cpu30.numCycles                         284351                       # number of cpu cycles simulated
system.cpu30.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu30.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu30.committedInsts                    126039                       # Number of instructions committed
system.cpu30.committedOps                      126318                       # Number of ops (including micro ops) committed
system.cpu30.num_int_alu_accesses              117653                       # Number of integer alu accesses
system.cpu30.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu30.num_func_calls                        37                       # number of times a function call or return occured
system.cpu30.num_conditional_control_insts         8648                       # number of instructions that are conditional controls
system.cpu30.num_int_insts                     117653                       # number of integer instructions
system.cpu30.num_fp_insts                           0                       # number of float instructions
system.cpu30.num_int_register_reads            243519                       # number of times the integer registers were read
system.cpu30.num_int_register_writes           116547                       # number of times the integer registers were written
system.cpu30.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu30.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu30.num_cc_register_reads             378960                       # number of times the CC registers were read
system.cpu30.num_cc_register_writes             51400                       # number of times the CC registers were written
system.cpu30.num_mem_refs                       34080                       # number of memory refs
system.cpu30.num_load_insts                     33566                       # Number of load instructions
system.cpu30.num_store_insts                      514                       # Number of store instructions
system.cpu30.num_idle_cycles             158031.000888                       # Number of idle cycles
system.cpu30.num_busy_cycles             126319.999112                       # Number of busy cycles
system.cpu30.not_idle_fraction               0.444240                       # Percentage of non-idle cycles
system.cpu30.idle_fraction                   0.555760                       # Percentage of idle cycles
system.cpu30.Branches                            8693                       # Number of branches fetched
system.cpu30.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu30.op_class::IntAlu                   67661     53.56%     53.56% # Class of executed instruction
system.cpu30.op_class::IntMult                  24579     19.46%     73.02% # Class of executed instruction
system.cpu30.op_class::IntDiv                       0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::FloatAdd                     0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::FloatCmp                     0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::FloatCvt                     0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::FloatMult                    0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::FloatDiv                     0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::FloatSqrt                    0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdAdd                      0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdAddAcc                   0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdAlu                      0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdCmp                      0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdCvt                      0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdMisc                     0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdMult                     0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdMultAcc                  0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdShift                    0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdShiftAcc                 0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdSqrt                     0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdFloatAdd                 0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdFloatAlu                 0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdFloatCmp                 0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdFloatCvt                 0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdFloatDiv                 0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdFloatMisc                0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdFloatMult                0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdFloatMultAcc             0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::SimdFloatSqrt                0      0.00%     73.02% # Class of executed instruction
system.cpu30.op_class::MemRead                  33566     26.57%     99.59% # Class of executed instruction
system.cpu30.op_class::MemWrite                   514      0.41%    100.00% # Class of executed instruction
system.cpu30.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::total                   126320                       # Class of executed instruction
system.cpu31.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.inst_hits                          0                       # ITB inst hits
system.cpu31.dtb.inst_misses                        0                       # ITB inst misses
system.cpu31.dtb.read_hits                          0                       # DTB read hits
system.cpu31.dtb.read_misses                        0                       # DTB read misses
system.cpu31.dtb.write_hits                         0                       # DTB write hits
system.cpu31.dtb.write_misses                       0                       # DTB write misses
system.cpu31.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dtb.read_accesses                      0                       # DTB read accesses
system.cpu31.dtb.write_accesses                     0                       # DTB write accesses
system.cpu31.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.dtb.hits                               0                       # DTB hits
system.cpu31.dtb.misses                             0                       # DTB misses
system.cpu31.dtb.accesses                           0                       # DTB accesses
system.cpu31.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.itb.walker.walks                       0                       # Table walker walks requested
system.cpu31.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.inst_hits                          0                       # ITB inst hits
system.cpu31.itb.inst_misses                        0                       # ITB inst misses
system.cpu31.itb.read_hits                          0                       # DTB read hits
system.cpu31.itb.read_misses                        0                       # DTB read misses
system.cpu31.itb.write_hits                         0                       # DTB write hits
system.cpu31.itb.write_misses                       0                       # DTB write misses
system.cpu31.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.itb.read_accesses                      0                       # DTB read accesses
system.cpu31.itb.write_accesses                     0                       # DTB write accesses
system.cpu31.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.itb.hits                               0                       # DTB hits
system.cpu31.itb.misses                             0                       # DTB misses
system.cpu31.itb.accesses                           0                       # DTB accesses
system.cpu31.numCycles                         284351                       # number of cpu cycles simulated
system.cpu31.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu31.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu31.committedInsts                    125866                       # Number of instructions committed
system.cpu31.committedOps                      126149                       # Number of ops (including micro ops) committed
system.cpu31.num_int_alu_accesses              117529                       # Number of integer alu accesses
system.cpu31.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu31.num_func_calls                        37                       # number of times a function call or return occured
system.cpu31.num_conditional_control_insts         8605                       # number of instructions that are conditional controls
system.cpu31.num_int_insts                     117529                       # number of integer instructions
system.cpu31.num_fp_insts                           0                       # number of float instructions
system.cpu31.num_int_register_reads            243279                       # number of times the integer registers were read
system.cpu31.num_int_register_writes           116483                       # number of times the integer registers were written
system.cpu31.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu31.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu31.num_cc_register_reads             378456                       # number of times the CC registers were read
system.cpu31.num_cc_register_writes             51157                       # number of times the CC registers were written
system.cpu31.num_mem_refs                       34052                       # number of memory refs
system.cpu31.num_load_insts                     33539                       # Number of load instructions
system.cpu31.num_store_insts                      513                       # Number of store instructions
system.cpu31.num_idle_cycles             158199.000887                       # Number of idle cycles
system.cpu31.num_busy_cycles             126151.999113                       # Number of busy cycles
system.cpu31.not_idle_fraction               0.443649                       # Percentage of non-idle cycles
system.cpu31.idle_fraction                   0.556351                       # Percentage of idle cycles
system.cpu31.Branches                            8648                       # Number of branches fetched
system.cpu31.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu31.op_class::IntAlu                   67521     53.52%     53.52% # Class of executed instruction
system.cpu31.op_class::IntMult                  24579     19.48%     73.01% # Class of executed instruction
system.cpu31.op_class::IntDiv                       0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::FloatAdd                     0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::FloatCmp                     0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::FloatCvt                     0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::FloatMult                    0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::FloatDiv                     0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::FloatSqrt                    0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdAdd                      0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdAddAcc                   0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdAlu                      0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdCmp                      0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdCvt                      0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdMisc                     0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdMult                     0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdMultAcc                  0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdShift                    0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdShiftAcc                 0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdSqrt                     0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdFloatAdd                 0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdFloatAlu                 0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdFloatCmp                 0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdFloatCvt                 0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdFloatDiv                 0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdFloatMisc                0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdFloatMult                0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdFloatMultAcc             0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::SimdFloatSqrt                0      0.00%     73.01% # Class of executed instruction
system.cpu31.op_class::MemRead                  33539     26.59%     99.59% # Class of executed instruction
system.cpu31.op_class::MemWrite                   513      0.41%    100.00% # Class of executed instruction
system.cpu31.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::total                   126152                       # Class of executed instruction
system.membus.trans_dist::ReadReq             5319904                       # Transaction distribution
system.membus.trans_dist::ReadResp            5320448                       # Transaction distribution
system.membus.trans_dist::WriteReq              63318                       # Transaction distribution
system.membus.trans_dist::WriteResp             63318                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                32                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               32                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq           544                       # Transaction distribution
system.membus.trans_dist::StoreCondReq            544                       # Transaction distribution
system.membus.trans_dist::StoreCondResp           544                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache_port::system.mem_ctrls.port       509612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache_port::system.mem_ctrls.port       167410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache_port::system.mem_ctrls.port       261536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache_port::system.mem_ctrls.port        69654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache_port::system.mem_ctrls.port       261200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache_port::system.mem_ctrls.port        69666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache_port::system.mem_ctrls.port       260864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache_port::system.mem_ctrls.port        69598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache_port::system.mem_ctrls.port       260528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache_port::system.mem_ctrls.port        69572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache_port::system.mem_ctrls.port       260210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache_port::system.mem_ctrls.port        69452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache_port::system.mem_ctrls.port       259914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache_port::system.mem_ctrls.port        69392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache_port::system.mem_ctrls.port       259578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache_port::system.mem_ctrls.port        69364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache_port::system.mem_ctrls.port       259242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache_port::system.mem_ctrls.port        69328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache_port::system.mem_ctrls.port       258906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache_port::system.mem_ctrls.port        69270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache_port::system.mem_ctrls.port       258588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache_port::system.mem_ctrls.port        69208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache_port::system.mem_ctrls.port       258292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache_port::system.mem_ctrls.port        69142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache_port::system.mem_ctrls.port       257956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache_port::system.mem_ctrls.port        69094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache_port::system.mem_ctrls.port       257620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache_port::system.mem_ctrls.port        69034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache_port::system.mem_ctrls.port       257284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache_port::system.mem_ctrls.port        68998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache_port::system.mem_ctrls.port       256948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache_port::system.mem_ctrls.port        68972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache_port::system.mem_ctrls.port       256670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache_port::system.mem_ctrls.port        68838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache_port::system.mem_ctrls.port       256334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache_port::system.mem_ctrls.port        68816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu18.icache_port::system.mem_ctrls.port       255998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu18.dcache_port::system.mem_ctrls.port        68780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu19.icache_port::system.mem_ctrls.port       255662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu19.dcache_port::system.mem_ctrls.port        68778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu20.icache_port::system.mem_ctrls.port       255318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu20.dcache_port::system.mem_ctrls.port        68726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu21.icache_port::system.mem_ctrls.port       255048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu21.dcache_port::system.mem_ctrls.port        68630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu22.icache_port::system.mem_ctrls.port       254712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu22.dcache_port::system.mem_ctrls.port        68564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu23.icache_port::system.mem_ctrls.port       254376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu23.dcache_port::system.mem_ctrls.port        68518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu24.icache_port::system.mem_ctrls.port       254040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu24.dcache_port::system.mem_ctrls.port        68472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu25.icache_port::system.mem_ctrls.port       253704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu25.dcache_port::system.mem_ctrls.port        68420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu26.icache_port::system.mem_ctrls.port       253386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu26.dcache_port::system.mem_ctrls.port        68344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu27.icache_port::system.mem_ctrls.port       253090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu27.dcache_port::system.mem_ctrls.port        68308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu28.icache_port::system.mem_ctrls.port       252754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu28.dcache_port::system.mem_ctrls.port        68260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu29.icache_port::system.mem_ctrls.port       252418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu29.dcache_port::system.mem_ctrls.port        68222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu30.icache_port::system.mem_ctrls.port       252082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu30.dcache_port::system.mem_ctrls.port        68152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu31.icache_port::system.mem_ctrls.port       251738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu31.dcache_port::system.mem_ctrls.port        68094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10768684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache_port::system.mem_ctrls.port      1019224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache_port::system.mem_ctrls.port       336454                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache_port::system.mem_ctrls.port       523072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache_port::system.mem_ctrls.port       139710                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache_port::system.mem_ctrls.port       522400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache_port::system.mem_ctrls.port       139730                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache_port::system.mem_ctrls.port       521728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache_port::system.mem_ctrls.port       139598                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache_port::system.mem_ctrls.port       521056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache_port::system.mem_ctrls.port       139542                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache_port::system.mem_ctrls.port       520420                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache_port::system.mem_ctrls.port       139290                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache_port::system.mem_ctrls.port       519828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache_port::system.mem_ctrls.port       139138                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache_port::system.mem_ctrls.port       519156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache_port::system.mem_ctrls.port       139082                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache_port::system.mem_ctrls.port       518484                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache_port::system.mem_ctrls.port       139006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache_port::system.mem_ctrls.port       517812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache_port::system.mem_ctrls.port       138894                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache_port::system.mem_ctrls.port       517176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache_port::system.mem_ctrls.port       138754                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache_port::system.mem_ctrls.port       516584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache_port::system.mem_ctrls.port       138590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache_port::system.mem_ctrls.port       515912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache_port::system.mem_ctrls.port       138490                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache_port::system.mem_ctrls.port       515240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache_port::system.mem_ctrls.port       138374                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache_port::system.mem_ctrls.port       514568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache_port::system.mem_ctrls.port       138298                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache_port::system.mem_ctrls.port       513896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache_port::system.mem_ctrls.port       138250                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache_port::system.mem_ctrls.port       513340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache_port::system.mem_ctrls.port       137934                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache_port::system.mem_ctrls.port       512668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache_port::system.mem_ctrls.port       137890                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu18.icache_port::system.mem_ctrls.port       511996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu18.dcache_port::system.mem_ctrls.port       137814                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu19.icache_port::system.mem_ctrls.port       511324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu19.dcache_port::system.mem_ctrls.port       137814                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu20.icache_port::system.mem_ctrls.port       510636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu20.dcache_port::system.mem_ctrls.port       137714                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu21.icache_port::system.mem_ctrls.port       510096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu21.dcache_port::system.mem_ctrls.port       137470                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu22.icache_port::system.mem_ctrls.port       509424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu22.dcache_port::system.mem_ctrls.port       137338                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu23.icache_port::system.mem_ctrls.port       508752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu23.dcache_port::system.mem_ctrls.port       137246                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu24.icache_port::system.mem_ctrls.port       508080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu24.dcache_port::system.mem_ctrls.port       137150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu25.icache_port::system.mem_ctrls.port       507408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu25.dcache_port::system.mem_ctrls.port       137050                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu26.icache_port::system.mem_ctrls.port       506772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu26.dcache_port::system.mem_ctrls.port       136882                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu27.icache_port::system.mem_ctrls.port       506180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu27.dcache_port::system.mem_ctrls.port       136778                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu28.icache_port::system.mem_ctrls.port       505508                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu28.dcache_port::system.mem_ctrls.port       136678                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu29.icache_port::system.mem_ctrls.port       504836                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu29.dcache_port::system.mem_ctrls.port       136606                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu30.icache_port::system.mem_ctrls.port       504164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu30.dcache_port::system.mem_ctrls.port       136462                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu31.icache_port::system.mem_ctrls.port       503476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu31.dcache_port::system.mem_ctrls.port       136358                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21547600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5384342                       # Request fanout histogram
system.membus.snoop_fanout::mean            31.786132                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.410035                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                1151538     21.39%     21.39% # Request fanout histogram
system.membus.snoop_fanout::32                4232804     78.61%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              31                       # Request fanout histogram
system.membus.snoop_fanout::max_value              32                       # Request fanout histogram
system.membus.snoop_fanout::total             5384342                       # Request fanout histogram

---------- End Simulation Statistics   ----------
