Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/esl21/ESL21/QuadDecTest/ --output-directory=/home/esl21/ESL21/QuadDecTest/QuadTest/ --report-file=bsf:/home/esl21/ESL21/QuadDecTest/QuadTest.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/esl21/ESL21/QuadDecTest/QuadTest.qsys
Progress: Loading QuadDecTest/QuadTest.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module mem
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding QuadratureEncoder [QuadratureEncoder 1.0]
Progress: Parameterizing module QuadratureEncoder
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QuadTest.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: QuadTest.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/esl21/ESL21/QuadDecTest/ --output-directory=/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:/home/esl21/ESL21/QuadDecTest/QuadTest.html --report-file=sopcinfo:/home/esl21/ESL21/QuadDecTest/QuadTest.sopcinfo --report-file=cmp:/home/esl21/ESL21/QuadDecTest/QuadTest.cmp --report-file=qip:/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.qip --report-file=svd --report-file=regmap:/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.regmap --report-file=debuginfo:/home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/QuadTest.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/esl21/ESL21/QuadDecTest/QuadTest.qsys --language=VHDL
Progress: Loading QuadDecTest/QuadTest.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module mem
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding QuadratureEncoder [QuadratureEncoder 1.0]
Progress: Parameterizing module QuadratureEncoder
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QuadTest.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: QuadTest.sysid: Time stamp will be automatically updated when this component is generated.
Info: QuadTest: Generating QuadTest "QuadTest" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 18 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 17 connections
Info: merlin_translator_transform: After transform: 13 modules, 38 connections
Info: merlin_domain_transform: After transform: 26 modules, 105 connections
Info: merlin_router_transform: After transform: 33 modules, 126 connections
Info: merlin_traffic_limiter_transform: After transform: 34 modules, 130 connections
Info: merlin_network_to_switch_transform: After transform: 47 modules, 158 connections
Info: limiter_update_transform: After transform: 47 modules, 159 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 49 modules, 207 connections
Info: merlin_hierarchy_transform: After transform: 7 modules, 20 connections
Info: merlin_mm_transform: After transform: 7 modules, 20 connections
Info: merlin_interrupt_mapper_transform: After transform: 8 modules, 23 connections
Info: reset_adaptation_transform: After transform: 10 modules, 31 connections
Info: mem: Starting RTL generation for module 'QuadTest_mem'
Info: mem:   Generation command is [exec /opt/altera/13.1/quartus/linux/perl/bin/perl -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=QuadTest_mem --dir=/tmp/alt7668_366878375189228144.dir/0001_mem_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt7668_366878375189228144.dir/0001_mem_gen//QuadTest_mem_component_configuration.pl  --do_build_sim=0  ]
Info: mem: Done RTL generation for module 'QuadTest_mem'
Info: mem: "QuadTest" instantiated altera_avalon_onchip_memory2 "mem"
Info: cpu: Starting RTL generation for module 'QuadTest_cpu'
Info: cpu:   Generation command is [exec /opt/altera/13.1/quartus/linux/eperlcmd -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=QuadTest_cpu --dir=/tmp/alt7668_366878375189228144.dir/0002_cpu_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt7668_366878375189228144.dir/0002_cpu_gen//QuadTest_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.05.17 17:22:02 (*) Starting Nios II generation
Info: cpu: # 2018.05.17 17:22:02 (*)   Checking for plaintext license.
Info: cpu: # 2018.05.17 17:22:04 (*)   Plaintext license not found.
Info: cpu: # 2018.05.17 17:22:04 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.05.17 17:22:05 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2018.05.17 17:22:05 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.05.17 17:22:05 (*)   Creating all objects for CPU
Info: cpu: # 2018.05.17 17:22:06 (*)     Pipeline frontend
Info: cpu: # 2018.05.17 17:22:08 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.05.17 17:22:11 (*)   Creating encrypted RTL
Info: cpu: # 2018.05.17 17:22:12 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'QuadTest_cpu'
Info: cpu: "QuadTest" instantiated altera_nios2_qsys "cpu"
Info: jtag: Starting RTL generation for module 'QuadTest_jtag'
Info: jtag:   Generation command is [exec /opt/altera/13.1/quartus/linux/perl/bin/perl -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=QuadTest_jtag --dir=/tmp/alt7668_366878375189228144.dir/0003_jtag_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt7668_366878375189228144.dir/0003_jtag_gen//QuadTest_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'QuadTest_jtag'
Info: jtag: "QuadTest" instantiated altera_avalon_jtag_uart "jtag"
Info: sysid: "QuadTest" instantiated altera_avalon_sysid_qsys "sysid"
Info: QuadratureEncoder: "QuadTest" instantiated QuadratureEncoder "QuadratureEncoder"
Info: pipeline_bridge_swap_transform: After transform: 43 modules, 143 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 143 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 143 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 143 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 143 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 143 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 143 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 43 modules, 143 connections
Info: mm_interconnect_0: "QuadTest" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "QuadTest" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "QuadTest" instantiated altera_reset_controller "rst_controller"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file /home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file /home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/esl21/ESL21/QuadDecTest/QuadTest/synthesis/submodules/altera_merlin_arbitrator.sv
Info: QuadTest: Done "QuadTest" with 27 modules, 46 files, 1046834 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
