{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "64b5327b_37cb1b70",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 1115898
      },
      "writtenOn": "2024-04-05T17:27:49Z",
      "side": 1,
      "message": "overall looks good.  I have minor optimization suggestions.\nI\u0027m not 100% sure on the name.  You added _ and mixed case.  We\u0027ve been doing uppercase and no _ but it\u0027ll do.",
      "revId": "732340ed86f73700ece3c2da48f072666e5ecc9c",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "eec49ddc_102a5631",
        "filename": "source/row_neon64.cc",
        "patchSetId": 1
      },
      "lineNbr": 3053,
      "author": {
        "id": 1115898
      },
      "writtenOn": "2024-04-05T17:27:49Z",
      "side": 1,
      "message": "tbl4 could combine all 4.  instead of addhn could initialize accumulators to v17 bias?  would need it moved to upper 8 bits of low 16 bit value",
      "revId": "732340ed86f73700ece3c2da48f072666e5ecc9c",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "99ae30dc_9a476f8a",
        "filename": "source/row_neon64.cc",
        "patchSetId": 1
      },
      "lineNbr": 3053,
      "author": {
        "id": 1571352
      },
      "writtenOn": "2024-04-08T09:13:36Z",
      "side": 1,
      "message": "~15% faster on Cortex-A55 and ~same perf on Cortex-A76, but ~49% slower on Cortex-A510 and ~25% slower on Cortex-X2. So I\u0027m inclined to leave it for now at least until we have an SVE2 version that allows us to ignore the Cortex-A510 result?",
      "parentUuid": "eec49ddc_102a5631",
      "revId": "732340ed86f73700ece3c2da48f072666e5ecc9c",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "72d1cff1_89cc3add",
        "filename": "source/row_neon64.cc",
        "patchSetId": 1
      },
      "lineNbr": 3053,
      "author": {
        "id": 1115898
      },
      "writtenOn": "2024-04-09T03:08:47Z",
      "side": 1,
      "message": "Acknowledged",
      "parentUuid": "99ae30dc_9a476f8a",
      "revId": "732340ed86f73700ece3c2da48f072666e5ecc9c",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "34890474_8cda68be",
        "filename": "source/row_neon64.cc",
        "patchSetId": 1
      },
      "lineNbr": 3056,
      "author": {
        "id": 1115898
      },
      "writtenOn": "2024-04-05T17:27:49Z",
      "side": 1,
      "message": "addhn2 to move to upper part of v0?",
      "revId": "732340ed86f73700ece3c2da48f072666e5ecc9c",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "6a08e81d_94f5bc63",
        "filename": "source/row_neon64.cc",
        "patchSetId": 1
      },
      "lineNbr": 3056,
      "author": {
        "id": 1571352
      },
      "writtenOn": "2024-04-08T09:13:36Z",
      "side": 1,
      "message": "Doesn\u0027t seem to be an obvious perf win on any cores due to the additional new dependency chain between the two addhn{,2} instructions, ~7% slower on Cortex-X2 than the current approach?",
      "parentUuid": "34890474_8cda68be",
      "revId": "732340ed86f73700ece3c2da48f072666e5ecc9c",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "26d92656_ac72b37e",
        "filename": "source/row_neon64.cc",
        "patchSetId": 1
      },
      "lineNbr": 3056,
      "author": {
        "id": 1115898
      },
      "writtenOn": "2024-04-09T03:08:47Z",
      "side": 1,
      "message": "Acknowledged",
      "parentUuid": "6a08e81d_94f5bc63",
      "revId": "732340ed86f73700ece3c2da48f072666e5ecc9c",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    }
  ]
}