Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_036.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3459026 heartbeat IPC: 2.89099 cumulative IPC: 2.89099 (Simulation time: 0 hr 0 min 29 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6924885 heartbeat IPC: 2.88529 cumulative IPC: 2.88813 (Simulation time: 0 hr 1 min 1 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10433072 heartbeat IPC: 2.85048 cumulative IPC: 2.87547 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13895583 heartbeat IPC: 2.88808 cumulative IPC: 2.87861 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 17357335 heartbeat IPC: 2.88871 cumulative IPC: 2.88063 (Simulation time: 0 hr 2 min 27 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 17357335 (Simulation time: 0 hr 2 min 27 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 25463068 heartbeat IPC: 1.23369 cumulative IPC: 1.23369 (Simulation time: 0 hr 2 min 52 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 33511181 heartbeat IPC: 1.24253 cumulative IPC: 1.2381 (Simulation time: 0 hr 3 min 17 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 41584123 heartbeat IPC: 1.23871 cumulative IPC: 1.2383 (Simulation time: 0 hr 3 min 42 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 49629557 heartbeat IPC: 1.24294 cumulative IPC: 1.23946 (Simulation time: 0 hr 4 min 8 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 57672422 heartbeat IPC: 1.24334 cumulative IPC: 1.24023 (Simulation time: 0 hr 4 min 33 sec) 
Finished CPU 0 instructions: 50000003 cycles: 40315088 cumulative IPC: 1.24023 (Simulation time: 0 hr 4 min 33 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.24023 instructions: 50000003 cycles: 40315088
L1D TOTAL     ACCESS:   23235008  HIT:   23174593  MISS:      60415
L1D LOAD      ACCESS:    7977570  HIT:    7942543  MISS:      35027
L1D RFO       ACCESS:    7410577  HIT:    7403307  MISS:       7270
L1D PREFETCH  ACCESS:    7846861  HIT:    7828743  MISS:      18118
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   17223724  ISSUED:   16863825  USEFUL:      23324  USELESS:      34389
L1D AVERAGE MISS LATENCY: 17.1555 cycles
L1I TOTAL     ACCESS:   10549424  HIT:    6695675  MISS:    3853749
L1I LOAD      ACCESS:    8706316  HIT:    6098721  MISS:    2607595
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1843108  HIT:     596954  MISS:    1246154
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   16372672  ISSUED:   16372672  USEFUL:    2868666  USELESS:      57935
L1I AVERAGE MISS LATENCY: 8.74763 cycles
L2C TOTAL     ACCESS:    5855338  HIT:    5853125  MISS:       2213
L2C LOAD      ACCESS:    1198589  HIT:    1197779  MISS:        810
L2C RFO       ACCESS:       7261  HIT:       7204  MISS:         57
L2C PREFETCH  ACCESS:    4633805  HIT:    4632475  MISS:       1330
L2C WRITEBACK ACCESS:      15683  HIT:      15667  MISS:         16
L2C PREFETCH  REQUESTED:    7390985  ISSUED:    7390762  USEFUL:       1586  USELESS:      20066
L2C AVERAGE MISS LATENCY: 103.356 cycles
LLC TOTAL     ACCESS:     775440  HIT:     772737  MISS:       2703
LLC LOAD      ACCESS:        806  HIT:        321  MISS:        485
LLC RFO       ACCESS:         57  HIT:         29  MISS:         28
LLC PREFETCH  ACCESS:     773605  HIT:     771420  MISS:       2185
LLC WRITEBACK ACCESS:        972  HIT:        967  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       9391  USELESS:      14832
LLC AVERAGE MISS LATENCY: 195.952 cycles
Major fault: 0 Minor fault: 1926
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        446  ROW_BUFFER_MISS:       2252
 DBUS_CONGESTED:       1471
 WQ ROW_BUFFER_HIT:        393  ROW_BUFFER_MISS:       1374  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8717% MPKI: 0.21174 Average ROB Occupancy at Mispredict: 152.867

Branch types
NOT_BRANCH: 41748427 83.4968%
BRANCH_DIRECT_JUMP: 468563 0.937126%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5599749 11.1995%
BRANCH_DIRECT_CALL: 885105 1.77021%
BRANCH_INDIRECT_CALL: 206338 0.412676%
BRANCH_RETURN: 1091466 2.18293%
BRANCH_OTHER: 0 0%

