// RUN: rm -rf %t && mkdir -p %t/sv-tests/tests/chapter-16
// RUN: bash -eu -c $'cat > %t/sv-tests/tests/chapter-16/16.10--simneg.sv <<\"EOF\"\n/*\n:name: simneg\n:description: simulation-negative case\n:type: simulation\n:tags: 16.10\n:should_fail_because: assertion violation is expected\n*/\nmodule top;\nendmodule\nEOF\n'
// RUN: bash -eu -c $'cat > %t/sv-tests/tests/chapter-16/16.10--simpos.sv <<\"EOF\"\n/*\n:name: simpos\n:description: simulation-positive case\n:type: simulation\n:tags: 16.10\n*/\nmodule top;\nendmodule\nEOF\n'
// RUN: bash -eu -c $'cat > %t/fake-verilog.sh <<\"EOF\"\n#!/usr/bin/env bash\ncat <<\"MLIR\"\nmodule {\n  hw.module @top() {\n    hw.output\n  }\n}\nMLIR\nEOF\nchmod +x %t/fake-verilog.sh\n'
// RUN: bash -eu -c $'cat > %t/fake-sim.sh <<\"EOF\"\n#!/usr/bin/env bash\nfor arg in \"$@\"; do\n  case \"$arg\" in\n    *16.10--simneg*) exit 1 ;;\n  esac\ndone\nexit 0\nEOF\nchmod +x %t/fake-sim.sh\n'
// RUN: env OUT=%t/results.tsv EXPECT_FILE=/dev/null CIRCT_VERILOG=%t/fake-verilog.sh CIRCT_SIM=%t/fake-sim.sh DISABLE_UVM_AUTO_INCLUDE=1 TAG_REGEX="(^| )16\\.10( |$)" %S/../../utils/run_sv_tests_circt_sim.sh %t/sv-tests | FileCheck %s
// RUN: cat %t/results.tsv | FileCheck %s --check-prefix=OUT

// CHECK: === sv-tests Simulation Summary ===
// CHECK: total=2 pass=2 fail=0 xfail=0 xpass=0
// OUT: PASS{{[[:space:]]+}}16.10--simneg{{[[:space:]]+}}
// OUT: PASS{{[[:space:]]+}}16.10--simpos{{[[:space:]]+}}
