{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708492903289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708492903290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 23:21:43 2024 " "Processing started: Tue Feb 20 23:21:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708492903290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708492903290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema3 -c Problema3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema3 -c Problema3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708492903290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708492904058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708492904058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/Problema 3/contador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708492915571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708492915571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_tb " "Found entity 1: contador_tb" {  } { { "contador_tb.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/Problema 3/contador_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708492915573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708492915573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorfpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorfpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorFPGA " "Found entity 1: contadorFPGA" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/Problema 3/contadorFPGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708492915575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708492915575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorfpga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorfpga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorFPGA_tb " "Found entity 1: contadorFPGA_tb" {  } { { "contadorFPGA_tb.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/Problema 3/contadorFPGA_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708492915577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708492915577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contadorFPGA " "Elaborating entity \"contadorFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1708492915619 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_2 contadorFPGA.sv(13) " "Verilog HDL or VHDL warning at contadorFPGA.sv(13): object \"count_2\" assigned a value but never read" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/Problema 3/contadorFPGA.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1708492915621 "|contadorFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 contadorFPGA.sv(19) " "Verilog HDL assignment warning at contadorFPGA.sv(19): truncated value with size 32 to match size of target (6)" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/Problema 3/contadorFPGA.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708492915622 "|contadorFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 contadorFPGA.sv(21) " "Verilog HDL assignment warning at contadorFPGA.sv(21): truncated value with size 32 to match size of target (6)" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/Problema 3/contadorFPGA.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708492915622 "|contadorFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 contadorFPGA.sv(27) " "Verilog HDL assignment warning at contadorFPGA.sv(27): truncated value with size 6 to match size of target (4)" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/Problema 3/contadorFPGA.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708492915623 "|contadorFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contadorFPGA.sv(29) " "Verilog HDL assignment warning at contadorFPGA.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/Problema 3/contadorFPGA.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708492915623 "|contadorFPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contadorFPGA.sv(37) " "Verilog HDL assignment warning at contadorFPGA.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "contadorFPGA.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/Problema 3/contadorFPGA.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708492915624 "|contadorFPGA"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708492915731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 23:21:55 2024 " "Processing ended: Tue Feb 20 23:21:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708492915731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708492915731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708492915731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708492915731 ""}
