vhdl xil_defaultlib  \
"../../../../project_FIR-final.srcs/sources_1/ip/lab1_4_2_sol_0/lab1_4_2_sol_floating_point_v7_1_i0/sim/lab1_4_2_sol_floating_point_v7_1_i0.vhd" \
"../../../../project_FIR-final.srcs/sources_1/ip/lab1_4_2_sol_0/lab1_4_2_sol_floating_point_v7_1_i1/sim/lab1_4_2_sol_floating_point_v7_1_i1.vhd" \
"../../../ipstatic/xil_defaultlib/hdl/conv_pkg.vhd" \
"../../../ipstatic/xil_defaultlib/hdl/synth_reg.vhd" \
"../../../ipstatic/xil_defaultlib/hdl/synth_reg_w_init.vhd" \
"../../../ipstatic/xil_defaultlib/hdl/srl17e.vhd" \
"../../../ipstatic/xil_defaultlib/hdl/srl33e.vhd" \
"../../../ipstatic/xil_defaultlib/hdl/synth_reg_reg.vhd" \
"../../../ipstatic/xil_defaultlib/hdl/single_reg_w_init.vhd" \
"../../../ipstatic/xil_defaultlib/hdl/xlclockdriver_rd.vhd" \
"../../../ipstatic/xil_defaultlib/hdl/lab1_4_2_sol_entity_declarations.vhd" \
"../../../ipstatic/xil_defaultlib/hdl/lab1_4_2_sol.vhd" \
"../../../../project_FIR-final.srcs/sources_1/ip/lab1_4_2_sol_0/sim/lab1_4_2_sol_0.vhd" \

nosort
