INFO-FLOW: Workspace /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1 opened at Sat Mar 11 12:56:42 EST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 4.46 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.63 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 4.65 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   source ./complex_proj/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./complex_proj/solution1/directives.tcl
Execute     set_directive_top -name complex_matmul complex_matmul 
INFO: [HLS 200-1510] Running: set_directive_top -name complex_matmul complex_matmul 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.160 MB.
INFO: [HLS 200-10] Analyzing design file 'complex_matmul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling complex_matmul.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang complex_matmul.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.cpp.clang.err.log 
Command       ap_eval done; 0.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top complex_matmul -name=complex_matmul 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.74 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.11 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.28 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.33 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.64 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.77 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.22 seconds. CPU system time: 1 seconds. Elapsed time: 6.41 seconds; current allocated memory: 760.160 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.g.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.56 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.57 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=complex_matmul -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=complex_matmul -reflow-float-conversion -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.17 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.18 sec.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=complex_matmul 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=complex_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=complex_matmul -mllvm -hls-db-dir -mllvm /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.84 sec.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL_MULT' is marked as complete unroll implied by the pipeline pragma (complex_matmul.cpp:98:5)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL_MULT' (complex_matmul.cpp:98:5) in function 'complex_matmul' completely with a factor of 20 (complex_matmul.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 20 on dimension 1. (complex_matmul.cpp:22:7)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 20 on dimension 1. (complex_matmul.cpp:23:7)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 20 on dimension 1. (complex_matmul.cpp:24:7)
INFO: [HLS 214-248] Applying array_partition to 'cMatA': Cyclic partitioning with factor 20 on dimension 1. (complex_matmul.cpp:26:7)
INFO: [HLS 214-248] Applying array_partition to 'cMatB': Cyclic partitioning with factor 20 on dimension 1. (complex_matmul.cpp:27:7)
INFO: [HLS 214-248] Applying array_partition to 'cMatC': Cyclic partitioning with factor 20 on dimension 1. (complex_matmul.cpp:28:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'complex_matmul(complex_t (*) [150], complex_t (*) [200], complex_t (*) [200])' (complex_matmul.cpp:116:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'complex_matmul(complex_t (*) [150], complex_t (*) [200], complex_t (*) [200])' (complex_matmul.cpp:125:34)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.2 seconds. CPU system time: 0.71 seconds. Elapsed time: 6.13 seconds; current allocated memory: 760.594 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.594 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top complex_matmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 5.24 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.25 seconds; current allocated memory: 790.383 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 4.92 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.95 seconds; current allocated memory: 793.109 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.g.1.bc to /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (complex_matmul.cpp:45) in function 'complex_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLSc' (complex_matmul.cpp:54) in function 'complex_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (complex_matmul.cpp:63) in function 'complex_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLSc' (complex_matmul.cpp:71) in function 'complex_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (complex_matmul.cpp:81) in function 'complex_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (complex_matmul.cpp:115) in function 'complex_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLSc' (complex_matmul.cpp:124) in function 'complex_matmul' automatically.
Command         transform done; 5.07 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'complex_matmul' (complex_matmul.cpp:13)...9 expression(s) balanced.
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.23 seconds; current allocated memory: 816.836 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (complex_matmul.cpp:43:13) in function 'complex_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWSc' (complex_matmul.cpp:52:13) in function 'complex_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (complex_matmul.cpp:61:13) in function 'complex_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWSc' (complex_matmul.cpp:69:13) in function 'complex_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (complex_matmul.cpp:79:13) in function 'complex_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_COLS' (complex_matmul.cpp:91:17) in function 'complex_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (complex_matmul.cpp:89:13) in function 'complex_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (complex_matmul.cpp:113:13) in function 'complex_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWSc' (complex_matmul.cpp:122:13) in function 'complex_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (complex_matmul.cpp:46:24)
INFO: [HLS 200-472] Inferring partial write operation for 'cMatA.V' (complex_matmul.cpp:55:25)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (complex_matmul.cpp:64:24)
INFO: [HLS 200-472] Inferring partial write operation for 'cMatB.V' (complex_matmul.cpp:72:25)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (complex_matmul.cpp:82:24)
INFO: [HLS 200-472] Inferring partial write operation for 'cMatC.V' (complex_matmul.cpp:83:25)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cMatC.V' 
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 30000 on port 'mem' (complex_matmul.cpp:72:25). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 30000 on port 'mem' (complex_matmul.cpp:64:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 15000 on port 'mem' (complex_matmul.cpp:55:25). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 15000 on port 'mem' (complex_matmul.cpp:46:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 1.86 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 883.340 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 17.31 sec.
Command     elaborate done; 29.86 sec.
Execute     ap_eval exec zip -j /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'complex_matmul' ...
Execute       ap_set_top_model complex_matmul 
Execute       get_model_list complex_matmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model complex_matmul 
Execute       preproc_iomode -model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc 
Execute       preproc_iomode -model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       preproc_iomode -model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       preproc_iomode -model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       preproc_iomode -model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc 
Execute       preproc_iomode -model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       preproc_iomode -model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc 
Execute       preproc_iomode -model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       get_model_list complex_matmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc complex_matmul
INFO-FLOW: Configuring Module : complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS ...
Execute       set_default_model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       apply_spec_resource_limit complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO-FLOW: Configuring Module : complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc ...
Execute       set_default_model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc 
Execute       apply_spec_resource_limit complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc 
INFO-FLOW: Configuring Module : complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS ...
Execute       set_default_model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       apply_spec_resource_limit complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO-FLOW: Configuring Module : complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc ...
Execute       set_default_model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc 
Execute       apply_spec_resource_limit complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc 
INFO-FLOW: Configuring Module : complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT ...
Execute       set_default_model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       apply_spec_resource_limit complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO-FLOW: Configuring Module : complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE ...
Execute       set_default_model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       apply_spec_resource_limit complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO-FLOW: Configuring Module : complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS ...
Execute       set_default_model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       apply_spec_resource_limit complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO-FLOW: Configuring Module : complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc ...
Execute       set_default_model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc 
Execute       apply_spec_resource_limit complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc 
INFO-FLOW: Configuring Module : complex_matmul ...
Execute       set_default_model complex_matmul 
Execute       apply_spec_resource_limit complex_matmul 
INFO-FLOW: Model list for preprocess: complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc complex_matmul
INFO-FLOW: Preprocessing Module: complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS ...
Execute       set_default_model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       cdfg_preprocess -model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO-FLOW: Preprocessing Module: complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc ...
Execute       set_default_model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc 
Execute       cdfg_preprocess -model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc 
INFO-FLOW: Preprocessing Module: complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS ...
Execute       set_default_model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       cdfg_preprocess -model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO-FLOW: Preprocessing Module: complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc ...
Execute       set_default_model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc 
Execute       cdfg_preprocess -model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc 
INFO-FLOW: Preprocessing Module: complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT ...
Execute       set_default_model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       cdfg_preprocess -model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO-FLOW: Preprocessing Module: complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE ...
Execute       set_default_model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       cdfg_preprocess -model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO-FLOW: Preprocessing Module: complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS ...
Execute       set_default_model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       cdfg_preprocess -model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO-FLOW: Preprocessing Module: complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc ...
Execute       set_default_model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc 
Execute       cdfg_preprocess -model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc 
INFO-FLOW: Preprocessing Module: complex_matmul ...
Execute       set_default_model complex_matmul 
Execute       cdfg_preprocess -model complex_matmul 
Execute       rtl_gen_preprocess complex_matmul 
INFO-FLOW: Model list for synthesis: complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc complex_matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       schedule -model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.27 seconds; current allocated memory: 885.184 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.
Execute       set_default_model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       bind -model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 885.184 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.bind.adb -f 
INFO-FLOW: Finish binding complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc 
Execute       schedule -model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln52_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWSc_MAT_A_COLSc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'MAT_A_ROWSc_MAT_A_COLSc'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 886.305 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc.sched.adb -f 
INFO-FLOW: Finish scheduling complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc.
Execute       set_default_model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc 
Execute       bind -model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 886.305 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc.bind.adb -f 
INFO-FLOW: Finish binding complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       schedule -model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_18'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 887.391 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.
Execute       set_default_model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       bind -model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 887.391 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.bind.adb -f 
INFO-FLOW: Finish binding complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc 
Execute       schedule -model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln69_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_18'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWSc_MAT_B_COLSc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWSc_MAT_B_COLSc'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 888.453 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc.sched.adb -f 
INFO-FLOW: Finish scheduling complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc.
Execute       set_default_model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc 
Execute       bind -model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 888.453 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc.bind.adb -f 
INFO-FLOW: Finish binding complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       schedule -model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln79_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 889.762 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.sched.adb -f 
INFO-FLOW: Finish scheduling complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.
Execute       set_default_model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       bind -model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 889.762 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.bind.adb -f 
INFO-FLOW: Finish binding complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       schedule -model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln887) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'cMatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.65 seconds; current allocated memory: 913.320 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.sched.adb -f 
INFO-FLOW: Finish scheduling complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.
Execute       set_default_model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       bind -model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 913.320 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.bind.adb -f 
INFO-FLOW: Finish binding complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       schedule -model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 913.320 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.
Execute       set_default_model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       bind -model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 913.320 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.bind.adb -f 
INFO-FLOW: Finish binding complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc 
Execute       schedule -model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln122_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln122_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWSc_MAT_C_COLSc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'MAT_C_ROWSc_MAT_C_COLSc'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 913.320 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc.sched.adb -f 
INFO-FLOW: Finish scheduling complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc.
Execute       set_default_model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc 
Execute       bind -model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 913.320 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc.bind.adb -f 
INFO-FLOW: Finish binding complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'complex_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model complex_matmul 
Execute       schedule -model complex_matmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 913.320 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.sched.adb -f 
INFO-FLOW: Finish scheduling complex_matmul.
Execute       set_default_model complex_matmul 
Execute       bind -model complex_matmul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 913.320 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.48 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.bind.adb -f 
INFO-FLOW: Finish binding complex_matmul.
Execute       get_model_list complex_matmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       rtl_gen_preprocess complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc 
Execute       rtl_gen_preprocess complex_matmul 
INFO-FLOW: Model list for RTL generation: complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc complex_matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -top_prefix complex_matmul_ -sub_prefix complex_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_5_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 913.320 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/vhdl/complex_matmul_complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       gen_rtl complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/verilog/complex_matmul_complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       syn_report -csynth -model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.adb 
Execute       db_write -model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc -top_prefix complex_matmul_ -sub_prefix complex_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_5_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 913.320 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/vhdl/complex_matmul_complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc 
Execute       gen_rtl complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/verilog/complex_matmul_complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc 
Execute       syn_report -csynth -model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc.adb 
Execute       db_write -model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -top_prefix complex_matmul_ -sub_prefix complex_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 913.320 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/vhdl/complex_matmul_complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       gen_rtl complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/verilog/complex_matmul_complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       syn_report -csynth -model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.adb 
Execute       db_write -model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc -top_prefix complex_matmul_ -sub_prefix complex_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 913.320 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/vhdl/complex_matmul_complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc 
Execute       gen_rtl complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/verilog/complex_matmul_complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc 
Execute       syn_report -csynth -model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc.adb 
Execute       db_write -model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -top_prefix complex_matmul_ -sub_prefix complex_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_5_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 914.062 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/vhdl/complex_matmul_complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       gen_rtl complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/verilog/complex_matmul_complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       syn_report -csynth -model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.adb 
Execute       db_write -model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -top_prefix complex_matmul_ -sub_prefix complex_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' pipeline 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' is 15105 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_16s_16ns_16_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_208_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_8_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 926.398 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/vhdl/complex_matmul_complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       gen_rtl complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/verilog/complex_matmul_complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       syn_report -csynth -model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.41 sec.
Execute       syn_report -rtlxml -model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       syn_report -verbosereport -model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.55 sec.
Execute       db_write -model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.adb 
Command       db_write done; 0.27 sec.
Execute       db_write -model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -top_prefix complex_matmul_ -sub_prefix complex_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_7ns_10ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_207_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_7_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 941.266 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/vhdl/complex_matmul_complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       gen_rtl complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/verilog/complex_matmul_complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       syn_report -csynth -model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.adb 
Execute       db_write -model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc -top_prefix complex_matmul_ -sub_prefix complex_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc' pipeline 'MAT_C_ROWSc_MAT_C_COLSc' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_7ns_10ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_207_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_7_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 942.516 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/vhdl/complex_matmul_complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc 
Execute       gen_rtl complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/verilog/complex_matmul_complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc 
Execute       syn_report -csynth -model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc.adb 
Execute       db_write -model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'complex_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model complex_matmul -top_prefix  -sub_prefix complex_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'complex_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complex_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complex_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'complex_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'complex_matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'MatA_DRAM', 'MatB_DRAM', 'MatC_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'complex_matmul'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 956.152 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl complex_matmul -istop -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/vhdl/complex_matmul 
Command       gen_rtl done; 0.13 sec.
Execute       gen_rtl complex_matmul -istop -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/verilog/complex_matmul 
Execute       syn_report -csynth -model complex_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model complex_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/complex_matmul_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model complex_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.52 sec.
Execute       db_write -model complex_matmul -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.adb 
Execute       db_write -model complex_matmul -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info complex_matmul -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul 
Execute       export_constraint_db -f -tool general -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.constraint.tcl 
Execute       syn_report -designview -model complex_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.design.xml 
Command       syn_report done; 0.8 sec.
Execute       syn_report -csynthDesign -model complex_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model complex_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model complex_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks complex_matmul 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain complex_matmul 
INFO-FLOW: Model list for RTL component generation: complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc complex_matmul
INFO-FLOW: Handling components in module [complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
INFO-FLOW: Found component complex_matmul_mul_7ns_9ns_15_1_1.
INFO-FLOW: Append model complex_matmul_mul_7ns_9ns_15_1_1
INFO-FLOW: Found component complex_matmul_urem_7ns_6ns_5_11_1.
INFO-FLOW: Append model complex_matmul_urem_7ns_6ns_5_11_1
INFO-FLOW: Found component complex_matmul_mac_muladd_3ns_8ns_8ns_10_4_1.
INFO-FLOW: Append model complex_matmul_mac_muladd_3ns_8ns_8ns_10_4_1
INFO-FLOW: Handling components in module [complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc.compgen.tcl 
INFO-FLOW: Handling components in module [complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
INFO-FLOW: Found component complex_matmul_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model complex_matmul_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component complex_matmul_urem_8ns_6ns_5_12_1.
INFO-FLOW: Append model complex_matmul_urem_8ns_6ns_5_12_1
INFO-FLOW: Found component complex_matmul_mac_muladd_4ns_8ns_8ns_11_4_1.
INFO-FLOW: Append model complex_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
INFO-FLOW: Handling components in module [complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc.compgen.tcl 
INFO-FLOW: Handling components in module [complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
INFO-FLOW: Found component complex_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model complex_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.compgen.tcl 
INFO-FLOW: Found component complex_matmul_urem_8ns_6ns_8_12_1.
INFO-FLOW: Append model complex_matmul_urem_8ns_6ns_8_12_1
INFO-FLOW: Found component complex_matmul_mul_4ns_9ns_16_1_1.
INFO-FLOW: Append model complex_matmul_mul_4ns_9ns_16_1_1
INFO-FLOW: Found component complex_matmul_mux_208_16_1_1.
INFO-FLOW: Append model complex_matmul_mux_208_16_1_1
INFO-FLOW: Found component complex_matmul_mux_205_16_1_1.
INFO-FLOW: Append model complex_matmul_mux_205_16_1_1
INFO-FLOW: Found component complex_matmul_mac_muladd_16s_16s_16ns_16_4_1.
INFO-FLOW: Append model complex_matmul_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: Found component complex_matmul_mul_mul_16s_16s_16_4_1.
INFO-FLOW: Append model complex_matmul_mul_mul_16s_16s_16_4_1
INFO-FLOW: Found component complex_matmul_mac_mulsub_16s_16s_16ns_16_4_1.
INFO-FLOW: Append model complex_matmul_mac_mulsub_16s_16s_16ns_16_4_1
INFO-FLOW: Found component complex_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model complex_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
INFO-FLOW: Found component complex_matmul_urem_7ns_6ns_7_11_1.
INFO-FLOW: Append model complex_matmul_urem_7ns_6ns_7_11_1
INFO-FLOW: Found component complex_matmul_mux_207_16_1_1.
INFO-FLOW: Append model complex_matmul_mux_207_16_1_1
INFO-FLOW: Found component complex_matmul_mul_mul_7ns_10ns_17_4_1.
INFO-FLOW: Append model complex_matmul_mul_mul_7ns_10ns_17_4_1
INFO-FLOW: Found component complex_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model complex_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc.compgen.tcl 
INFO-FLOW: Found component complex_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model complex_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [complex_matmul] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.compgen.tcl 
INFO-FLOW: Found component complex_matmul_MatA_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model complex_matmul_MatA_V_RAM_AUTO_1R1W
INFO-FLOW: Found component complex_matmul_MatB_V_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model complex_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component complex_matmul_MatC_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model complex_matmul_MatC_V_RAM_AUTO_1R1W
INFO-FLOW: Found component complex_matmul_mem_m_axi.
INFO-FLOW: Append model complex_matmul_mem_m_axi
INFO-FLOW: Found component complex_matmul_control_s_axi.
INFO-FLOW: Append model complex_matmul_control_s_axi
INFO-FLOW: Append model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
INFO-FLOW: Append model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc
INFO-FLOW: Append model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
INFO-FLOW: Append model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc
INFO-FLOW: Append model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
INFO-FLOW: Append model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
INFO-FLOW: Append model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
INFO-FLOW: Append model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc
INFO-FLOW: Append model complex_matmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: complex_matmul_mul_7ns_9ns_15_1_1 complex_matmul_urem_7ns_6ns_5_11_1 complex_matmul_mac_muladd_3ns_8ns_8ns_10_4_1 complex_matmul_mul_8ns_10ns_17_1_1 complex_matmul_urem_8ns_6ns_5_12_1 complex_matmul_mac_muladd_4ns_8ns_8ns_11_4_1 complex_matmul_flow_control_loop_pipe_sequential_init complex_matmul_urem_8ns_6ns_8_12_1 complex_matmul_mul_4ns_9ns_16_1_1 complex_matmul_mux_208_16_1_1 complex_matmul_mux_205_16_1_1 complex_matmul_mac_muladd_16s_16s_16ns_16_4_1 complex_matmul_mul_mul_16s_16s_16_4_1 complex_matmul_mac_mulsub_16s_16s_16ns_16_4_1 complex_matmul_flow_control_loop_pipe_sequential_init complex_matmul_urem_7ns_6ns_7_11_1 complex_matmul_mux_207_16_1_1 complex_matmul_mul_mul_7ns_10ns_17_4_1 complex_matmul_flow_control_loop_pipe_sequential_init complex_matmul_flow_control_loop_pipe_sequential_init complex_matmul_MatA_V_RAM_AUTO_1R1W complex_matmul_MatB_V_RAM_1WNR_AUTO_1R1W complex_matmul_MatC_V_RAM_AUTO_1R1W complex_matmul_mem_m_axi complex_matmul_control_s_axi complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc complex_matmul
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model complex_matmul_mul_7ns_9ns_15_1_1
INFO-FLOW: To file: write model complex_matmul_urem_7ns_6ns_5_11_1
INFO-FLOW: To file: write model complex_matmul_mac_muladd_3ns_8ns_8ns_10_4_1
INFO-FLOW: To file: write model complex_matmul_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model complex_matmul_urem_8ns_6ns_5_12_1
INFO-FLOW: To file: write model complex_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
INFO-FLOW: To file: write model complex_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model complex_matmul_urem_8ns_6ns_8_12_1
INFO-FLOW: To file: write model complex_matmul_mul_4ns_9ns_16_1_1
INFO-FLOW: To file: write model complex_matmul_mux_208_16_1_1
INFO-FLOW: To file: write model complex_matmul_mux_205_16_1_1
INFO-FLOW: To file: write model complex_matmul_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: To file: write model complex_matmul_mul_mul_16s_16s_16_4_1
INFO-FLOW: To file: write model complex_matmul_mac_mulsub_16s_16s_16ns_16_4_1
INFO-FLOW: To file: write model complex_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model complex_matmul_urem_7ns_6ns_7_11_1
INFO-FLOW: To file: write model complex_matmul_mux_207_16_1_1
INFO-FLOW: To file: write model complex_matmul_mul_mul_7ns_10ns_17_4_1
INFO-FLOW: To file: write model complex_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model complex_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model complex_matmul_MatA_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model complex_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model complex_matmul_MatC_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model complex_matmul_mem_m_axi
INFO-FLOW: To file: write model complex_matmul_control_s_axi
INFO-FLOW: To file: write model complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
INFO-FLOW: To file: write model complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc
INFO-FLOW: To file: write model complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
INFO-FLOW: To file: write model complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc
INFO-FLOW: To file: write model complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
INFO-FLOW: To file: write model complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
INFO-FLOW: To file: write model complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
INFO-FLOW: To file: write model complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc
INFO-FLOW: To file: write model complex_matmul
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/vlog' tclDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db' modelList='complex_matmul_mul_7ns_9ns_15_1_1
complex_matmul_urem_7ns_6ns_5_11_1
complex_matmul_mac_muladd_3ns_8ns_8ns_10_4_1
complex_matmul_mul_8ns_10ns_17_1_1
complex_matmul_urem_8ns_6ns_5_12_1
complex_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
complex_matmul_flow_control_loop_pipe_sequential_init
complex_matmul_urem_8ns_6ns_8_12_1
complex_matmul_mul_4ns_9ns_16_1_1
complex_matmul_mux_208_16_1_1
complex_matmul_mux_205_16_1_1
complex_matmul_mac_muladd_16s_16s_16ns_16_4_1
complex_matmul_mul_mul_16s_16s_16_4_1
complex_matmul_mac_mulsub_16s_16s_16ns_16_4_1
complex_matmul_flow_control_loop_pipe_sequential_init
complex_matmul_urem_7ns_6ns_7_11_1
complex_matmul_mux_207_16_1_1
complex_matmul_mul_mul_7ns_10ns_17_4_1
complex_matmul_flow_control_loop_pipe_sequential_init
complex_matmul_flow_control_loop_pipe_sequential_init
complex_matmul_MatA_V_RAM_AUTO_1R1W
complex_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
complex_matmul_MatC_V_RAM_AUTO_1R1W
complex_matmul_mem_m_axi
complex_matmul_control_s_axi
complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc
complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc
complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc
complex_matmul
' expOnly='0'
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc.compgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc.compgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.25 sec.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc.compgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'complex_matmul_MatA_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'complex_matmul_MatB_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'complex_matmul_MatC_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.19 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.39 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.5 seconds; current allocated memory: 964.922 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='complex_matmul_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='complex_matmul_mul_7ns_9ns_15_1_1
complex_matmul_urem_7ns_6ns_5_11_1
complex_matmul_mac_muladd_3ns_8ns_8ns_10_4_1
complex_matmul_mul_8ns_10ns_17_1_1
complex_matmul_urem_8ns_6ns_5_12_1
complex_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
complex_matmul_flow_control_loop_pipe_sequential_init
complex_matmul_urem_8ns_6ns_8_12_1
complex_matmul_mul_4ns_9ns_16_1_1
complex_matmul_mux_208_16_1_1
complex_matmul_mux_205_16_1_1
complex_matmul_mac_muladd_16s_16s_16ns_16_4_1
complex_matmul_mul_mul_16s_16s_16_4_1
complex_matmul_mac_mulsub_16s_16s_16ns_16_4_1
complex_matmul_flow_control_loop_pipe_sequential_init
complex_matmul_urem_7ns_6ns_7_11_1
complex_matmul_mux_207_16_1_1
complex_matmul_mul_mul_7ns_10ns_17_4_1
complex_matmul_flow_control_loop_pipe_sequential_init
complex_matmul_flow_control_loop_pipe_sequential_init
complex_matmul_MatA_V_RAM_AUTO_1R1W
complex_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
complex_matmul_MatC_V_RAM_AUTO_1R1W
complex_matmul_mem_m_axi
complex_matmul_control_s_axi
complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc
complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc
complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc
complex_matmul
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/complex_matmul.constraint.tcl 
Execute       sc_get_clocks complex_matmul 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartB/complex_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE complex_matmul LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME mem_m_axi_U SOURCE {} VARIABLE {} MODULE complex_matmul LOOP {} BUNDLEDNAME mem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST complex_matmul MODULE2INSTS {complex_matmul complex_matmul complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS grp_complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_578 complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT grp_complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_607 complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc grp_complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc_fu_651 complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS grp_complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_680 complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc grp_complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc_fu_709 complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE grp_complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_738 complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS grp_complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_862 complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc grp_complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc_fu_891} INST2MODULE {complex_matmul complex_matmul grp_complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_578 complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS grp_complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_607 complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT grp_complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc_fu_651 complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc grp_complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_680 complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS grp_complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc_fu_709 complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc grp_complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_738 complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE grp_complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_862 complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS grp_complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc_fu_891 complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc} INSTDATA {complex_matmul {DEPTH 1 CHILDREN {grp_complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_578 grp_complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_607 grp_complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc_fu_651 grp_complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_680 grp_complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc_fu_709 grp_complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_738 grp_complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_862 grp_complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc_fu_891}} grp_complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_578 {DEPTH 2 CHILDREN {}} grp_complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_607 {DEPTH 2 CHILDREN {}} grp_complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc_fu_651 {DEPTH 2 CHILDREN {}} grp_complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_680 {DEPTH 2 CHILDREN {}} grp_complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc_fu_709 {DEPTH 2 CHILDREN {}} grp_complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_738 {DEPTH 2 CHILDREN {}} grp_complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_862 {DEPTH 2 CHILDREN {}} grp_complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc_fu_891 {DEPTH 2 CHILDREN {}}} MODULEDATA {complex_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_1_fu_505_p2 SOURCE complex_matmul.cpp:43 VARIABLE add_ln43_1 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_517_p2 SOURCE complex_matmul.cpp:43 VARIABLE add_ln43 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U1 SOURCE complex_matmul.cpp:43 VARIABLE mul_ln43 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U3 SOURCE complex_matmul.cpp:43 VARIABLE mul_ln43_1 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U3 SOURCE complex_matmul.cpp:46 VARIABLE add_ln46 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_571_p2 SOURCE complex_matmul.cpp:45 VARIABLE add_ln45 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_505_p2 SOURCE complex_matmul.cpp:52 VARIABLE add_ln52_1 LOOP MAT_A_ROWSc_MAT_A_COLSc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_517_p2 SOURCE complex_matmul.cpp:52 VARIABLE add_ln52 LOOP MAT_A_ROWSc_MAT_A_COLSc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U31 SOURCE complex_matmul.cpp:52 VARIABLE mul_ln52 LOOP MAT_A_ROWSc_MAT_A_COLSc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U33 SOURCE complex_matmul.cpp:52 VARIABLE mul_ln52_1 LOOP MAT_A_ROWSc_MAT_A_COLSc BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U33 SOURCE complex_matmul.cpp:55 VARIABLE add_ln55 LOOP MAT_A_ROWSc_MAT_A_COLSc BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_571_p2 SOURCE complex_matmul.cpp:54 VARIABLE add_ln54 LOOP MAT_A_ROWSc_MAT_A_COLSc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_1_fu_499_p2 SOURCE complex_matmul.cpp:61 VARIABLE add_ln61_1 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_511_p2 SOURCE complex_matmul.cpp:61 VARIABLE add_ln61 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U58 SOURCE complex_matmul.cpp:61 VARIABLE mul_ln61 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U60 SOURCE complex_matmul.cpp:61 VARIABLE mul_ln61_1 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U60 SOURCE complex_matmul.cpp:64 VARIABLE add_ln64 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_539_p2 SOURCE complex_matmul.cpp:63 VARIABLE add_ln63 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} complex_matmul_Pipeline_MAT_B_ROWSc_MAT_B_COLSc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_1_fu_499_p2 SOURCE complex_matmul.cpp:69 VARIABLE add_ln69_1 LOOP MAT_B_ROWSc_MAT_B_COLSc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_511_p2 SOURCE complex_matmul.cpp:69 VARIABLE add_ln69 LOOP MAT_B_ROWSc_MAT_B_COLSc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U88 SOURCE complex_matmul.cpp:69 VARIABLE mul_ln69 LOOP MAT_B_ROWSc_MAT_B_COLSc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U90 SOURCE complex_matmul.cpp:69 VARIABLE mul_ln69_1 LOOP MAT_B_ROWSc_MAT_B_COLSc BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U90 SOURCE complex_matmul.cpp:72 VARIABLE add_ln72 LOOP MAT_B_ROWSc_MAT_B_COLSc BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_539_p2 SOURCE complex_matmul.cpp:71 VARIABLE add_ln71 LOOP MAT_B_ROWSc_MAT_B_COLSc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} complex_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_1_fu_766_p2 SOURCE complex_matmul.cpp:79 VARIABLE add_ln79_1 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_778_p2 SOURCE complex_matmul.cpp:79 VARIABLE add_ln79 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U115 SOURCE complex_matmul.cpp:79 VARIABLE mul_ln79 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U117 SOURCE complex_matmul.cpp:79 VARIABLE mul_ln79_1 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U117 SOURCE complex_matmul.cpp:82 VARIABLE add_ln82 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_832_p2 SOURCE complex_matmul.cpp:81 VARIABLE add_ln81 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U159 SOURCE complex_matmul.cpp:89 VARIABLE mul332 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U170 SOURCE complex_matmul.cpp:91 VARIABLE mul_ln91 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U170 SOURCE complex_matmul.cpp:91 VARIABLE empty_28 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_3083_p2 SOURCE complex_matmul.cpp:89 VARIABLE add_ln89_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_3092_p2 SOURCE complex_matmul.cpp:89 VARIABLE add_ln89 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U161 SOURCE complex_matmul.cpp:89 VARIABLE mul336 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_9ns_16_1_1_U162 SOURCE complex_matmul.cpp:89 VARIABLE empty_30 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U171 SOURCE complex_matmul.cpp:89 VARIABLE empty_31 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_3263_p2 SOURCE complex_matmul.cpp:91 VARIABLE add_ln91 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U171 SOURCE complex_matmul.cpp:89 VARIABLE empty_32 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U163 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE mul_ln232 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U172 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE mul_ln232_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U172 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U173 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_60 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U173 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_60 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U174 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U214 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U174 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U214 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U215 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U175 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_2 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U215 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_2_fu_3682_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_2 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U176 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_3 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U216 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U176 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_3 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U216 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U217 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_4 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U177 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_5 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U217 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_4 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_5_fu_3687_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_5 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U178 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_6 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U218 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_2 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U178 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_6 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U218 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_2 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U219 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_7 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U179 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_8 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U219 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_7 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_8_fu_3692_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_8 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U180 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_9 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U220 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_3 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U180 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_9 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U220 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_3 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U221 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_10 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U181 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_11 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U221 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_10 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_11_fu_3697_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_11 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U182 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_12 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U222 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_4 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U182 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_12 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U222 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_4 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U223 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_13 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U183 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_14 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U223 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_13 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_14_fu_3702_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_14 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U184 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_15 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U224 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_5 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U184 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_15 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U224 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_5 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U225 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_16 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U185 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_17 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U225 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_16 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_17_fu_3707_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_17 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U186 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_18 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U226 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_6 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U186 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_18 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U226 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_6 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U227 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_19 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U187 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_20 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U227 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_19 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_20_fu_3712_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_20 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U188 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_21 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U228 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_7 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U188 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_21 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U228 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_7 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U229 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_22 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U189 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_23 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U229 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_22 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_23_fu_3717_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_23 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U190 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_24 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U230 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_8 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U190 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_24 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U230 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_8 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U231 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_25 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U191 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_26 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U231 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_25 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_26_fu_3722_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_26 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U192 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_27 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U232 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_9 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U192 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_27 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U232 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_9 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U233 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_28 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U193 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_29 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U233 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_28 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_29_fu_3727_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_29 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U194 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_30 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U234 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_10 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U194 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_30 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U234 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_10 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U235 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_31 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U195 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_32 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U235 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_31 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_32_fu_3732_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_32 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U196 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_33 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U236 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_11 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U196 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_33 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U236 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_11 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U237 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_34 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U197 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_35 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U237 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_34 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_35_fu_3737_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_35 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U198 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_36 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U238 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_12 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U198 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_36 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U238 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_12 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U239 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_37 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U199 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_38 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U239 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_37 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_38_fu_3742_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_38 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U200 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_39 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U240 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_13 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U200 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_39 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U240 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_13 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U241 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_40 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U201 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_41 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U241 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_40 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_41_fu_3747_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_41 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U202 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_42 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U242 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_14 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U202 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_42 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U242 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_14 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U243 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_43 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U203 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_44 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U243 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_43 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_44_fu_3752_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_44 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U204 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_45 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U244 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_15 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U204 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_45 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U244 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_15 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U245 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_46 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U205 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_47 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U245 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_46 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_47_fu_3757_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_47 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U206 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_48 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U246 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_16 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U206 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_48 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U246 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_16 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U247 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_49 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U207 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_50 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U247 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_49 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_50_fu_3762_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_50 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U208 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_51 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U248 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_17 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U208 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_51 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U248 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_17 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U249 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_52 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U209 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_53 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U249 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_52 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_53_fu_3767_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_53 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U210 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_54 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U250 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_18 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U210 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_54 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U250 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_18 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U251 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_55 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U211 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_56 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U251 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_55 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_56_fu_3772_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_56 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U212 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_57 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U252 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE mul_ln887_19 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U212 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_57 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_16ns_16_4_1_U252 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_19 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U253 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_58 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_16_4_1_U213 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_59 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U253 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_58 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_59_fu_3777_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_59 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_3285_p2 SOURCE complex_matmul.cpp:93 VARIABLE add_ln93 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_3138_p2 SOURCE complex_matmul.cpp:91 VARIABLE add_ln91_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 84 BRAM 0 URAM 0}} complex_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_1_fu_471_p2 SOURCE complex_matmul.cpp:113 VARIABLE add_ln113_1 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_483_p2 SOURCE complex_matmul.cpp:113 VARIABLE add_ln113 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U382 SOURCE complex_matmul.cpp:113 VARIABLE mul_ln113 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U384 SOURCE complex_matmul.cpp:113 VARIABLE mul_ln113_2 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_7ns_10ns_17_4_1_U385 SOURCE complex_matmul.cpp:113 VARIABLE mul_ln113_1 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U384 SOURCE complex_matmul.cpp:116 VARIABLE add_ln116_2 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_517_p2 SOURCE complex_matmul.cpp:115 VARIABLE add_ln115 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_2_fu_473_p2 SOURCE complex_matmul.cpp:122 VARIABLE add_ln122_2 LOOP MAT_C_ROWSc_MAT_C_COLSc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_485_p2 SOURCE complex_matmul.cpp:122 VARIABLE add_ln122 LOOP MAT_C_ROWSc_MAT_C_COLSc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U414 SOURCE complex_matmul.cpp:122 VARIABLE mul_ln122 LOOP MAT_C_ROWSc_MAT_C_COLSc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U416 SOURCE complex_matmul.cpp:122 VARIABLE mul_ln122_2 LOOP MAT_C_ROWSc_MAT_C_COLSc BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_7ns_10ns_17_4_1_U417 SOURCE complex_matmul.cpp:122 VARIABLE mul_ln122_1 LOOP MAT_C_ROWSc_MAT_C_COLSc BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U416 SOURCE complex_matmul.cpp:125 VARIABLE add_ln125 LOOP MAT_C_ROWSc_MAT_C_COLSc BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_519_p2 SOURCE complex_matmul.cpp:124 VARIABLE add_ln124 LOOP MAT_C_ROWSc_MAT_C_COLSc BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} complex_matmul {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_1_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_2_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_3_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_4_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_5_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_6_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_7_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_8_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_9_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_10_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_11_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_12_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_13_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_14_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_15_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_16_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_17_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_18_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_19_U SOURCE complex_matmul.cpp:22 VARIABLE MatA_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_1_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_2_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_3_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_4_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_5_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_6_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_7_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_8_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_9_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_10_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_11_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_12_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_13_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_14_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_15_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_16_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_17_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_18_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_19_U SOURCE complex_matmul.cpp:23 VARIABLE MatB_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_1_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_2_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_3_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_4_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_5_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_6_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_7_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_8_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_9_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_10_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_11_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_12_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_13_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_14_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_15_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_16_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_17_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_18_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_19_U SOURCE complex_matmul.cpp:24 VARIABLE MatC_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_1_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_2_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_3_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_4_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_5_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_6_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_7_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_8_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_9_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_10_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_11_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_12_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_13_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_14_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_15_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_16_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_17_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_18_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cMatA_V_19_U SOURCE complex_matmul.cpp:26 VARIABLE cMatA_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_1_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_2_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_3_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_4_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_5_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_6_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_7_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_8_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_9_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_10_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_11_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_12_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_13_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_14_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_15_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_16_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_17_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_18_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME cMatB_V_19_U SOURCE complex_matmul.cpp:27 VARIABLE cMatB_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_1_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_2_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_3_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_4_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_5_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_6_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_7_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_8_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_9_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_10_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_11_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_12_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_13_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_14_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_15_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_16_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_17_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_18_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME cMatC_V_19_U SOURCE complex_matmul.cpp:28 VARIABLE cMatC_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_965_p2 SOURCE complex_matmul.cpp:55 VARIABLE add_ln55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_1001_p2 SOURCE complex_matmul.cpp:72 VARIABLE add_ln72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 93 BRAM 240 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 977.195 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for complex_matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for complex_matmul.
Execute       syn_report -model complex_matmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 16.36 sec.
Command   csynth_design done; 46.3 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 40.59 seconds. CPU system time: 2.49 seconds. Elapsed time: 46.3 seconds; current allocated memory: 217.941 MB.
Command ap_source done; 51.15 sec.
Execute cleanup_all 
