<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Kernel Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac6318e76f0b8765a2518a68e4ba9fc1d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac6318e76f0b8765a2518a68e4ba9fc1d">__intel_cpuid_init2</a> (0x00000007, 0x0, _0)</td></tr>
<tr class="separator:ac6318e76f0b8765a2518a68e4ba9fc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af342c544fd4da4e1ba351773079390e3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad4fe0864f6edc2ed08b560bf1ee08604"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a37ab655c3e89a38956611dbee7963b70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a37ab655c3e89a38956611dbee7963b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4fe0864f6edc2ed08b560bf1ee08604"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad4fe0864f6edc2ed08b560bf1ee08604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0293cbf1c44a4c7bddf756d06e5015"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a2f0293cbf1c44a4c7bddf756d06e5015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af342c544fd4da4e1ba351773079390e3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af342c544fd4da4e1ba351773079390e3">EAX</a></td></tr>
<tr class="separator:af342c544fd4da4e1ba351773079390e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df96810db0f51947d636fa4b4092543"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7ee51018cf54d5056d76c9253c5cab8e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6441ae3f02514ecbcc83a021b598a7d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a6441ae3f02514ecbcc83a021b598a7d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a6441ae3f02514ecbcc83a021b598a7d3">More...</a><br /></td></tr>
<tr class="separator:a6441ae3f02514ecbcc83a021b598a7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af115bacd6a46af2735138ad38ac78bac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:af115bacd6a46af2735138ad38ac78bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#af115bacd6a46af2735138ad38ac78bac">More...</a><br /></td></tr>
<tr class="separator:af115bacd6a46af2735138ad38ac78bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361cc8da4a90c1f704e4e6a5451c07c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a361cc8da4a90c1f704e4e6a5451c07c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a361cc8da4a90c1f704e4e6a5451c07c1">More...</a><br /></td></tr>
<tr class="separator:a361cc8da4a90c1f704e4e6a5451c07c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bd49b511811240c2a76456768ddbfbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a3bd49b511811240c2a76456768ddbfbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a3bd49b511811240c2a76456768ddbfbc">More...</a><br /></td></tr>
<tr class="separator:a3bd49b511811240c2a76456768ddbfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcbecb6f57ee604ea4f25d7990ff2ae8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:afcbecb6f57ee604ea4f25d7990ff2ae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#afcbecb6f57ee604ea4f25d7990ff2ae8">More...</a><br /></td></tr>
<tr class="separator:afcbecb6f57ee604ea4f25d7990ff2ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0a19e4de5f36bfec216dc0a3b5ba5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:aac0a19e4de5f36bfec216dc0a3b5ba5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#aac0a19e4de5f36bfec216dc0a3b5ba5a">More...</a><br /></td></tr>
<tr class="separator:aac0a19e4de5f36bfec216dc0a3b5ba5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d8184343cf1c4da1a84948e7dc9878"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:ad0d8184343cf1c4da1a84948e7dc9878"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#ad0d8184343cf1c4da1a84948e7dc9878">More...</a><br /></td></tr>
<tr class="separator:ad0d8184343cf1c4da1a84948e7dc9878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82524e44e6ec680ef329cd099a498412"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a82524e44e6ec680ef329cd099a498412"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a82524e44e6ec680ef329cd099a498412">More...</a><br /></td></tr>
<tr class="separator:a82524e44e6ec680ef329cd099a498412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8548161f775a6f40e94f494f3c8cf206"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a8548161f775a6f40e94f494f3c8cf206"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a8548161f775a6f40e94f494f3c8cf206">More...</a><br /></td></tr>
<tr class="separator:a8548161f775a6f40e94f494f3c8cf206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985a3310f7c2c1654f4989860afe19d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a985a3310f7c2c1654f4989860afe19d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a985a3310f7c2c1654f4989860afe19d8">More...</a><br /></td></tr>
<tr class="separator:a985a3310f7c2c1654f4989860afe19d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be30a458b5ce0c0b4e8fc3bd91e3dd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a7be30a458b5ce0c0b4e8fc3bd91e3dd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a7be30a458b5ce0c0b4e8fc3bd91e3dd8">More...</a><br /></td></tr>
<tr class="separator:a7be30a458b5ce0c0b4e8fc3bd91e3dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedbff04f77b385af74ad72a0853c11fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:aedbff04f77b385af74ad72a0853c11fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#aedbff04f77b385af74ad72a0853c11fe">More...</a><br /></td></tr>
<tr class="separator:aedbff04f77b385af74ad72a0853c11fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf85d883e7fb9ee909f89502e735584a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:adf85d883e7fb9ee909f89502e735584a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#adf85d883e7fb9ee909f89502e735584a">More...</a><br /></td></tr>
<tr class="separator:adf85d883e7fb9ee909f89502e735584a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e39108247326c8addf96221463accd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a8e39108247326c8addf96221463accd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a8e39108247326c8addf96221463accd9">More...</a><br /></td></tr>
<tr class="separator:a8e39108247326c8addf96221463accd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611b42683efe31404ecfcf1b25e3c01d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a611b42683efe31404ecfcf1b25e3c01d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a611b42683efe31404ecfcf1b25e3c01d">More...</a><br /></td></tr>
<tr class="separator:a611b42683efe31404ecfcf1b25e3c01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee7aefc9c5dbb60c9896fca8c5a4493"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a5ee7aefc9c5dbb60c9896fca8c5a4493"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a5ee7aefc9c5dbb60c9896fca8c5a4493">More...</a><br /></td></tr>
<tr class="separator:a5ee7aefc9c5dbb60c9896fca8c5a4493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d5b4b1d62c08cca9e22a21faf7ce5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:ad4d5b4b1d62c08cca9e22a21faf7ce5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#ad4d5b4b1d62c08cca9e22a21faf7ce5a">More...</a><br /></td></tr>
<tr class="separator:ad4d5b4b1d62c08cca9e22a21faf7ce5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc85a7eac799c79b4d881d0f3cad124"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:aacc85a7eac799c79b4d881d0f3cad124"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#aacc85a7eac799c79b4d881d0f3cad124">More...</a><br /></td></tr>
<tr class="separator:aacc85a7eac799c79b4d881d0f3cad124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35e8467d324f1b6e5e99dbf982e2acfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a35e8467d324f1b6e5e99dbf982e2acfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a35e8467d324f1b6e5e99dbf982e2acfa">More...</a><br /></td></tr>
<tr class="separator:a35e8467d324f1b6e5e99dbf982e2acfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e77ab22614d1374d7003389c683f22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a92e77ab22614d1374d7003389c683f22"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a92e77ab22614d1374d7003389c683f22">More...</a><br /></td></tr>
<tr class="separator:a92e77ab22614d1374d7003389c683f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b0884f5b6d529fe1c35d2d50f9e9c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a11b0884f5b6d529fe1c35d2d50f9e9c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a11b0884f5b6d529fe1c35d2d50f9e9c0">More...</a><br /></td></tr>
<tr class="separator:a11b0884f5b6d529fe1c35d2d50f9e9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d49b0da8f2a3757e709673aa9e5163"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a25d49b0da8f2a3757e709673aa9e5163"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a25d49b0da8f2a3757e709673aa9e5163">More...</a><br /></td></tr>
<tr class="separator:a25d49b0da8f2a3757e709673aa9e5163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5382dc41092f1e2f49d832f59119c729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a5382dc41092f1e2f49d832f59119c729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a5382dc41092f1e2f49d832f59119c729">More...</a><br /></td></tr>
<tr class="separator:a5382dc41092f1e2f49d832f59119c729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1e13016842103afe6faeb9d8fe5c1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:abe1e13016842103afe6faeb9d8fe5c1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#abe1e13016842103afe6faeb9d8fe5c1c">More...</a><br /></td></tr>
<tr class="separator:abe1e13016842103afe6faeb9d8fe5c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c222e6f75df8c51d4ad5ffa746936e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a79c222e6f75df8c51d4ad5ffa746936e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a79c222e6f75df8c51d4ad5ffa746936e">More...</a><br /></td></tr>
<tr class="separator:a79c222e6f75df8c51d4ad5ffa746936e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc1701483bafa85edd0601523de1b77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a7bc1701483bafa85edd0601523de1b77"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a7bc1701483bafa85edd0601523de1b77">More...</a><br /></td></tr>
<tr class="separator:a7bc1701483bafa85edd0601523de1b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18899f9c04591431ed0e6326a9129e74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a18899f9c04591431ed0e6326a9129e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a18899f9c04591431ed0e6326a9129e74">More...</a><br /></td></tr>
<tr class="separator:a18899f9c04591431ed0e6326a9129e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbe9bf77e0b0363aa850110b52b509e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:aacbe9bf77e0b0363aa850110b52b509e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#aacbe9bf77e0b0363aa850110b52b509e">More...</a><br /></td></tr>
<tr class="separator:aacbe9bf77e0b0363aa850110b52b509e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8343db7301441846390e50078a56f348"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a8343db7301441846390e50078a56f348"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#a8343db7301441846390e50078a56f348">More...</a><br /></td></tr>
<tr class="separator:a8343db7301441846390e50078a56f348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab90d08a31a5f6f9c6bd7da1e8a54a1a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:ab90d08a31a5f6f9c6bd7da1e8a54a1a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#ab90d08a31a5f6f9c6bd7da1e8a54a1a4">More...</a><br /></td></tr>
<tr class="separator:ab90d08a31a5f6f9c6bd7da1e8a54a1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b776dca6724a61a5d6a9273c1fb570"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:af2b776dca6724a61a5d6a9273c1fb570"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#af2b776dca6724a61a5d6a9273c1fb570">More...</a><br /></td></tr>
<tr class="separator:af2b776dca6724a61a5d6a9273c1fb570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceca78836a03185bc87322687eacf762"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:aceca78836a03185bc87322687eacf762"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d8/d72/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d172_1_1_0d177.html#aceca78836a03185bc87322687eacf762">More...</a><br /></td></tr>
<tr class="separator:aceca78836a03185bc87322687eacf762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee51018cf54d5056d76c9253c5cab8e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7ee51018cf54d5056d76c9253c5cab8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa742f5fa624b81b90c863e9844e2e845"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aa742f5fa624b81b90c863e9844e2e845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df96810db0f51947d636fa4b4092543"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a0df96810db0f51947d636fa4b4092543">EBX</a></td></tr>
<tr class="separator:a0df96810db0f51947d636fa4b4092543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9dfcc70fa4ed03a3c2a9a284ad275c7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2aa2b5714fb439a900ee3c315c60db4b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a19eee03d95b71703db3e9c3620cbcdb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a19eee03d95b71703db3e9c3620cbcdb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a19eee03d95b71703db3e9c3620cbcdb3">More...</a><br /></td></tr>
<tr class="separator:a19eee03d95b71703db3e9c3620cbcdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e4f53481a71dca17e501f39b5f91d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a30e4f53481a71dca17e501f39b5f91d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a30e4f53481a71dca17e501f39b5f91d0">More...</a><br /></td></tr>
<tr class="separator:a30e4f53481a71dca17e501f39b5f91d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92c166161753537ca888bf33e5ffe56e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a92c166161753537ca888bf33e5ffe56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a92c166161753537ca888bf33e5ffe56e">More...</a><br /></td></tr>
<tr class="separator:a92c166161753537ca888bf33e5ffe56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3faa8cfb304839ff7237d0444ff718"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a8e3faa8cfb304839ff7237d0444ff718"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a8e3faa8cfb304839ff7237d0444ff718">More...</a><br /></td></tr>
<tr class="separator:a8e3faa8cfb304839ff7237d0444ff718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ea6d4256ea368414acb36d007c2fcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:ae5ea6d4256ea368414acb36d007c2fcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#ae5ea6d4256ea368414acb36d007c2fcf">More...</a><br /></td></tr>
<tr class="separator:ae5ea6d4256ea368414acb36d007c2fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044256013f12371715bab79ee79e473b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a044256013f12371715bab79ee79e473b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a044256013f12371715bab79ee79e473b">More...</a><br /></td></tr>
<tr class="separator:a044256013f12371715bab79ee79e473b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeea58d4335a4d081a98d80ea8befbe5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:aeea58d4335a4d081a98d80ea8befbe5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#aeea58d4335a4d081a98d80ea8befbe5f">More...</a><br /></td></tr>
<tr class="separator:aeea58d4335a4d081a98d80ea8befbe5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa72da6b7f2c25218041ecda080bd2f52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:aa72da6b7f2c25218041ecda080bd2f52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#aa72da6b7f2c25218041ecda080bd2f52">More...</a><br /></td></tr>
<tr class="separator:aa72da6b7f2c25218041ecda080bd2f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a867c2385ac7da215ca8e32f702f9f644"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a867c2385ac7da215ca8e32f702f9f644"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a867c2385ac7da215ca8e32f702f9f644">More...</a><br /></td></tr>
<tr class="separator:a867c2385ac7da215ca8e32f702f9f644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082713b5f819c744b8c0bd895c6b363b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a082713b5f819c744b8c0bd895c6b363b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a082713b5f819c744b8c0bd895c6b363b">More...</a><br /></td></tr>
<tr class="separator:a082713b5f819c744b8c0bd895c6b363b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562616be586233ae73b97915f520cba0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a562616be586233ae73b97915f520cba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a562616be586233ae73b97915f520cba0">More...</a><br /></td></tr>
<tr class="separator:a562616be586233ae73b97915f520cba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec77e67da527ee923ada4fa7746921e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:aec77e67da527ee923ada4fa7746921e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#aec77e67da527ee923ada4fa7746921e6">More...</a><br /></td></tr>
<tr class="separator:aec77e67da527ee923ada4fa7746921e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a078085de06772f12352a8afeb10d7359"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a078085de06772f12352a8afeb10d7359"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a078085de06772f12352a8afeb10d7359">More...</a><br /></td></tr>
<tr class="separator:a078085de06772f12352a8afeb10d7359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b96479cb5771c5a6fa7ef317f05aaa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a5b96479cb5771c5a6fa7ef317f05aaa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a5b96479cb5771c5a6fa7ef317f05aaa6">More...</a><br /></td></tr>
<tr class="separator:a5b96479cb5771c5a6fa7ef317f05aaa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811a7a3e03c0071898c0d60419e8fc91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a811a7a3e03c0071898c0d60419e8fc91"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a811a7a3e03c0071898c0d60419e8fc91">More...</a><br /></td></tr>
<tr class="separator:a811a7a3e03c0071898c0d60419e8fc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a428f238ce7528697e7c569a8d80b5418"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a428f238ce7528697e7c569a8d80b5418"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a428f238ce7528697e7c569a8d80b5418">More...</a><br /></td></tr>
<tr class="separator:a428f238ce7528697e7c569a8d80b5418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a194c1e4c9d2fc66c308e23fd5dfbacbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a194c1e4c9d2fc66c308e23fd5dfbacbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a194c1e4c9d2fc66c308e23fd5dfbacbb">More...</a><br /></td></tr>
<tr class="separator:a194c1e4c9d2fc66c308e23fd5dfbacbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2876fc4e07153daf9d5256206b333e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:ae2876fc4e07153daf9d5256206b333e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#ae2876fc4e07153daf9d5256206b333e8">More...</a><br /></td></tr>
<tr class="separator:ae2876fc4e07153daf9d5256206b333e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b4cc35b7ffdb36cab9009254af660c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:af0b4cc35b7ffdb36cab9009254af660c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#af0b4cc35b7ffdb36cab9009254af660c">More...</a><br /></td></tr>
<tr class="separator:af0b4cc35b7ffdb36cab9009254af660c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0c216056bf46c03f1e46f82218d22d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:adb0c216056bf46c03f1e46f82218d22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#adb0c216056bf46c03f1e46f82218d22d">More...</a><br /></td></tr>
<tr class="separator:adb0c216056bf46c03f1e46f82218d22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959f517c3074534668713d02e40baf87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a959f517c3074534668713d02e40baf87"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a959f517c3074534668713d02e40baf87">More...</a><br /></td></tr>
<tr class="separator:a959f517c3074534668713d02e40baf87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f55b5dd214c747fcc2fc25c97f3ff6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a5f55b5dd214c747fcc2fc25c97f3ff6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a5f55b5dd214c747fcc2fc25c97f3ff6b">More...</a><br /></td></tr>
<tr class="separator:a5f55b5dd214c747fcc2fc25c97f3ff6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a040faa8281afb638066536bbb581c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:ad8a040faa8281afb638066536bbb581c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#ad8a040faa8281afb638066536bbb581c">More...</a><br /></td></tr>
<tr class="separator:ad8a040faa8281afb638066536bbb581c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbde2821fa705b6b113141c461264fdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:abbde2821fa705b6b113141c461264fdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#abbde2821fa705b6b113141c461264fdd">More...</a><br /></td></tr>
<tr class="separator:abbde2821fa705b6b113141c461264fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b5225dc7ea76051a9b90917cfda80f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:ac9b5225dc7ea76051a9b90917cfda80f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#ac9b5225dc7ea76051a9b90917cfda80f">More...</a><br /></td></tr>
<tr class="separator:ac9b5225dc7ea76051a9b90917cfda80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49db85a531a51429b3aef03a6d05acb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a49db85a531a51429b3aef03a6d05acb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#a49db85a531a51429b3aef03a6d05acb0">More...</a><br /></td></tr>
<tr class="separator:a49db85a531a51429b3aef03a6d05acb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0b35f3e7c7f1928f95852cc39421b67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:ab0b35f3e7c7f1928f95852cc39421b67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d4/d8b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d173_1_1_0d179.html#ab0b35f3e7c7f1928f95852cc39421b67">More...</a><br /></td></tr>
<tr class="separator:ab0b35f3e7c7f1928f95852cc39421b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa2b5714fb439a900ee3c315c60db4b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2aa2b5714fb439a900ee3c315c60db4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f48f8b0a2be76a411016e061f860bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ad8f48f8b0a2be76a411016e061f860bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9dfcc70fa4ed03a3c2a9a284ad275c7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac9dfcc70fa4ed03a3c2a9a284ad275c7">ECX</a></td></tr>
<tr class="separator:ac9dfcc70fa4ed03a3c2a9a284ad275c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1702c6467901ad2c078ffa387441164"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a62427e9a7ea56302907265879e889d50"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa638faa9e9d454c648c3df5148325a3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:aa638faa9e9d454c648c3df5148325a3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#aa638faa9e9d454c648c3df5148325a3c">More...</a><br /></td></tr>
<tr class="separator:aa638faa9e9d454c648c3df5148325a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f1672604dbf6810d9b6f5f77e8d9eb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a5f1672604dbf6810d9b6f5f77e8d9eb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a5f1672604dbf6810d9b6f5f77e8d9eb0">More...</a><br /></td></tr>
<tr class="separator:a5f1672604dbf6810d9b6f5f77e8d9eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7494e13ec8f5790f43199f47768c268"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:ac7494e13ec8f5790f43199f47768c268"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#ac7494e13ec8f5790f43199f47768c268">More...</a><br /></td></tr>
<tr class="separator:ac7494e13ec8f5790f43199f47768c268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30da13d52eed1d8d04b167692f642950"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a30da13d52eed1d8d04b167692f642950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a30da13d52eed1d8d04b167692f642950">More...</a><br /></td></tr>
<tr class="separator:a30da13d52eed1d8d04b167692f642950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56322b6e5231053ee03d90ec8203c1fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a56322b6e5231053ee03d90ec8203c1fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a56322b6e5231053ee03d90ec8203c1fc">More...</a><br /></td></tr>
<tr class="separator:a56322b6e5231053ee03d90ec8203c1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa629226156d5cdf0ad1c3b17297b0564"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:aa629226156d5cdf0ad1c3b17297b0564"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#aa629226156d5cdf0ad1c3b17297b0564">More...</a><br /></td></tr>
<tr class="separator:aa629226156d5cdf0ad1c3b17297b0564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4efe0227c042cbbb0a37d63178b47f2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a4efe0227c042cbbb0a37d63178b47f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a4efe0227c042cbbb0a37d63178b47f2b">More...</a><br /></td></tr>
<tr class="separator:a4efe0227c042cbbb0a37d63178b47f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bc57482199f1c19d1c7baa8875398c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:ae4bc57482199f1c19d1c7baa8875398c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#ae4bc57482199f1c19d1c7baa8875398c">More...</a><br /></td></tr>
<tr class="separator:ae4bc57482199f1c19d1c7baa8875398c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ccde8497ac55fdb1258e0d42e7fc2ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a5ccde8497ac55fdb1258e0d42e7fc2ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a5ccde8497ac55fdb1258e0d42e7fc2ab">More...</a><br /></td></tr>
<tr class="separator:a5ccde8497ac55fdb1258e0d42e7fc2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e007a143c2007eb72114f490a1f324"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a62e007a143c2007eb72114f490a1f324"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a62e007a143c2007eb72114f490a1f324">More...</a><br /></td></tr>
<tr class="separator:a62e007a143c2007eb72114f490a1f324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63039efd06a8ceb9bbe6adf397483471"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a63039efd06a8ceb9bbe6adf397483471"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a63039efd06a8ceb9bbe6adf397483471">More...</a><br /></td></tr>
<tr class="separator:a63039efd06a8ceb9bbe6adf397483471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11af931c5964afb80808aa866348c6cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a11af931c5964afb80808aa866348c6cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a11af931c5964afb80808aa866348c6cb">More...</a><br /></td></tr>
<tr class="separator:a11af931c5964afb80808aa866348c6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17b17f141730afbb6563e97c410476a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:aa17b17f141730afbb6563e97c410476a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#aa17b17f141730afbb6563e97c410476a">More...</a><br /></td></tr>
<tr class="separator:aa17b17f141730afbb6563e97c410476a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521a63de0b034d1e83dee72ca81d2976"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a521a63de0b034d1e83dee72ca81d2976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a521a63de0b034d1e83dee72ca81d2976">More...</a><br /></td></tr>
<tr class="separator:a521a63de0b034d1e83dee72ca81d2976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10fd5081ba727769677d7aabf8b8112"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:af10fd5081ba727769677d7aabf8b8112"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#af10fd5081ba727769677d7aabf8b8112">More...</a><br /></td></tr>
<tr class="separator:af10fd5081ba727769677d7aabf8b8112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf92984e64f5570ad9b0983be4e130c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:abf92984e64f5570ad9b0983be4e130c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#abf92984e64f5570ad9b0983be4e130c7">More...</a><br /></td></tr>
<tr class="separator:abf92984e64f5570ad9b0983be4e130c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f6348bfb802873a939617d506ab5e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a86f6348bfb802873a939617d506ab5e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a86f6348bfb802873a939617d506ab5e8">More...</a><br /></td></tr>
<tr class="separator:a86f6348bfb802873a939617d506ab5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac173b696a2192689c413bc8d287c8927"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:ac173b696a2192689c413bc8d287c8927"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#ac173b696a2192689c413bc8d287c8927">More...</a><br /></td></tr>
<tr class="separator:ac173b696a2192689c413bc8d287c8927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee21bfee4a64989a6ff59de284a25a71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:aee21bfee4a64989a6ff59de284a25a71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#aee21bfee4a64989a6ff59de284a25a71">More...</a><br /></td></tr>
<tr class="separator:aee21bfee4a64989a6ff59de284a25a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6ccf8815bd3adcec8f12632fca2cbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:abb6ccf8815bd3adcec8f12632fca2cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#abb6ccf8815bd3adcec8f12632fca2cbf">More...</a><br /></td></tr>
<tr class="separator:abb6ccf8815bd3adcec8f12632fca2cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bed1a2ff1a06fe65cb58da09822a8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a78bed1a2ff1a06fe65cb58da09822a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a78bed1a2ff1a06fe65cb58da09822a8f">More...</a><br /></td></tr>
<tr class="separator:a78bed1a2ff1a06fe65cb58da09822a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f3752b020d7e109a18b10fd4a4d372"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a27f3752b020d7e109a18b10fd4a4d372"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a27f3752b020d7e109a18b10fd4a4d372">More...</a><br /></td></tr>
<tr class="separator:a27f3752b020d7e109a18b10fd4a4d372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434b15f3ea15c908201af845306e6d05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a434b15f3ea15c908201af845306e6d05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a434b15f3ea15c908201af845306e6d05">More...</a><br /></td></tr>
<tr class="separator:a434b15f3ea15c908201af845306e6d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3da747aed999630de9cb38badf7efe4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:af3da747aed999630de9cb38badf7efe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#af3da747aed999630de9cb38badf7efe4">More...</a><br /></td></tr>
<tr class="separator:af3da747aed999630de9cb38badf7efe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f1500ea458b068be22d6c1a363f7da4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a8f1500ea458b068be22d6c1a363f7da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a8f1500ea458b068be22d6c1a363f7da4">More...</a><br /></td></tr>
<tr class="separator:a8f1500ea458b068be22d6c1a363f7da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd30c5712a2ba0d33b657ec43798d533"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:afd30c5712a2ba0d33b657ec43798d533"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#afd30c5712a2ba0d33b657ec43798d533">More...</a><br /></td></tr>
<tr class="separator:afd30c5712a2ba0d33b657ec43798d533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b3bb3d5aa880fa2b39d08b63e62eab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:ac3b3bb3d5aa880fa2b39d08b63e62eab"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#ac3b3bb3d5aa880fa2b39d08b63e62eab">More...</a><br /></td></tr>
<tr class="separator:ac3b3bb3d5aa880fa2b39d08b63e62eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8ce4e97168211bfd96a499df4f4cdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a2a8ce4e97168211bfd96a499df4f4cdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a2a8ce4e97168211bfd96a499df4f4cdd">More...</a><br /></td></tr>
<tr class="separator:a2a8ce4e97168211bfd96a499df4f4cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f72d789d21c96f9129d1dbda93d87d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:af0f72d789d21c96f9129d1dbda93d87d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#af0f72d789d21c96f9129d1dbda93d87d">More...</a><br /></td></tr>
<tr class="separator:af0f72d789d21c96f9129d1dbda93d87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a6215d02a3e35d98e85a6753f7b243"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a40a6215d02a3e35d98e85a6753f7b243"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d2/d29/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d174_1_1_0d181.html#a40a6215d02a3e35d98e85a6753f7b243">More...</a><br /></td></tr>
<tr class="separator:a40a6215d02a3e35d98e85a6753f7b243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62427e9a7ea56302907265879e889d50"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a62427e9a7ea56302907265879e889d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4cdee9162f4437eb5991c3e8787ed26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ac4cdee9162f4437eb5991c3e8787ed26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1702c6467901ad2c078ffa387441164"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aa1702c6467901ad2c078ffa387441164">EDX</a></td></tr>
<tr class="separator:aa1702c6467901ad2c078ffa387441164"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00483">483</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ac6318e76f0b8765a2518a68e4ba9fc1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6318e76f0b8765a2518a68e4ba9fc1d">&#9670;&nbsp;</a></span>__intel_cpuid_init2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CPU::x86::Intel::CPUID0x00000007_0::__intel_cpuid_init2 </td>
          <td>(</td>
          <td class="paramtype">0x00000007&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x0&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_0&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="af342c544fd4da4e1ba351773079390e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af342c544fd4da4e1ba351773079390e3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0df96810db0f51947d636fa4b4092543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0df96810db0f51947d636fa4b4092543">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00246">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="ac9dfcc70fa4ed03a3c2a9a284ad275c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9dfcc70fa4ed03a3c2a9a284ad275c7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00246">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="aa1702c6467901ad2c078ffa387441164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1702c6467901ad2c078ffa387441164">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
