{"ast":null,"code":"var _jsxFileName = \"D:\\\\ospanel\\\\domains\\\\react\\\\react-intro-main\\\\src\\\\components\\\\Editor.jsx\",\n  _s = $RefreshSig$();\nimport React from 'react';\nimport { Editor } from '@monaco-editor/react';\nimport { registerVHDL } from './monaco-vhdl';\nimport { jsxDEV as _jsxDEV } from \"react/jsx-dev-runtime\";\nconst VHDLEditor = ({\n  id,\n  onCodeChange,\n  initialCode\n}) => {\n  const handleEditorWillMount = monaco => {\n    registerVHDL(monaco); // Регистрируем VHDL как язык\n  };\n  return /*#__PURE__*/_jsxDEV(Editor, {\n    height: \"400px\",\n    defaultLanguage: \"vhdl\",\n    defaultValue: initialCode,\n    theme: \"vs-dark\",\n    onChange: value => onCodeChange(value || '') // Обработчик изменений\n    ,\n    options: {\n      automaticLayout: true // Автоматическое изменение размера\n    }\n  }, void 0, false, {\n    fileName: _jsxFileName,\n    lineNumber: 10,\n    columnNumber: 5\n  }, this);\n};\n_c = VHDLEditor;\nconst VHDLEditorWithCompiler = () => {\n  _s();\n  const [architectureCode, setArchitectureCode] = React.useState(`library ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\n\nentity adder is\n  generic (\n    operand_width_g: natural\n  );\n\n  port (\n    clk : in std_logic;\n    rst_n : in std_logic;\n\n    -- a_in, b_in and sum_out are signed numbers (2's complement)\n    a_in : in std_logic_vector(operand_width_g - 1 downto 0);\n    b_in : in std_logic_vector(operand_width_g - 1 downto 0);\n    sum_out : out std_logic_vector(operand_width_g downto 0)\n  );\nend entity;\n\narchitecture rtl of adder is\n  constant outw: natural := operand_width_g + 1; -- Output width\n  signal result_r: signed(operand_width_g downto 0);\nbegin\n  -- Internal signal result_r goes to output port\n  sum_out <= std_logic_vector(result_r);\n\n  -- Synchronous process performs addition on clock edge\n  sync: process(rst_n, clk)\n  begin\n    if (rst_n = '0') then\n      result_r <= to_signed(0, outw);\n    elsif rising_edge(clk) then\n      result_r <= resize(signed(a_in), outw) + resize(signed(b_in), outw);\n    end if;\n  end process;\nend architecture;`);\n  const [testbenchCode, setTestbenchCode] = React.useState(`library ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\n\nentity tb_adder is\nend tb_adder;\n\narchitecture testbench of tb_adder is\n\n  -- Define constants: bit widths and duration of clk period\n  constant input_w_c : integer := 8;\n  constant output_w_c : integer := 9;\n  constant clk_period_c : time := 100 ns;\n\n  -- Calculate minimum and maximum values of input values\n  constant min_value_c : signed(input_w_c-1 downto 0) := to_signed( -(2**(input_w_c-1)), input_w_c);\n  constant max_value_c : signed(input_w_c-1 downto 0) := to_signed( 2**(input_w_c-1)-1, input_w_c);\n\n  -- Component declaration of DUV\n  component adder\n    generic (\n      operand_width_g : integer\n    );\n    port (\n      clk : in std_logic;\n      rst_n : in std_logic;\n      a_in : in std_logic_vector(operand_width_g-1 downto 0);\n      b_in : in std_logic_vector(operand_width_g-1 downto 0);\n      sum_out : out std_logic_vector(operand_width_g downto 0)\n    );\n  end component;\n\n  -- Define the needed signals\n  signal clk : std_logic := '0';\n  signal rst_n : std_logic := '0';\n  signal term1_r : signed(input_w_c-1 downto 0);\n  signal term2_r : signed(input_w_c-1 downto 0);\n  signal sum : std_logic_vector(output_w_c-1 downto 0);\n  signal expected_sum_r : signed(output_w_c-1 downto 0);\n  signal end_simulation_r : std_logic;\n\nbegin -- testbench\n\n  adder_1 : adder\n    generic map (\n      operand_width_g => input_w_c)\n    port map (\n      clk => clk,\n      rst_n => rst_n,\n      a_in => std_logic_vector(term1_r),\n      b_in => std_logic_vector(term2_r),\n      sum_out => sum);\n\n  rst_n <= '1' after clk_period_c*2;\n\n  clk_gen : process (clk)\n  begin\n    clk <= not clk after clk_period_c/2;\n  end process clk_gen;\n\n  input_gen_output_check : process (clk, rst_n)\n  begin\n    if rst_n = '0' then\n      term1_r <= min_value_c;\n      term2_r <= min_value_c;\n      expected_sum_r <= (others => '0');\n      end_simulation_r <= '0';\n    elsif clk'event and clk = '1' then\n      if ( term1_r = max_value_c ) then\n        term1_r <= min_value_c;\n        if ( term2_r = max_value_c ) then\n          term2_r <= min_value_c;\n          end_simulation_r <= '1';\n        else\n          term2_r <= term2_r + to_signed(1, input_w_c);\n        end if;\n      else\n        term1_r <= term1_r + to_signed(1, input_w_c);\n      end if;\n      expected_sum_r <= resize(term1_r, output_w_c) + resize(term2_r, output_w_c);\n      assert to_integer(signed(sum)) = to_integer(expected_sum_r)\n        report \"output signal is not equal to the sum of the inputs\"\n        severity failure;\n      assert end_simulation_r = '0'\n        report \"Simulation ended!\" severity failure;\n    end if;\n  end process input_gen_output_check;\n\nend testbench;\n`);\n  return /*#__PURE__*/_jsxDEV(\"div\", {\n    children: [/*#__PURE__*/_jsxDEV(\"h3\", {\n      children: \"\\u0410\\u0440\\u0445\\u0438\\u0442\\u0435\\u043A\\u0442\\u0443\\u0440\\u0430\"\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 155,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(VHDLEditor, {\n      id: \"architecture-editor\",\n      onCodeChange: setArchitectureCode,\n      initialCode: architectureCode\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 156,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(\"h3\", {\n      children: \"\\u0422\\u0435\\u0441\\u0442\\u043E\\u0432\\u044B\\u0439 \\u0441\\u0442\\u0435\\u043D\\u0434\"\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 157,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(VHDLEditor, {\n      id: \"testbench-editor\",\n      onCodeChange: setTestbenchCode,\n      initialCode: testbenchCode\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 158,\n      columnNumber: 7\n    }, this)]\n  }, void 0, true, {\n    fileName: _jsxFileName,\n    lineNumber: 154,\n    columnNumber: 5\n  }, this);\n};\n_s(VHDLEditorWithCompiler, \"hpBUoV32Bp3uTqlW0akQEXiCLVw=\");\n_c2 = VHDLEditorWithCompiler;\nexport default VHDLEditorWithCompiler;\nvar _c, _c2;\n$RefreshReg$(_c, \"VHDLEditor\");\n$RefreshReg$(_c2, \"VHDLEditorWithCompiler\");","map":{"version":3,"names":["React","Editor","registerVHDL","jsxDEV","_jsxDEV","VHDLEditor","id","onCodeChange","initialCode","handleEditorWillMount","monaco","height","defaultLanguage","defaultValue","theme","onChange","value","options","automaticLayout","fileName","_jsxFileName","lineNumber","columnNumber","_c","VHDLEditorWithCompiler","_s","architectureCode","setArchitectureCode","useState","testbenchCode","setTestbenchCode","children","_c2","$RefreshReg$"],"sources":["D:/ospanel/domains/react/react-intro-main/src/components/Editor.jsx"],"sourcesContent":["import React from 'react';\r\nimport { Editor } from '@monaco-editor/react';\r\nimport { registerVHDL } from './monaco-vhdl';\r\n\r\nconst VHDLEditor = ({ id, onCodeChange, initialCode }) => {\r\n  const handleEditorWillMount = (monaco) => {\r\n    registerVHDL(monaco); // Регистрируем VHDL как язык\r\n  };\r\n  return (\r\n    <Editor\r\n      height=\"400px\"\r\n      defaultLanguage=\"vhdl\"\r\n      defaultValue={initialCode}\r\n      theme=\"vs-dark\"\r\n      onChange={(value) => onCodeChange(value || '')} // Обработчик изменений\r\n      options={{\r\n        automaticLayout: true, // Автоматическое изменение размера\r\n      }}\r\n    />\r\n  );\r\n};\r\n\r\nconst VHDLEditorWithCompiler = () => {\r\n  const [architectureCode, setArchitectureCode] = React.useState(`library ieee;\r\nuse ieee.std_logic_1164.all;\r\nuse ieee.numeric_std.all;\r\n\r\nentity adder is\r\n  generic (\r\n    operand_width_g: natural\r\n  );\r\n\r\n  port (\r\n    clk : in std_logic;\r\n    rst_n : in std_logic;\r\n\r\n    -- a_in, b_in and sum_out are signed numbers (2's complement)\r\n    a_in : in std_logic_vector(operand_width_g - 1 downto 0);\r\n    b_in : in std_logic_vector(operand_width_g - 1 downto 0);\r\n    sum_out : out std_logic_vector(operand_width_g downto 0)\r\n  );\r\nend entity;\r\n\r\narchitecture rtl of adder is\r\n  constant outw: natural := operand_width_g + 1; -- Output width\r\n  signal result_r: signed(operand_width_g downto 0);\r\nbegin\r\n  -- Internal signal result_r goes to output port\r\n  sum_out <= std_logic_vector(result_r);\r\n\r\n  -- Synchronous process performs addition on clock edge\r\n  sync: process(rst_n, clk)\r\n  begin\r\n    if (rst_n = '0') then\r\n      result_r <= to_signed(0, outw);\r\n    elsif rising_edge(clk) then\r\n      result_r <= resize(signed(a_in), outw) + resize(signed(b_in), outw);\r\n    end if;\r\n  end process;\r\nend architecture;`);\r\n\r\n  const [testbenchCode, setTestbenchCode] = React.useState(`library ieee;\r\nuse ieee.std_logic_1164.all;\r\nuse ieee.numeric_std.all;\r\n\r\nentity tb_adder is\r\nend tb_adder;\r\n\r\narchitecture testbench of tb_adder is\r\n\r\n  -- Define constants: bit widths and duration of clk period\r\n  constant input_w_c : integer := 8;\r\n  constant output_w_c : integer := 9;\r\n  constant clk_period_c : time := 100 ns;\r\n\r\n  -- Calculate minimum and maximum values of input values\r\n  constant min_value_c : signed(input_w_c-1 downto 0) := to_signed( -(2**(input_w_c-1)), input_w_c);\r\n  constant max_value_c : signed(input_w_c-1 downto 0) := to_signed( 2**(input_w_c-1)-1, input_w_c);\r\n\r\n  -- Component declaration of DUV\r\n  component adder\r\n    generic (\r\n      operand_width_g : integer\r\n    );\r\n    port (\r\n      clk : in std_logic;\r\n      rst_n : in std_logic;\r\n      a_in : in std_logic_vector(operand_width_g-1 downto 0);\r\n      b_in : in std_logic_vector(operand_width_g-1 downto 0);\r\n      sum_out : out std_logic_vector(operand_width_g downto 0)\r\n    );\r\n  end component;\r\n\r\n  -- Define the needed signals\r\n  signal clk : std_logic := '0';\r\n  signal rst_n : std_logic := '0';\r\n  signal term1_r : signed(input_w_c-1 downto 0);\r\n  signal term2_r : signed(input_w_c-1 downto 0);\r\n  signal sum : std_logic_vector(output_w_c-1 downto 0);\r\n  signal expected_sum_r : signed(output_w_c-1 downto 0);\r\n  signal end_simulation_r : std_logic;\r\n\r\nbegin -- testbench\r\n\r\n  adder_1 : adder\r\n    generic map (\r\n      operand_width_g => input_w_c)\r\n    port map (\r\n      clk => clk,\r\n      rst_n => rst_n,\r\n      a_in => std_logic_vector(term1_r),\r\n      b_in => std_logic_vector(term2_r),\r\n      sum_out => sum);\r\n\r\n  rst_n <= '1' after clk_period_c*2;\r\n\r\n  clk_gen : process (clk)\r\n  begin\r\n    clk <= not clk after clk_period_c/2;\r\n  end process clk_gen;\r\n\r\n  input_gen_output_check : process (clk, rst_n)\r\n  begin\r\n    if rst_n = '0' then\r\n      term1_r <= min_value_c;\r\n      term2_r <= min_value_c;\r\n      expected_sum_r <= (others => '0');\r\n      end_simulation_r <= '0';\r\n    elsif clk'event and clk = '1' then\r\n      if ( term1_r = max_value_c ) then\r\n        term1_r <= min_value_c;\r\n        if ( term2_r = max_value_c ) then\r\n          term2_r <= min_value_c;\r\n          end_simulation_r <= '1';\r\n        else\r\n          term2_r <= term2_r + to_signed(1, input_w_c);\r\n        end if;\r\n      else\r\n        term1_r <= term1_r + to_signed(1, input_w_c);\r\n      end if;\r\n      expected_sum_r <= resize(term1_r, output_w_c) + resize(term2_r, output_w_c);\r\n      assert to_integer(signed(sum)) = to_integer(expected_sum_r)\r\n        report \"output signal is not equal to the sum of the inputs\"\r\n        severity failure;\r\n      assert end_simulation_r = '0'\r\n        report \"Simulation ended!\" severity failure;\r\n    end if;\r\n  end process input_gen_output_check;\r\n\r\nend testbench;\r\n`);\r\n\r\n  return (\r\n    <div>\r\n      <h3>Архитектура</h3>\r\n      <VHDLEditor id=\"architecture-editor\" onCodeChange={setArchitectureCode} initialCode={architectureCode} />\r\n      <h3>Тестовый стенд</h3>\r\n      <VHDLEditor id=\"testbench-editor\" onCodeChange={setTestbenchCode} initialCode={testbenchCode} />\r\n    </div>\r\n  );\r\n};\r\n\r\nexport default VHDLEditorWithCompiler;\r\n"],"mappings":";;AAAA,OAAOA,KAAK,MAAM,OAAO;AACzB,SAASC,MAAM,QAAQ,sBAAsB;AAC7C,SAASC,YAAY,QAAQ,eAAe;AAAC,SAAAC,MAAA,IAAAC,OAAA;AAE7C,MAAMC,UAAU,GAAGA,CAAC;EAAEC,EAAE;EAAEC,YAAY;EAAEC;AAAY,CAAC,KAAK;EACxD,MAAMC,qBAAqB,GAAIC,MAAM,IAAK;IACxCR,YAAY,CAACQ,MAAM,CAAC,CAAC,CAAC;EACxB,CAAC;EACD,oBACEN,OAAA,CAACH,MAAM;IACLU,MAAM,EAAC,OAAO;IACdC,eAAe,EAAC,MAAM;IACtBC,YAAY,EAAEL,WAAY;IAC1BM,KAAK,EAAC,SAAS;IACfC,QAAQ,EAAGC,KAAK,IAAKT,YAAY,CAACS,KAAK,IAAI,EAAE,CAAE,CAAC;IAAA;IAChDC,OAAO,EAAE;MACPC,eAAe,EAAE,IAAI,CAAE;IACzB;EAAE;IAAAC,QAAA,EAAAC,YAAA;IAAAC,UAAA;IAAAC,YAAA;EAAA,OACH,CAAC;AAEN,CAAC;AAACC,EAAA,GAhBIlB,UAAU;AAkBhB,MAAMmB,sBAAsB,GAAGA,CAAA,KAAM;EAAAC,EAAA;EACnC,MAAM,CAACC,gBAAgB,EAAEC,mBAAmB,CAAC,GAAG3B,KAAK,CAAC4B,QAAQ,CAAE;AAClE;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA,kBAAkB,CAAC;EAEjB,MAAM,CAACC,aAAa,EAAEC,gBAAgB,CAAC,GAAG9B,KAAK,CAAC4B,QAAQ,CAAE;AAC5D;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA,CAAC,CAAC;EAEA,oBACExB,OAAA;IAAA2B,QAAA,gBACE3B,OAAA;MAAA2B,QAAA,EAAI;IAAW;MAAAZ,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OAAI,CAAC,eACpBlB,OAAA,CAACC,UAAU;MAACC,EAAE,EAAC,qBAAqB;MAACC,YAAY,EAAEoB,mBAAoB;MAACnB,WAAW,EAAEkB;IAAiB;MAAAP,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OAAE,CAAC,eACzGlB,OAAA;MAAA2B,QAAA,EAAI;IAAc;MAAAZ,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OAAI,CAAC,eACvBlB,OAAA,CAACC,UAAU;MAACC,EAAE,EAAC,kBAAkB;MAACC,YAAY,EAAEuB,gBAAiB;MAACtB,WAAW,EAAEqB;IAAc;MAAAV,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OAAE,CAAC;EAAA;IAAAH,QAAA,EAAAC,YAAA;IAAAC,UAAA;IAAAC,YAAA;EAAA,OAC7F,CAAC;AAEV,CAAC;AAACG,EAAA,CA1IID,sBAAsB;AAAAQ,GAAA,GAAtBR,sBAAsB;AA4I5B,eAAeA,sBAAsB;AAAC,IAAAD,EAAA,EAAAS,GAAA;AAAAC,YAAA,CAAAV,EAAA;AAAAU,YAAA,CAAAD,GAAA","ignoreList":[]},"metadata":{},"sourceType":"module","externalDependencies":[]}