TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           378
     GetS:                                       201
     GetX:                                       177
     GetSEx:                                     0
- Total misses:                                  319
     GetS, miss on arrival:                      142
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      93
     GetX, miss after being blocked:             84
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    59
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              59
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     15.608%
- Miss ratio:                                    84.392%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   59
- GetS   M(present at another cache):            83
- GetX   I->M:                                   5
- GetX   S->M:                                   46
- GetX   M(present at another cache):            126
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 0
- PutM received:                                 0
- PutS sent due to eviction:                     0
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     0
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    743
- Requests handled by MSHR (MSHR hits):          143
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        125
- Latency GetS   I->S:                           125
- Latency GetS   M:                              70
- Latency GetX   I->M:                           118
- Latency GetX   S->M:                           126
- Latency GetX   M:                              128
------------ State and event stats ---------------------------
GetS, I:        59
GetS, S:        59
GetS, M:        83
GetX, I:        5
GetX, S:        46
GetX, M:        126
GetSResp, IS:        59
GetXResp, IM:        5
GetXResp, SM:        46
FetchResp, M_Inv:        92
FetchXResp, M_InvX:        83
AckInv, M_Inv:        34

------------------------------------------------------------------------
--- Cache Stats
--- Name: c1.l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1000
     GetS:                                       907
     GetX:                                       93
     GetSEx:                                     0
- Total misses:                                  151
     GetS, miss on arrival:                      66
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      85
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    849
     GetS, hit on arrival:                       841
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       8
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     84.900%
- Miss ratio:                                    15.100%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   66
- GetX   I->M:                                   6
- GetX   S->M:                                   79
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PutS sent due to eviction:                     0
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     0
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    1314
- Requests handled by MSHR (MSHR hits):          79
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        159
- Latency GetS   I->S:                           174
- Latency GetX   I->M:                           210
- Latency GetX   S->M:                           211
------------ State and event stats ---------------------------
GetS, I:        66
GetS, S:        764
GetS, M:        77
GetX, I:        6
GetX, S:        79
GetX, M:        8
GetSResp, IS:        66
GetXResp, IM:        85
Inv, S:        1
Inv, SM:        79
FetchInv, M:        7
FetchInvX, M:        76
TrivialCPU cpu1 Finished after 1000 issued reads, 1000 returned (102955 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  101098
  [2, 4]  1829
  [4, 6]  28

------------------------------------------------------------------------
--- Cache Stats
--- Name: c0.l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1000
     GetS:                                       907
     GetX:                                       93
     GetSEx:                                     0
- Total misses:                                  227
     GetS, miss on arrival:                      135
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      91
     GetX, miss after being blocked:             1
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    773
     GetS, hit on arrival:                       770
     GetS, hit after being blocked:              2
     GetX, hit on arrival:                       1
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     77.300%
- Miss ratio:                                    22.700%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   135
- GetX   I->M:                                   12
- GetX   S->M:                                   80
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PutS sent due to eviction:                     0
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     0
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    1319
- Requests handled by MSHR (MSHR hits):          3
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        150
- Latency GetS   I->S:                           148
- Latency GetX   I->M:                           144
- Latency GetX   S->M:                           157
------------ State and event stats ---------------------------
GetS, I:        135
GetS, S:        765
GetS, M:        7
GetX, I:        12
GetX, S:        80
GetX, M:        1
GetSResp, IS:        135
GetXResp, IM:        12
GetXResp, SM:        80
FetchInv, M:        85
FetchInvX, M:        7
TrivialCPU cpu0 Finished after 1000 issued reads, 1000 returned (102955 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  100763
  [2, 4]  2142
  [4, 6]  50
Simulation is complete, simulated time: 102.955 us
