gnd 7 0 0 #tgate[0]
vcc 12 0 3 #tgate[1]
net4_1 9 0 1 #int[1]
net6_1 9 0 0 #tgate[0]
net5_1 11 0 0 #tgate[0]
net11_1 9 0 2 #int[2]
out:net9_1 8 0 5 #int[5]
out:net10_1 9 0 3 #int[3]
out:net12_1 12 0 0 #ana_buff_out[0]
out:net13_1 13 0 0 #ana_buff_out[0]
