

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_BIAS'
================================================================
* Date:           Wed Mar 29 20:48:22 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BIAS    |        5|        5|         3|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%f_1 = alloca i32 1"   --->   Operation 6 'alloca' 'f_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv_bias_buf_V = alloca i32 1"   --->   Operation 7 'alloca' 'conv_bias_buf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1 = alloca i32 1"   --->   Operation 8 'alloca' 'conv_bias_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2 = alloca i32 1"   --->   Operation 9 'alloca' 'conv_bias_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3 = alloca i32 1"   --->   Operation 10 'alloca' 'conv_bias_buf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln91_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln91"   --->   Operation 11 'read' 'sext_ln91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_bias_buf_V_2_2"   --->   Operation 12 'read' 'conv_bias_buf_V_2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_bias_buf_V_1_2"   --->   Operation 13 'read' 'conv_bias_buf_V_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_bias_buf_V_27"   --->   Operation 14 'read' 'conv_bias_buf_V_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_bias_buf_V_3_2"   --->   Operation 15 'read' 'conv_bias_buf_V_3_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln91_cast = sext i63 %sext_ln91_read"   --->   Operation 16 'sext' 'sext_ln91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 1, void @empty_14, void @empty, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %conv_bias_buf_V_3_2_read, i16 %conv_bias_buf_V_3"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %conv_bias_buf_V_27_read, i16 %conv_bias_buf_V_2"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %conv_bias_buf_V_1_2_read, i16 %conv_bias_buf_V_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %conv_bias_buf_V_2_2_read, i16 %conv_bias_buf_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %f_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc46.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%f = load i3 %f_1" [utils.cpp:93]   --->   Operation 24 'load' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln91_cast" [utils.cpp:91]   --->   Operation 26 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.13ns)   --->   "%icmp_ln91 = icmp_eq  i3 %f, i3 4" [utils.cpp:91]   --->   Operation 28 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.65ns)   --->   "%add_ln91 = add i3 %f, i3 1" [utils.cpp:91]   --->   Operation 30 'add' 'add_ln91' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc46.i.split, void %_Z27load_layer_params_from_DRAMPA3_A7_A7_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S6_S7_i.exit.exitStub" [utils.cpp:91]   --->   Operation 31 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %f" [utils.cpp:93]   --->   Operation 32 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.95ns)   --->   "%switch_ln93 = switch i2 %trunc_ln93, void %arrayidx45.0.0.03.i72.case.3, i2 0, void %for.inc46.i.split.arrayidx45.0.0.03.i72.exit_crit_edge, i2 1, void %for.inc46.i.split.arrayidx45.0.0.03.i72.exit_crit_edge7, i2 2, void %arrayidx45.0.0.03.i72.case.2" [utils.cpp:93]   --->   Operation 33 'switch' 'switch_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.95>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %add_ln91, i3 %f_1" [utils.cpp:91]   --->   Operation 34 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.inc46.i" [utils.cpp:91]   --->   Operation 35 'br' 'br_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [utils.cpp:91]   --->   Operation 36 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr" [utils.cpp:93]   --->   Operation 37 'read' 'wt_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_load = load i16 %conv_bias_buf_V"   --->   Operation 46 'load' 'conv_bias_buf_V_load' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_load = load i16 %conv_bias_buf_V_1"   --->   Operation 47 'load' 'conv_bias_buf_V_1_load' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_load = load i16 %conv_bias_buf_V_2"   --->   Operation 48 'load' 'conv_bias_buf_V_2_load' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_load = load i16 %conv_bias_buf_V_3"   --->   Operation 49 'load' 'conv_bias_buf_V_3_load' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_bias_buf_V_3_out, i16 %conv_bias_buf_V_3_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_bias_buf_V_2_out, i16 %conv_bias_buf_V_2_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_bias_buf_V_1_out, i16 %conv_bias_buf_V_1_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_bias_buf_V_out, i16 %conv_bias_buf_V_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln93 = store i16 %wt_addr_read, i16 %conv_bias_buf_V" [utils.cpp:93]   --->   Operation 38 'store' 'store_ln93' <Predicate = (trunc_ln93 == 2)> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx45.0.0.03.i72.exit" [utils.cpp:93]   --->   Operation 39 'br' 'br_ln93' <Predicate = (trunc_ln93 == 2)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln93 = store i16 %wt_addr_read, i16 %conv_bias_buf_V_1" [utils.cpp:93]   --->   Operation 40 'store' 'store_ln93' <Predicate = (trunc_ln93 == 1)> <Delay = 1.58>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx45.0.0.03.i72.exit" [utils.cpp:93]   --->   Operation 41 'br' 'br_ln93' <Predicate = (trunc_ln93 == 1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln93 = store i16 %wt_addr_read, i16 %conv_bias_buf_V_2" [utils.cpp:93]   --->   Operation 42 'store' 'store_ln93' <Predicate = (trunc_ln93 == 0)> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx45.0.0.03.i72.exit" [utils.cpp:93]   --->   Operation 43 'br' 'br_ln93' <Predicate = (trunc_ln93 == 0)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln93 = store i16 %wt_addr_read, i16 %conv_bias_buf_V_3" [utils.cpp:93]   --->   Operation 44 'store' 'store_ln93' <Predicate = (trunc_ln93 == 3)> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln93 = br void %arrayidx45.0.0.03.i72.exit" [utils.cpp:93]   --->   Operation 45 'br' 'br_ln93' <Predicate = (trunc_ln93 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.24ns
The critical path consists of the following:
	'alloca' operation ('f') [11]  (0 ns)
	'load' operation ('f', utils.cpp:93) on local variable 'f' [30]  (0 ns)
	'add' operation ('add_ln91', utils.cpp:91) [36]  (1.65 ns)
	'store' operation ('store_ln91', utils.cpp:91) of variable 'add_ln91', utils.cpp:91 on local variable 'f' [56]  (1.59 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus read operation ('wt_addr_read', utils.cpp:93) on port 'wt' (utils.cpp:93) [40]  (7.3 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln93', utils.cpp:93) of variable 'wt_addr_read', utils.cpp:93 on local variable 'conv_bias_buf_V_1' [47]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
