<<<<<<< HEAD
#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018c7273ba60 .scope module, "bit_shifter_tb" "bit_shifter_tb" 2 1;
 .timescale 0 0;
v0000018c727cf8e0_0 .var "A", 0 0;
v0000018c727cf980_0 .net "E", 0 0, v0000018c7273d6a0_0;  1 drivers
v0000018c727cfa20_0 .var "clk", 0 0;
v0000018c727cfac0_0 .var "clr", 0 0;
S_0000018c7273d3d0 .scope module, "DUT" "bit_shifter" 2 5, 3 1 0, S_0000018c7273ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /OUTPUT 1 "E";
v0000018c7273a7d0_0 .net "A", 0 0, v0000018c727cf8e0_0;  1 drivers
v0000018c7273bbf0_0 .var "B", 0 0;
v0000018c7273d560_0 .var "C", 0 0;
v0000018c7273d600_0 .var "D", 0 0;
v0000018c7273d6a0_0 .var "E", 0 0;
v0000018c7273d740_0 .net "clk", 0 0, v0000018c727cfa20_0;  1 drivers
v0000018c727cf840_0 .net "clr", 0 0, v0000018c727cfac0_0;  1 drivers
E_0000018c72738430/0 .event negedge, v0000018c727cf840_0;
E_0000018c72738430/1 .event posedge, v0000018c7273d740_0;
E_0000018c72738430 .event/or E_0000018c72738430/0, E_0000018c72738430/1;
    .scope S_0000018c7273d3d0;
T_0 ;
    %wait E_0000018c72738430;
    %load/vec4 v0000018c727cf840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c7273bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c7273d560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c7273d600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c7273d6a0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018c7273d600_0;
    %store/vec4 v0000018c7273d6a0_0, 0, 1;
    %load/vec4 v0000018c7273d560_0;
    %store/vec4 v0000018c7273d600_0, 0, 1;
    %load/vec4 v0000018c7273bbf0_0;
    %store/vec4 v0000018c7273d560_0, 0, 1;
    %load/vec4 v0000018c7273a7d0_0;
    %store/vec4 v0000018c7273bbf0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018c7273ba60;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c727cfa20_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c727cfac0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c727cfac0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000018c7273ba60;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000018c727cfa20_0;
    %inv;
    %store/vec4 v0000018c727cfa20_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018c7273ba60;
T_3 ;
    %delay 2, 0;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c727cf8e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c727cf8e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c727cf8e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c727cf8e0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0000018c7273ba60;
T_4 ;
    %vpi_call 2 30 "$dumpfile", "shifter.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018c7273ba60 {0 0 0};
    %delay 200, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bit_shifter_tb.v";
    "bit_shifter.v";
=======
#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018c7273ba60 .scope module, "bit_shifter_tb" "bit_shifter_tb" 2 1;
 .timescale 0 0;
v0000018c727cf8e0_0 .var "A", 0 0;
v0000018c727cf980_0 .net "E", 0 0, v0000018c7273d6a0_0;  1 drivers
v0000018c727cfa20_0 .var "clk", 0 0;
v0000018c727cfac0_0 .var "clr", 0 0;
S_0000018c7273d3d0 .scope module, "DUT" "bit_shifter" 2 5, 3 1 0, S_0000018c7273ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /OUTPUT 1 "E";
v0000018c7273a7d0_0 .net "A", 0 0, v0000018c727cf8e0_0;  1 drivers
v0000018c7273bbf0_0 .var "B", 0 0;
v0000018c7273d560_0 .var "C", 0 0;
v0000018c7273d600_0 .var "D", 0 0;
v0000018c7273d6a0_0 .var "E", 0 0;
v0000018c7273d740_0 .net "clk", 0 0, v0000018c727cfa20_0;  1 drivers
v0000018c727cf840_0 .net "clr", 0 0, v0000018c727cfac0_0;  1 drivers
E_0000018c72738430/0 .event negedge, v0000018c727cf840_0;
E_0000018c72738430/1 .event posedge, v0000018c7273d740_0;
E_0000018c72738430 .event/or E_0000018c72738430/0, E_0000018c72738430/1;
    .scope S_0000018c7273d3d0;
T_0 ;
    %wait E_0000018c72738430;
    %load/vec4 v0000018c727cf840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c7273bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c7273d560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c7273d600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c7273d6a0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018c7273d600_0;
    %store/vec4 v0000018c7273d6a0_0, 0, 1;
    %load/vec4 v0000018c7273d560_0;
    %store/vec4 v0000018c7273d600_0, 0, 1;
    %load/vec4 v0000018c7273bbf0_0;
    %store/vec4 v0000018c7273d560_0, 0, 1;
    %load/vec4 v0000018c7273a7d0_0;
    %store/vec4 v0000018c7273bbf0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018c7273ba60;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c727cfa20_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c727cfac0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c727cfac0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000018c7273ba60;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000018c727cfa20_0;
    %inv;
    %store/vec4 v0000018c727cfa20_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018c7273ba60;
T_3 ;
    %delay 2, 0;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c727cf8e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c727cf8e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c727cf8e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c727cf8e0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0000018c7273ba60;
T_4 ;
    %vpi_call 2 30 "$dumpfile", "shifter.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018c7273ba60 {0 0 0};
    %delay 200, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bit_shifter_tb.v";
    "bit_shifter.v";
>>>>>>> d5771bfc649faa2ad63436b77cef34935263306d
