- 👋 Hi, I’m @shaoxingzhujiong
- 👀 I’m interested in verilog HDL
- 🌱 I’m currently learning PCIE
- 💞️ I’m looking to collaborate on FPGA
- 📫 How to reach me zslfe@sina.com

<!---
shaoxingzhujiong/shaoxingzhujiong is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
