* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Feb 19 2025 16:49:22

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module  --package  VQ100  --outdir  C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer\LED_Blink_Top_Module_pl.sdc  --dst_sdc_file  C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\packer\LED_Blink_Top_Module_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: VQ100
Size: 12 X 16

***** Design Utilization Info *****
Design: LED_Blink_Top_Module
Used Logic Cell: 164/1280
Used Logic Tile: 25/160
Used IO Cell:    5/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: i_Clk_c_g
Clock Source: i_clk 
Clock Driver: i_Clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 94
Fanout to Tile: 24


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 8 5 0 0 3   
 8|   0 0 0 0 0 0 0 8 6 0 8 8   
 7|   0 0 0 0 0 0 8 8 7 0 8 8   
 6|   0 0 0 0 0 0 8 8 1 0 1 8   
 5|   0 0 0 0 0 0 8 7 0 0 7 1   
 4|   0 0 0 0 0 0 0 0 0 0 8 7   
 3|   0 0 0 0 0 0 0 0 0 0 8 7   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.56

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0 18 11  0  0  6    
 8|     0  0  0  0  0  0  0 16 18  0 20 19    
 7|     0  0  0  0  0  0 16 16 15  0 18 16    
 6|     0  0  0  0  0  0 16 22  4  0  2 16    
 5|     0  0  0  0  0  0 16 14  0  0 13  4    
 4|     0  0  0  0  0  0  0  0  0  0 16 22    
 3|     0  0  0  0  0  0  0  0  0  0 16 12    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 14.48

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0 18 20  0  0 12    
 8|     0  0  0  0  0  0  0 16 24  0 32 20    
 7|     0  0  0  0  0  0 22 16 26  0 31 16    
 6|     0  0  0  0  0  0 16 32  4  0  2 16    
 5|     0  0  0  0  0  0 16 24  0  0 20  4    
 4|     0  0  0  0  0  0  0  0  0  0 16 28    
 3|     0  0  0  0  0  0  0  0  0  0 16 23    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 18.80

***** Run Time Info *****
Run Time:  0
