Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec 11 23:42:37 2025
| Host         : AryanHPLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.505        0.000                      0                  575        0.109        0.000                      0                  575        2.000        0.000                       0                   333  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.505        0.000                      0                  575        0.109        0.000                      0                  575        2.000        0.000                       0                   333  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 buffer2/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.652ns (36.583%)  route 2.864ns (63.417%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 9.323 - 5.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.562     4.619    buffer2/clk
    SLICE_X9Y15          FDRE                                         r  buffer2/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.456     5.075 r  buffer2/wptr_reg[3]/Q
                         net (fo=4, routed)           1.024     6.098    buffer2/wptr_reg[3]
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124     6.222 r  buffer2/wptr[8]_i_2__0/O
                         net (fo=9, routed)           0.459     6.681    buffer2/wptr[8]_i_2__0_n_0
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.118     6.799 r  buffer2/wptr[6]_i_1__0/O
                         net (fo=3, routed)           1.083     7.882    buffer2/wptr[6]_i_1__0_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.326     8.208 r  buffer2/full_i_5__0/O
                         net (fo=1, routed)           0.000     8.208    buffer2/full_i_5__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     8.526 r  buffer2/full_reg_i_2__0/CO[2]
                         net (fo=1, routed)           0.299     8.824    buffer2/full10_in
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.310     9.134 r  buffer2/full_i_1__0/O
                         net (fo=1, routed)           0.000     9.134    buffer2/full_n
    SLICE_X7Y17          FDRE                                         r  buffer2/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.509     9.323    buffer2/clk
    SLICE_X7Y17          FDRE                                         r  buffer2/full_reg/C
                         clock pessimism              0.322     9.646    
                         clock uncertainty           -0.035     9.610    
    SLICE_X7Y17          FDRE (Setup_fdre_C_D)        0.029     9.639    buffer2/full_reg
  -------------------------------------------------------------------
                         required time                          9.639    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 buffer2/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/rptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.133ns (27.049%)  route 3.056ns (72.951%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 9.323 - 5.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.562     4.619    buffer2/clk
    SLICE_X8Y15          FDRE                                         r  buffer2/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.518     5.137 r  buffer2/rptr_reg[2]/Q
                         net (fo=6, routed)           1.046     6.182    buffer2/rptr_reg[2]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     6.306 r  buffer2/rptr[4]_i_2__0/O
                         net (fo=8, routed)           0.640     6.947    buffer2/rptr[4]_i_2__0_n_0
    SLICE_X8Y17          LUT4 (Prop_lut4_I2_O)        0.117     7.064 r  buffer2/rptr[9]_i_2__0/O
                         net (fo=1, routed)           0.798     7.861    buffer2/rptr[9]_i_2__0_n_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.374     8.235 r  buffer2/rptr[9]_i_1__0/O
                         net (fo=1, routed)           0.572     8.807    buffer2/rptr[9]_i_1__0_n_0
    SLICE_X7Y17          FDRE                                         r  buffer2/rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.509     9.323    buffer2/clk
    SLICE_X7Y17          FDRE                                         r  buffer2/rptr_reg[9]/C
                         clock pessimism              0.322     9.646    
                         clock uncertainty           -0.035     9.610    
    SLICE_X7Y17          FDRE (Setup_fdre_C_D)       -0.266     9.344    buffer2/rptr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.344    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 control/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer1/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.970ns (44.025%)  route 2.505ns (55.975%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 9.331 - 5.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.564     4.621    control/clk
    SLICE_X8Y13          FDCE                                         r  control/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.518     5.139 f  control/FSM_onehot_state_reg[5]/Q
                         net (fo=24, routed)          1.103     6.242    control/Q[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.153     6.395 r  control/empty0_carry_i_10__1/O
                         net (fo=1, routed)           0.546     6.941    buffer1/empty0_carry_i_4__1_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I1_O)        0.327     7.268 r  buffer1/empty0_carry_i_6__1/O
                         net (fo=2, routed)           0.569     7.837    buffer1/empty0_carry_i_6__1_n_0
    SLICE_X6Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.961 r  buffer1/full_i_7/O
                         net (fo=1, routed)           0.000     7.961    buffer1/full_i_7_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.499 r  buffer1/full_reg_i_2/CO[2]
                         net (fo=1, routed)           0.287     8.785    buffer1/full10_in
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.310     9.095 r  buffer1/full_i_1__1/O
                         net (fo=1, routed)           0.000     9.095    buffer1/full_n
    SLICE_X5Y4           FDRE                                         r  buffer1/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.517     9.331    buffer1/clk
    SLICE_X5Y4           FDRE                                         r  buffer1/full_reg/C
                         clock pessimism              0.322     9.654    
                         clock uncertainty           -0.035     9.618    
    SLICE_X5Y4           FDRE (Setup_fdre_C_D)        0.031     9.649    buffer1/full_reg
  -------------------------------------------------------------------
                         required time                          9.649    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 buffer3/full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer3/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.517ns (33.869%)  route 2.962ns (66.131%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 9.263 - 5.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.567     4.624    buffer3/clk
    SLICE_X10Y9          FDRE                                         r  buffer3/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.518     5.142 f  buffer3/full_reg/Q
                         net (fo=11, routed)          1.105     6.247    buffer3/full_3
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.124     6.371 r  buffer3/wptr[8]_i_2__1/O
                         net (fo=9, routed)           0.464     6.835    buffer3/wptr[8]_i_2__1_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I2_O)        0.124     6.959 r  buffer3/wptr[7]_i_1__1/O
                         net (fo=3, routed)           1.075     8.034    buffer3/wptr[7]_i_1__1_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124     8.158 r  buffer3/full_i_5__1/O
                         net (fo=1, routed)           0.000     8.158    buffer3/full_i_5__1_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     8.472 r  buffer3/full_reg_i_2__1/CO[2]
                         net (fo=1, routed)           0.317     8.789    buffer3/full10_in
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.313     9.102 r  buffer3/full_i_1/O
                         net (fo=1, routed)           0.000     9.102    buffer3/full_n
    SLICE_X10Y9          FDRE                                         r  buffer3/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.449     9.263    buffer3/clk
    SLICE_X10Y9          FDRE                                         r  buffer3/full_reg/C
                         clock pessimism              0.360     9.624    
                         clock uncertainty           -0.035     9.588    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.077     9.665    buffer3/full_reg
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 control/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer1/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 1.654ns (41.882%)  route 2.295ns (58.118%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 9.331 - 5.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.564     4.621    control/clk
    SLICE_X8Y13          FDCE                                         r  control/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.518     5.139 f  control/FSM_onehot_state_reg[5]/Q
                         net (fo=24, routed)          1.103     6.242    control/Q[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.153     6.395 r  control/empty0_carry_i_10__1/O
                         net (fo=1, routed)           0.546     6.941    buffer1/empty0_carry_i_4__1_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I1_O)        0.327     7.268 r  buffer1/empty0_carry_i_6__1/O
                         net (fo=2, routed)           0.646     7.914    buffer1/empty0_carry_i_6__1_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I0_O)        0.124     8.038 r  buffer1/empty0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.038    buffer1/empty0_carry_i_4__1_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.570 r  buffer1/empty0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.570    buffer1/empty_n
    SLICE_X7Y5           FDSE                                         r  buffer1/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.517     9.331    buffer1/clk
    SLICE_X7Y5           FDSE                                         r  buffer1/empty_reg/C
                         clock pessimism              0.322     9.654    
                         clock uncertainty           -0.035     9.618    
    SLICE_X7Y5           FDSE (Setup_fdse_C_D)       -0.198     9.420    buffer1/empty_reg
  -------------------------------------------------------------------
                         required time                          9.420    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 buffer2/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.404ns (35.526%)  route 2.548ns (64.474%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 9.324 - 5.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.562     4.619    buffer2/clk
    SLICE_X9Y15          FDRE                                         r  buffer2/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.456     5.075 r  buffer2/wptr_reg[3]/Q
                         net (fo=4, routed)           1.024     6.098    buffer2/wptr_reg[3]
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124     6.222 r  buffer2/wptr[8]_i_2__0/O
                         net (fo=9, routed)           0.459     6.681    buffer2/wptr[8]_i_2__0_n_0
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.118     6.799 r  buffer2/wptr[6]_i_1__0/O
                         net (fo=3, routed)           1.065     7.865    buffer2/wptr[6]_i_1__0_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.326     8.191 r  buffer2/empty0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.191    buffer2/empty0_carry_i_2__0_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.571 r  buffer2/empty0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.571    buffer2/empty0_carry_n_0
    SLICE_X6Y16          FDSE                                         r  buffer2/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.510     9.324    buffer2/clk
    SLICE_X6Y16          FDSE                                         r  buffer2/empty_reg/C
                         clock pessimism              0.322     9.647    
                         clock uncertainty           -0.035     9.611    
    SLICE_X6Y16          FDSE (Setup_fdse_C_D)       -0.150     9.461    buffer2/empty_reg
  -------------------------------------------------------------------
                         required time                          9.461    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 buffer3/full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer3/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.469ns (37.691%)  route 2.428ns (62.309%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 9.263 - 5.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.567     4.624    buffer3/clk
    SLICE_X10Y9          FDRE                                         r  buffer3/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.518     5.142 f  buffer3/full_reg/Q
                         net (fo=11, routed)          1.105     6.247    buffer3/full_3
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.124     6.371 r  buffer3/wptr[8]_i_2__1/O
                         net (fo=9, routed)           0.464     6.835    buffer3/wptr[8]_i_2__1_n_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I2_O)        0.119     6.954 r  buffer3/wptr[9]_i_2__1/O
                         net (fo=2, routed)           0.859     7.813    buffer3/wptr[9]_i_2__1_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I4_O)        0.332     8.145 r  buffer3/empty0_carry_i_1__1/O
                         net (fo=1, routed)           0.000     8.145    buffer3/empty0_carry_i_1__1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.521 r  buffer3/empty0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.521    buffer3/empty0_carry_n_0
    SLICE_X10Y10         FDSE                                         r  buffer3/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.449     9.263    buffer3/clk
    SLICE_X10Y10         FDSE                                         r  buffer3/empty_reg/C
                         clock pessimism              0.335     9.599    
                         clock uncertainty           -0.035     9.563    
    SLICE_X10Y10         FDSE (Setup_fdse_C_D)       -0.150     9.413    buffer3/empty_reg
  -------------------------------------------------------------------
                         required time                          9.413    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 buffer1/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer1/rptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.890ns (23.466%)  route 2.903ns (76.534%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 9.331 - 5.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.569     4.626    buffer1/clk
    SLICE_X8Y6           FDRE                                         r  buffer1/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.144 r  buffer1/rptr_reg[1]/Q
                         net (fo=7, routed)           1.127     6.271    buffer1/rptr_reg[1]
    SLICE_X9Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.395 r  buffer1/rptr[4]_i_2__1/O
                         net (fo=8, routed)           0.608     7.003    buffer1/rptr[4]_i_2__1_n_0
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.124     7.127 r  buffer1/rptr[9]_i_2__1/O
                         net (fo=1, routed)           0.648     7.775    buffer1/rptr[9]_i_2__1_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I3_O)        0.124     7.899 r  buffer1/rptr[9]_i_1__1/O
                         net (fo=1, routed)           0.519     8.418    buffer1/p_0_in
    SLICE_X7Y4           FDRE                                         r  buffer1/rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.517     9.331    buffer1/clk
    SLICE_X7Y4           FDRE                                         r  buffer1/rptr_reg[9]/C
                         clock pessimism              0.322     9.654    
                         clock uncertainty           -0.035     9.618    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)       -0.061     9.557    buffer1/rptr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 buffer3/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer3/rptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 1.081ns (31.024%)  route 2.403ns (68.976%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 9.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.567     4.624    buffer3/clk
    SLICE_X8Y9           FDRE                                         r  buffer3/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     5.142 r  buffer3/rptr_reg[2]/Q
                         net (fo=6, routed)           1.066     6.207    buffer3/rptr_reg[2]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.331 r  buffer3/rptr[4]_i_2/O
                         net (fo=8, routed)           0.498     6.829    buffer3/rptr[4]_i_2_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.118     6.947 r  buffer3/rptr[9]_i_2/O
                         net (fo=1, routed)           0.458     7.404    buffer3/rptr[9]_i_2_n_0
    SLICE_X9Y11          LUT5 (Prop_lut5_I3_O)        0.321     7.725 r  buffer3/rptr[9]_i_1/O
                         net (fo=1, routed)           0.383     8.108    buffer3/rptr[9]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  buffer3/rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.447     9.261    buffer3/clk
    SLICE_X9Y11          FDRE                                         r  buffer3/rptr_reg[9]/C
                         clock pessimism              0.336     9.598    
                         clock uncertainty           -0.035     9.562    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)       -0.269     9.293    buffer3/rptr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 buffer1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg1/o_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 2.454ns (70.050%)  route 1.049ns (29.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 9.261 - 5.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.612     4.668    buffer1/clk
    RAMB18_X0Y3          RAMB18E1                                     r  buffer1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.122 r  buffer1/mem_reg/DOBDO[1]
                         net (fo=1, routed)           1.049     8.171    reg1/D[1]
    SLICE_X8Y11          FDCE                                         r  reg1/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.447     9.261    reg1/clk
    SLICE_X8Y11          FDCE                                         r  reg1/o_data_reg[1]/C
                         clock pessimism              0.336     9.598    
                         clock uncertainty           -0.035     9.562    
    SLICE_X8Y11          FDCE (Setup_fdce_C_D)       -0.045     9.517    reg1/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.517    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  1.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 buffer2/wptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.148%)  route 0.184ns (52.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.560     1.437    buffer2/clk
    SLICE_X8Y17          FDRE                                         r  buffer2/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  buffer2/wptr_reg[4]/Q
                         net (fo=11, routed)          0.184     1.785    buffer2/wptr_reg[4]
    RAMB18_X0Y6          RAMB18E1                                     r  buffer2/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.869     1.993    buffer2/clk
    RAMB18_X0Y6          RAMB18E1                                     r  buffer2/mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.492    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.675    buffer2/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 buffer1/rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer1/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.131%)  route 0.192ns (53.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.566     1.443    buffer1/clk
    SLICE_X8Y6           FDRE                                         r  buffer1/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     1.607 r  buffer1/rptr_reg[3]/Q
                         net (fo=10, routed)          0.192     1.798    buffer1/rptr_reg[3]
    RAMB18_X0Y3          RAMB18E1                                     r  buffer1/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.878     2.002    buffer1/clk
    RAMB18_X0Y3          RAMB18E1                                     r  buffer1/mem_reg/CLKBWRCLK
                         clock pessimism             -0.501     1.501    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.684    buffer1/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 control/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.562     1.439    control/clk
    SLICE_X9Y13          FDCE                                         r  control/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  control/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.076     1.656    control/FSM_onehot_state_reg_n_0_[4]
    SLICE_X8Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.701 r  control/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.701    control/FSM_onehot_state[5]_i_1_n_0
    SLICE_X8Y13          FDCE                                         r  control/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.831     1.955    control/clk
    SLICE_X8Y13          FDCE                                         r  control/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.503     1.452    
    SLICE_X8Y13          FDCE (Hold_fdce_C_D)         0.121     1.573    control/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 buffer3/rptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer3/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.701%)  route 0.243ns (63.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564     1.441    buffer3/clk
    SLICE_X9Y11          FDRE                                         r  buffer3/rptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  buffer3/rptr_reg[8]/Q
                         net (fo=5, routed)           0.243     1.825    buffer3/rptr_reg[8]
    RAMB18_X0Y4          RAMB18E1                                     r  buffer3/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.876     2.000    buffer3/clk
    RAMB18_X0Y4          RAMB18E1                                     r  buffer3/mem_reg/CLKBWRCLK
                         clock pessimism             -0.501     1.499    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.682    buffer3/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 buffer2/wptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.937%)  route 0.241ns (63.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.561     1.438    buffer2/clk
    SLICE_X9Y16          FDRE                                         r  buffer2/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.579 r  buffer2/wptr_reg[8]/Q
                         net (fo=5, routed)           0.241     1.820    buffer2/wptr_reg[8]
    RAMB18_X0Y6          RAMB18E1                                     r  buffer2/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.869     1.993    buffer2/clk
    RAMB18_X0Y6          RAMB18E1                                     r  buffer2/mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.492    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.675    buffer2/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 reg2/o_data_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/gen_row[1].gen_col[0].mul_data_reg[1][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.484%)  route 0.127ns (40.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.588     1.465    reg2/clk
    SLICE_X5Y16          FDCE                                         r  reg2/o_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  reg2/o_data_reg[21]/Q
                         net (fo=2, routed)           0.127     1.733    reg2/o_data_reg_n_0_[21]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  reg2/gen_row[1].gen_col[0].mul_data[1][0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.778    conv_block/D[4]
    SLICE_X2Y16          FDCE                                         r  conv_block/gen_row[1].gen_col[0].mul_data_reg[1][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.859     1.983    conv_block/clk
    SLICE_X2Y16          FDCE                                         r  conv_block/gen_row[1].gen_col[0].mul_data_reg[1][0][6]/C
                         clock pessimism             -0.481     1.502    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.121     1.623    conv_block/gen_row[1].gen_col[0].mul_data_reg[1][0][6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 buffer1/rptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer1/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.302%)  route 0.233ns (58.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.566     1.443    buffer1/clk
    SLICE_X8Y4           FDRE                                         r  buffer1/rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.607 r  buffer1/rptr_reg[6]/Q
                         net (fo=6, routed)           0.233     1.840    buffer1/rptr_reg[6]
    RAMB18_X0Y3          RAMB18E1                                     r  buffer1/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.878     2.002    buffer1/clk
    RAMB18_X0Y3          RAMB18E1                                     r  buffer1/mem_reg/CLKBWRCLK
                         clock pessimism             -0.501     1.501    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.684    buffer1/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 wdata_3_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.593     1.470    clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  wdata_3_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  wdata_3_1_reg[3]/Q
                         net (fo=1, routed)           0.056     1.690    wdata_3_1[3]
    SLICE_X2Y11          FDCE                                         r  wdata_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.864     1.988    clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  wdata_3_reg[3]/C
                         clock pessimism             -0.518     1.470    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.064     1.534    wdata_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 wdata_3_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.593     1.470    clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  wdata_3_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  wdata_3_1_reg[6]/Q
                         net (fo=1, routed)           0.056     1.690    wdata_3_1[6]
    SLICE_X2Y11          FDCE                                         r  wdata_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.864     1.988    clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  wdata_3_reg[6]/C
                         clock pessimism             -0.518     1.470    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.064     1.534    wdata_3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 buffer2/wptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer2/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.675%)  route 0.254ns (64.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.561     1.438    buffer2/clk
    SLICE_X9Y16          FDRE                                         r  buffer2/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.579 r  buffer2/wptr_reg[6]/Q
                         net (fo=6, routed)           0.254     1.833    buffer2/wptr_reg[6]
    RAMB18_X0Y6          RAMB18E1                                     r  buffer2/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.869     1.993    buffer2/clk
    RAMB18_X0Y6          RAMB18E1                                     r  buffer2/mem_reg/CLKARDCLK
                         clock pessimism             -0.501     1.492    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.675    buffer2/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y3    buffer1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y6    buffer2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y4    buffer3/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y3    buffer1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y6    buffer2/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y4    buffer3/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y20    start_1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y13    start_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X4Y6     wdata_1_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y20    start_1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y20    start_1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y13    start_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y13    start_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X4Y6     wdata_1_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X4Y6     wdata_1_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y7     wdata_1_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y7     wdata_1_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y7     wdata_1_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y7     wdata_1_1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y20    start_1_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y20    start_1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y13    start_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y13    start_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X4Y6     wdata_1_1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X4Y6     wdata_1_1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y7     wdata_1_1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y7     wdata_1_1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y7     wdata_1_1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y7     wdata_1_1_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_block/output_pixel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.565ns  (logic 3.216ns (57.791%)  route 2.349ns (42.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.631     4.688    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.419     5.107 r  conv_block/output_pixel_reg[3]/Q
                         net (fo=1, routed)           2.349     7.455    output_pixel_OBUF[3]
    F14                  OBUF (Prop_obuf_I_O)         2.797    10.252 r  output_pixel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.252    output_pixel[3]
    F14                                                               r  output_pixel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.532ns  (logic 3.255ns (58.837%)  route 2.277ns (41.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.631     4.688    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.419     5.107 r  conv_block/output_pixel_reg[5]/Q
                         net (fo=1, routed)           2.277     7.384    output_pixel_OBUF[5]
    D13                  OBUF (Prop_obuf_I_O)         2.836    10.219 r  output_pixel_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.219    output_pixel[5]
    D13                                                               r  output_pixel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.513ns  (logic 3.222ns (58.441%)  route 2.291ns (41.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.631     4.688    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.419     5.107 r  conv_block/output_pixel_reg[7]/Q
                         net (fo=1, routed)           2.291     7.398    output_pixel_OBUF[7]
    E12                  OBUF (Prop_obuf_I_O)         2.803    10.200 r  output_pixel_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.200    output_pixel[7]
    E12                                                               r  output_pixel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.421ns  (logic 3.253ns (60.003%)  route 2.168ns (39.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.631     4.688    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.419     5.107 r  conv_block/output_pixel_reg[1]/Q
                         net (fo=1, routed)           2.168     7.275    output_pixel_OBUF[1]
    E13                  OBUF (Prop_obuf_I_O)         2.834    10.109 r  output_pixel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.109    output_pixel[1]
    E13                                                               r  output_pixel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.408ns  (logic 3.114ns (57.578%)  route 2.294ns (42.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.631     4.688    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.144 r  conv_block/output_pixel_reg[6]/Q
                         net (fo=1, routed)           2.294     7.438    output_pixel_OBUF[6]
    D12                  OBUF (Prop_obuf_I_O)         2.658    10.095 r  output_pixel_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.095    output_pixel[6]
    D12                                                               r  output_pixel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/data_ready_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.358ns  (logic 3.081ns (57.508%)  route 2.277ns (42.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.627     4.684    conv_block/clk
    SLICE_X0Y18          FDCE                                         r  conv_block/data_ready_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.140 r  conv_block/data_ready_reg_lopt_replica/Q
                         net (fo=1, routed)           2.277     7.416    lopt
    F12                  OBUF (Prop_obuf_I_O)         2.625    10.041 r  output_valid_OBUF_inst/O
                         net (fo=0)                   0.000    10.041    output_valid
    F12                                                               r  output_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.257ns  (logic 3.107ns (59.105%)  route 2.150ns (40.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.631     4.688    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.144 r  conv_block/output_pixel_reg[2]/Q
                         net (fo=1, routed)           2.150     7.293    output_pixel_OBUF[2]
    F13                  OBUF (Prop_obuf_I_O)         2.651     9.944 r  output_pixel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.944    output_pixel[2]
    F13                                                               r  output_pixel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.224ns  (logic 3.080ns (58.953%)  route 2.144ns (41.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.631     4.688    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.144 r  conv_block/output_pixel_reg[4]/Q
                         net (fo=1, routed)           2.144     7.288    output_pixel_OBUF[4]
    G14                  OBUF (Prop_obuf_I_O)         2.624     9.911 r  output_pixel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.911    output_pixel[4]
    G14                                                               r  output_pixel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.215ns  (logic 3.110ns (59.624%)  route 2.106ns (40.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.631     4.688    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.144 r  conv_block/output_pixel_reg[0]/Q
                         net (fo=1, routed)           2.106     7.249    output_pixel_OBUF[0]
    C14                  OBUF (Prop_obuf_I_O)         2.654     9.903 r  output_pixel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.903    output_pixel[0]
    C14                                                               r  output_pixel[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_block/output_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.282ns (69.731%)  route 0.556ns (30.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.591     1.468    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  conv_block/output_pixel_reg[4]/Q
                         net (fo=1, routed)           0.556     2.165    output_pixel_OBUF[4]
    G14                  OBUF (Prop_obuf_I_O)         1.141     3.306 r  output_pixel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.306    output_pixel[4]
    G14                                                               r  output_pixel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.309ns (70.380%)  route 0.551ns (29.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.591     1.468    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  conv_block/output_pixel_reg[2]/Q
                         net (fo=1, routed)           0.551     2.160    output_pixel_OBUF[2]
    F13                  OBUF (Prop_obuf_I_O)         1.168     3.327 r  output_pixel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.327    output_pixel[2]
    F13                                                               r  output_pixel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.311ns (70.344%)  route 0.553ns (29.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.591     1.468    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  conv_block/output_pixel_reg[0]/Q
                         net (fo=1, routed)           0.553     2.162    output_pixel_OBUF[0]
    C14                  OBUF (Prop_obuf_I_O)         1.170     3.332 r  output_pixel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.332    output_pixel[0]
    C14                                                               r  output_pixel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/data_ready_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.283ns (67.755%)  route 0.611ns (32.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.588     1.465    conv_block/clk
    SLICE_X0Y18          FDCE                                         r  conv_block/data_ready_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  conv_block/data_ready_reg_lopt_replica/Q
                         net (fo=1, routed)           0.611     2.216    lopt
    F12                  OBUF (Prop_obuf_I_O)         1.142     3.358 r  output_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.358    output_valid
    F12                                                               r  output_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.315ns (68.242%)  route 0.612ns (31.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.591     1.468    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  conv_block/output_pixel_reg[6]/Q
                         net (fo=1, routed)           0.612     2.221    output_pixel_OBUF[6]
    D12                  OBUF (Prop_obuf_I_O)         1.174     3.395 r  output_pixel_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.395    output_pixel[6]
    D12                                                               r  output_pixel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.358ns (70.158%)  route 0.577ns (29.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.591     1.468    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  conv_block/output_pixel_reg[1]/Q
                         net (fo=1, routed)           0.577     2.173    output_pixel_OBUF[1]
    E13                  OBUF (Prop_obuf_I_O)         1.230     3.403 r  output_pixel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.403    output_pixel[1]
    E13                                                               r  output_pixel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.323ns (67.920%)  route 0.625ns (32.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.591     1.468    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  conv_block/output_pixel_reg[3]/Q
                         net (fo=1, routed)           0.625     2.221    output_pixel_OBUF[3]
    F14                  OBUF (Prop_obuf_I_O)         1.195     3.415 r  output_pixel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.415    output_pixel[3]
    F14                                                               r  output_pixel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.326ns (68.026%)  route 0.623ns (31.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.591     1.468    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  conv_block/output_pixel_reg[7]/Q
                         net (fo=1, routed)           0.623     2.219    output_pixel_OBUF[7]
    E12                  OBUF (Prop_obuf_I_O)         1.198     3.417 r  output_pixel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.417    output_pixel[7]
    E12                                                               r  output_pixel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.360ns (69.003%)  route 0.611ns (30.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.591     1.468    conv_block/clk
    SLICE_X1Y15          FDCE                                         r  conv_block/output_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  conv_block/output_pixel_reg[5]/Q
                         net (fo=1, routed)           0.611     2.207    output_pixel_OBUF[5]
    D13                  OBUF (Prop_obuf_I_O)         1.232     3.439 r  output_pixel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.439    output_pixel[5]
    D13                                                               r  output_pixel[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           352 Endpoints
Min Delay           352 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer1/rptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.018ns  (logic 1.092ns (15.561%)  route 5.926ns (84.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  n_rst_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.271    conv_block/n_rst_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.395 r  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=326, routed)         4.623     7.018    buffer1/wptr_reg[0]_0
    SLICE_X8Y6           FDRE                                         r  buffer1/rptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.450     4.264    buffer1/clk
    SLICE_X8Y6           FDRE                                         r  buffer1/rptr_reg[0]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer1/rptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.018ns  (logic 1.092ns (15.561%)  route 5.926ns (84.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  n_rst_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.271    conv_block/n_rst_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.395 r  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=326, routed)         4.623     7.018    buffer1/wptr_reg[0]_0
    SLICE_X8Y6           FDRE                                         r  buffer1/rptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.450     4.264    buffer1/clk
    SLICE_X8Y6           FDRE                                         r  buffer1/rptr_reg[1]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer1/rptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.018ns  (logic 1.092ns (15.561%)  route 5.926ns (84.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  n_rst_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.271    conv_block/n_rst_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.395 r  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=326, routed)         4.623     7.018    buffer1/wptr_reg[0]_0
    SLICE_X8Y6           FDRE                                         r  buffer1/rptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.450     4.264    buffer1/clk
    SLICE_X8Y6           FDRE                                         r  buffer1/rptr_reg[2]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer1/rptr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.018ns  (logic 1.092ns (15.561%)  route 5.926ns (84.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  n_rst_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.271    conv_block/n_rst_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.395 r  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=326, routed)         4.623     7.018    buffer1/wptr_reg[0]_0
    SLICE_X8Y6           FDRE                                         r  buffer1/rptr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.450     4.264    buffer1/clk
    SLICE_X8Y6           FDRE                                         r  buffer1/rptr_reg[3]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer1/rptr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.739ns  (logic 1.092ns (16.206%)  route 5.647ns (83.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  n_rst_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.271    conv_block/n_rst_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.395 r  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=326, routed)         4.344     6.739    buffer1/wptr_reg[0]_0
    SLICE_X8Y4           FDRE                                         r  buffer1/rptr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.450     4.264    buffer1/clk
    SLICE_X8Y4           FDRE                                         r  buffer1/rptr_reg[4]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer1/rptr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.739ns  (logic 1.092ns (16.206%)  route 5.647ns (83.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  n_rst_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.271    conv_block/n_rst_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.395 r  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=326, routed)         4.344     6.739    buffer1/wptr_reg[0]_0
    SLICE_X8Y4           FDRE                                         r  buffer1/rptr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.450     4.264    buffer1/clk
    SLICE_X8Y4           FDRE                                         r  buffer1/rptr_reg[5]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer1/rptr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.739ns  (logic 1.092ns (16.206%)  route 5.647ns (83.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  n_rst_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.271    conv_block/n_rst_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.395 r  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=326, routed)         4.344     6.739    buffer1/wptr_reg[0]_0
    SLICE_X8Y4           FDRE                                         r  buffer1/rptr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.450     4.264    buffer1/clk
    SLICE_X8Y4           FDRE                                         r  buffer1/rptr_reg[6]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer1/rptr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 1.092ns (17.143%)  route 5.278ns (82.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  n_rst_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.271    conv_block/n_rst_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.395 r  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=326, routed)         3.975     6.370    buffer1/wptr_reg[0]_0
    SLICE_X7Y4           FDRE                                         r  buffer1/rptr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.517     4.331    buffer1/clk
    SLICE_X7Y4           FDRE                                         r  buffer1/rptr_reg[7]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer1/rptr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 1.092ns (17.143%)  route 5.278ns (82.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  n_rst_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.271    conv_block/n_rst_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.395 r  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=326, routed)         3.975     6.370    buffer1/wptr_reg[0]_0
    SLICE_X7Y4           FDRE                                         r  buffer1/rptr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.517     4.331    buffer1/clk
    SLICE_X7Y4           FDRE                                         r  buffer1/rptr_reg[8]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buffer1/rptr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 1.092ns (17.143%)  route 5.278ns (82.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    G11                  IBUF (Prop_ibuf_I_O)         0.968     0.968 f  n_rst_IBUF_inst/O
                         net (fo=1, routed)           1.303     2.271    conv_block/n_rst_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.395 r  conv_block/FSM_onehot_state[6]_i_2/O
                         net (fo=326, routed)         3.975     6.370    buffer1/wptr_reg[0]_0
    SLICE_X7Y4           FDRE                                         r  buffer1/rptr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.517     4.331    buffer1/clk
    SLICE_X7Y4           FDRE                                         r  buffer1/rptr_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_wdata_2[0]
                            (input port)
  Destination:            wdata_2_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.175ns (34.234%)  route 0.337ns (65.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  i_wdata_2[0] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_2[0]
    N14                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  i_wdata_2_IBUF[0]_inst/O
                         net (fo=1, routed)           0.337     0.512    i_wdata_2_IBUF[0]
    SLICE_X2Y9           FDCE                                         r  wdata_2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.865     1.989    clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  wdata_2_1_reg[0]/C

Slack:                    inf
  Source:                 i_wdata_2[4]
                            (input port)
  Destination:            wdata_2_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.182ns (35.341%)  route 0.333ns (64.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K11                                               0.000     0.000 r  i_wdata_2[4] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_2[4]
    K11                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  i_wdata_2_IBUF[4]_inst/O
                         net (fo=1, routed)           0.333     0.515    i_wdata_2_IBUF[4]
    SLICE_X0Y13          FDCE                                         r  wdata_2_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.861     1.985    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  wdata_2_1_reg[4]/C

Slack:                    inf
  Source:                 i_wdata_2[1]
                            (input port)
  Destination:            wdata_2_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.163ns (31.451%)  route 0.354ns (68.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M12                                               0.000     0.000 r  i_wdata_2[1] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_2[1]
    M12                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  i_wdata_2_IBUF[1]_inst/O
                         net (fo=1, routed)           0.354     0.517    i_wdata_2_IBUF[1]
    SLICE_X1Y11          FDCE                                         r  wdata_2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.864     1.988    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  wdata_2_1_reg[1]/C

Slack:                    inf
  Source:                 i_wdata_2[3]
                            (input port)
  Destination:            wdata_2_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.175ns (33.833%)  route 0.343ns (66.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K12                                               0.000     0.000 r  i_wdata_2[3] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_2[3]
    K12                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  i_wdata_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.343     0.518    i_wdata_2_IBUF[3]
    SLICE_X1Y11          FDCE                                         r  wdata_2_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.864     1.988    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  wdata_2_1_reg[3]/C

Slack:                    inf
  Source:                 i_wdata_2[5]
                            (input port)
  Destination:            wdata_2_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.200ns (37.582%)  route 0.333ns (62.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 r  i_wdata_2[5] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_2[5]
    J14                  IBUF (Prop_ibuf_I_O)         0.200     0.200 r  i_wdata_2_IBUF[5]_inst/O
                         net (fo=1, routed)           0.333     0.533    i_wdata_2_IBUF[5]
    SLICE_X0Y13          FDCE                                         r  wdata_2_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.861     1.985    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  wdata_2_1_reg[5]/C

Slack:                    inf
  Source:                 i_wdata_1[7]
                            (input port)
  Destination:            wdata_1_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.170ns (31.896%)  route 0.364ns (68.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_wdata_1[7] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_1[7]
    M14                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  i_wdata_1_IBUF[7]_inst/O
                         net (fo=1, routed)           0.364     0.534    i_wdata_1_IBUF[7]
    SLICE_X3Y9           FDCE                                         r  wdata_1_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.865     1.989    clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  wdata_1_1_reg[7]/C

Slack:                    inf
  Source:                 i_wdata_2[6]
                            (input port)
  Destination:            wdata_2_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.196ns (35.653%)  route 0.354ns (64.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 r  i_wdata_2[6] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_2[6]
    J13                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  i_wdata_2_IBUF[6]_inst/O
                         net (fo=1, routed)           0.354     0.551    i_wdata_2_IBUF[6]
    SLICE_X1Y16          FDCE                                         r  wdata_2_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.859     1.983    clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  wdata_2_1_reg[6]/C

Slack:                    inf
  Source:                 i_wdata_1[6]
                            (input port)
  Destination:            wdata_1_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.176ns (31.014%)  route 0.391ns (68.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P12                                               0.000     0.000 r  i_wdata_1[6] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_1[6]
    P12                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  i_wdata_1_IBUF[6]_inst/O
                         net (fo=1, routed)           0.391     0.566    i_wdata_1_IBUF[6]
    SLICE_X3Y7           FDCE                                         r  wdata_1_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.865     1.989    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  wdata_1_1_reg[6]/C

Slack:                    inf
  Source:                 i_wdata_1[3]
                            (input port)
  Destination:            wdata_1_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.155ns (27.260%)  route 0.414ns (72.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  i_wdata_1[3] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_1[3]
    N11                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  i_wdata_1_IBUF[3]_inst/O
                         net (fo=1, routed)           0.414     0.569    i_wdata_1_IBUF[3]
    SLICE_X3Y7           FDCE                                         r  wdata_1_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.865     1.989    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  wdata_1_1_reg[3]/C

Slack:                    inf
  Source:                 i_wdata_1[5]
                            (input port)
  Destination:            wdata_1_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.172ns (29.884%)  route 0.403ns (70.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  i_wdata_1[5] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata_1[5]
    P13                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  i_wdata_1_IBUF[5]_inst/O
                         net (fo=1, routed)           0.403     0.574    i_wdata_1_IBUF[5]
    SLICE_X4Y6           FDCE                                         r  wdata_1_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.864     1.988    clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  wdata_1_1_reg[5]/C





