INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Downloads/316/LAB5_316/LAB5 - Copy/LAB5.srcs/sources_1/imports/Lab5_Starter_Code/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_4bits
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Downloads/316/LAB5_316/LAB5 - Copy/LAB5.srcs/sources_1/imports/Lab5_Starter_Code/RegLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Downloads/316/LAB5_316/LAB5 - Copy/LAB5.srcs/sim_1/new/RCA_4bits_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_4bits_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Downloads/316/LAB5_316/LAB5 - Copy/LAB5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
