
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _131_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003703    0.021962    0.012049    2.512049 v rst (in)
                                                         rst (net)
                      0.021962    0.000000    2.512049 v input51/A (sky130_fd_sc_hd__buf_1)
     3    0.016038    0.188947    0.248013    2.760062 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.188948    0.000838    2.760900 v fanout112/A (sky130_fd_sc_hd__buf_4)
    17    0.080787    0.199034    0.432499    3.193399 v fanout112/X (sky130_fd_sc_hd__buf_4)
                                                         net112 (net)
                      0.199034    0.000161    3.193560 v fanout111/A (sky130_fd_sc_hd__buf_2)
    11    0.040382    0.190675    0.425209    3.618769 v fanout111/X (sky130_fd_sc_hd__buf_2)
                                                         net111 (net)
                      0.190675    0.000194    3.618963 v fanout109/A (sky130_fd_sc_hd__buf_4)
    10    0.054337    0.142320    0.395954    4.014916 v fanout109/X (sky130_fd_sc_hd__buf_4)
                                                         net109 (net)
                      0.142320    0.000211    4.015128 v _106_/A (sky130_fd_sc_hd__inv_2)
     1    0.006017    0.067722    0.114184    4.129312 ^ _106_/Y (sky130_fd_sc_hd__inv_2)
                                                         _036_ (net)
                      0.067722    0.000099    4.129410 ^ _131_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              4.129410   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.115011    0.825426    0.577992    5.577992 ^ clk (in)
                                                         clk (net)
                      0.825458    0.000000    5.577992 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.124307    0.218180    0.630031    6.208024 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.218491    0.007453    6.215477 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.054107    0.112594    0.333713    6.549189 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.112598    0.000891    6.550080 ^ _131_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000    6.300080   clock uncertainty
                                  0.000000    6.300080   clock reconvergence pessimism
                                  0.477607    6.777687   library recovery time
                                              6.777687   data required time
---------------------------------------------------------------------------------------------
                                              6.777687   data required time
                                             -4.129410   data arrival time
---------------------------------------------------------------------------------------------
                                              2.648276   slack (MET)


Startpoint: _142_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.115011    0.825426    0.577992    0.577992 ^ clk (in)
                                                         clk (net)
                      0.825458    0.000000    0.577992 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.124307    0.218180    0.630031    1.208024 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.218270    0.004438    1.212461 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.077542    0.144612    0.358639    1.571100 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_3__leaf_clk (net)
                      0.144644    0.002197    1.573297 ^ _142_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.027292    0.280888    0.966707    2.540005 v _142_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net63 (net)
                      0.280895    0.001779    2.541784 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000657    0.032114    0.229720    2.771503 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[5] (net)
                      0.032114    0.000003    2.771506 v sine_out[5] (out)
                                              2.771506   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -2.771506   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.521506   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: _142_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.115011    0.825426    0.577992    0.577992 ^ clk (in)
                                                         clk (net)
                      0.825458    0.000000    0.577992 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.124307    0.218180    0.630031    1.208024 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.218270    0.004438    1.212461 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.077542    0.144612    0.358639    1.571100 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_3__leaf_clk (net)
                      0.144644    0.002197    1.573297 ^ _142_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.027292    0.280888    0.966707    2.540005 v _142_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net63 (net)
                      0.280895    0.001779    2.541784 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000657    0.032114    0.229720    2.771503 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[5] (net)
                      0.032114    0.000003    2.771506 v sine_out[5] (out)
                                              2.771506   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -2.771506   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.521506   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
mem_i1/addr1[0]                         0.045000    0.816309   -0.771309 (VIOLATED)
mem_i1/addr1[1]                         0.045000    0.797037   -0.752037 (VIOLATED)
mem_i0/addr1[7]                         0.045000    0.737994   -0.692994 (VIOLATED)
mem_i1/addr0[1]                         0.040000    0.673534   -0.633534 (VIOLATED)
mem_i0/addr1[6]                         0.045000    0.663445   -0.618445 (VIOLATED)
mem_i0/addr1[5]                         0.045000    0.639691   -0.594691 (VIOLATED)
mem_i0/addr1[2]                         0.045000    0.526693   -0.481693 (VIOLATED)
mem_i0/addr1[4]                         0.045000    0.453142   -0.408142 (VIOLATED)
mem_i0/addr0[4]                         0.040000    0.423079   -0.383079 (VIOLATED)
mem_i1/addr1[3]                         0.045000    0.414526   -0.369526 (VIOLATED)
mem_i0/addr1[3]                         0.045000    0.403678   -0.358678 (VIOLATED)
mem_i1/addr1[2]                         0.045000    0.391328   -0.346328 (VIOLATED)
mem_i0/addr0[3]                         0.040000    0.375276   -0.335276 (VIOLATED)
mem_i1/addr1[4]                         0.045000    0.365613   -0.320613 (VIOLATED)
mem_i0/addr1[0]                         0.045000    0.348308   -0.303308 (VIOLATED)
mem_i1/addr0[0]                         0.040000    0.328823   -0.288823 (VIOLATED)
mem_i0/addr0[2]                         0.040000    0.328050   -0.288050 (VIOLATED)
mem_i0/addr0[0]                         0.040000    0.316476   -0.276476 (VIOLATED)
mem_i0/addr0[6]                         0.040000    0.315805   -0.275805 (VIOLATED)
ANTENNA__073__A1/DIODE                  0.750000    1.018632   -0.268632 (VIOLATED)
_073_/A1                                0.750000    1.018632   -0.268632 (VIOLATED)
ANTENNA_wire82_X/DIODE                  0.750000    1.016677   -0.266677 (VIOLATED)
wire82/X                                0.750000    1.016677   -0.266677 (VIOLATED)
mem_i1/addr0[4]                         0.040000    0.306638   -0.266638 (VIOLATED)
mem_i1/addr0[3]                         0.040000    0.306515   -0.266515 (VIOLATED)
mem_i1/addr0[7]                         0.040000    0.304697   -0.264697 (VIOLATED)
mem_i1/addr0[2]                         0.040000    0.304649   -0.264649 (VIOLATED)
mem_i1/addr0[5]                         0.040000    0.304476   -0.264476 (VIOLATED)
mem_i1/addr0[6]                         0.040000    0.303700   -0.263700 (VIOLATED)
mem_i0/addr0[5]                         0.040000    0.301539   -0.261539 (VIOLATED)
mem_i0/addr0[7]                         0.040000    0.300341   -0.260341 (VIOLATED)
ANTENNA__074__A1/DIODE                  0.750000    1.000971   -0.250971 (VIOLATED)
_074_/A1                                0.750000    1.000970   -0.250970 (VIOLATED)
ANTENNA_wire81_X/DIODE                  0.750000    0.999075   -0.249075 (VIOLATED)
wire81/X                                0.750000    0.999075   -0.249075 (VIOLATED)
mem_i0/addr0[1]                         0.040000    0.278933   -0.238933 (VIOLATED)
ANTENNA__068__A1/DIODE                  0.750000    0.975800   -0.225800 (VIOLATED)
_068_/A1                                0.750000    0.975800   -0.225800 (VIOLATED)
ANTENNA_wire72_X/DIODE                  0.750000    0.974101   -0.224101 (VIOLATED)
wire72/X                                0.750000    0.974101   -0.224101 (VIOLATED)
ANTENNA__072__A1/DIODE                  0.750000    0.949323   -0.199323 (VIOLATED)
_072_/A1                                0.750000    0.949323   -0.199323 (VIOLATED)
ANTENNA_wire68_X/DIODE                  0.750000    0.947490   -0.197490 (VIOLATED)
wire68/X                                0.750000    0.947490   -0.197490 (VIOLATED)
ANTENNA__066__A1/DIODE                  0.750000    0.945384   -0.195384 (VIOLATED)
_066_/A1                                0.750000    0.945384   -0.195384 (VIOLATED)
ANTENNA_wire74_X/DIODE                  0.750000    0.943725   -0.193725 (VIOLATED)
wire74/X                                0.750000    0.943725   -0.193725 (VIOLATED)
ANTENNA__076__A1/DIODE                  0.750000    0.939360   -0.189360 (VIOLATED)
_076_/A1                                0.750000    0.939359   -0.189359 (VIOLATED)
ANTENNA_wire79_X/DIODE                  0.750000    0.937779   -0.187779 (VIOLATED)
wire79/X                                0.750000    0.937779   -0.187779 (VIOLATED)
mem_i1/addr1[6]                         0.045000    0.224642   -0.179642 (VIOLATED)
ANTENNA__077__A1/DIODE                  0.750000    0.907261   -0.157261 (VIOLATED)
_077_/A1                                0.750000    0.907260   -0.157260 (VIOLATED)
ANTENNA_wire78_X/DIODE                  0.750000    0.905745   -0.155745 (VIOLATED)
wire78/X                                0.750000    0.905745   -0.155745 (VIOLATED)
mem_i1/addr1[5]                         0.045000    0.195129   -0.150129 (VIOLATED)
mem_i1/addr1[7]                         0.045000    0.190260   -0.145260 (VIOLATED)
mem_i0/addr1[1]                         0.045000    0.168093   -0.123093 (VIOLATED)
ANTENNA__075__A1/DIODE                  0.750000    0.862502   -0.112502 (VIOLATED)
_075_/A1                                0.750000    0.862502   -0.112502 (VIOLATED)
ANTENNA_wire80_X/DIODE                  0.750000    0.861132   -0.111132 (VIOLATED)
wire80/X                                0.750000    0.861132   -0.111132 (VIOLATED)
ANTENNA__071__A1/DIODE                  0.750000    0.848837   -0.098837 (VIOLATED)
_071_/A1                                0.750000    0.848837   -0.098837 (VIOLATED)
ANTENNA_wire69_X/DIODE                  0.750000    0.847257   -0.097257 (VIOLATED)
wire69/X                                0.750000    0.847257   -0.097257 (VIOLATED)
ANTENNA__064__A1/DIODE                  0.750000    0.827485   -0.077485 (VIOLATED)
_064_/A1                                0.750000    0.827485   -0.077485 (VIOLATED)
ANTENNA_wire76_X/DIODE                  0.750000    0.826225   -0.076225 (VIOLATED)
wire76/X                                0.750000    0.826225   -0.076225 (VIOLATED)
clkbuf_0_clk/A                          0.750000    0.825458   -0.075458 (VIOLATED)
ANTENNA_clkbuf_0_clk_A/DIODE            0.750000    0.825457   -0.075457 (VIOLATED)
clk                                     0.750000    0.825426   -0.075426 (VIOLATED)
ANTENNA__078__A1/DIODE                  0.750000    0.823654   -0.073654 (VIOLATED)
_078_/A1                                0.750000    0.823654   -0.073654 (VIOLATED)
ANTENNA_wire77_X/DIODE                  0.750000    0.822264   -0.072264 (VIOLATED)
wire77/X                                0.750000    0.822264   -0.072264 (VIOLATED)
ANTENNA__067__A1/DIODE                  0.750000    0.816265   -0.066265 (VIOLATED)
_067_/A1                                0.750000    0.816265   -0.066265 (VIOLATED)
ANTENNA_wire73_X/DIODE                  0.750000    0.814772   -0.064772 (VIOLATED)
wire73/X                                0.750000    0.814772   -0.064772 (VIOLATED)
ANTENNA__069__A1/DIODE                  0.750000    0.813843   -0.063843 (VIOLATED)
_069_/A1                                0.750000    0.813842   -0.063842 (VIOLATED)
ANTENNA_wire71_X/DIODE                  0.750000    0.812325   -0.062325 (VIOLATED)
wire71/X                                0.750000    0.812325   -0.062325 (VIOLATED)
ANTENNA__065__A1/DIODE                  0.750000    0.761318   -0.011318 (VIOLATED)
_065_/A1                                0.750000    0.761317   -0.011318 (VIOLATED)
ANTENNA_wire75_X/DIODE                  0.750000    0.760275   -0.010275 (VIOLATED)
wire75/X                                0.750000    0.760275   -0.010275 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_1__f_clk/X                      10     21    -11 (VIOLATED)
fanout84/X                               10     21    -11 (VIOLATED)
clkbuf_2_0__f_clk/X                      10     19     -9 (VIOLATED)
fanout112/X                              10     17     -7 (VIOLATED)
clkbuf_2_3__f_clk/X                      10     15     -5 (VIOLATED)
fanout85/X                               10     15     -5 (VIOLATED)
clkbuf_2_2__f_clk/X                      10     13     -3 (VIOLATED)
fanout111/X                              10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 clkload1/X
 clkload2/Y
 mem_i0_113/HI
 mem_i1_114/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 91
max fanout violation count 8
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
